////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.68d
//  \   \         Application: netgen
//  /   /         Filename: s6base_timesim.v
// /___/   /\     Timestamp: Sun Jan 06 03:52:29 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -s 3 -pcf s6base.pcf -sdf_anno true -sdf_path netgen/par -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim s6base.ncd s6base_timesim.v 
// Device	: 6slx45csg324-3 (PRODUCTION 1.23 2013-06-08)
// Input file	: s6base.ncd
// Output file	: C:\Users\Alunos.I02CP2109\Desktop\lab3\impl\netgen\par\s6base_timesim.v
// # of Modules	: 1
// Design Name	: s6base
// Xilinx        : C:\Xilinx\14.6\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module s6base (
  clockext100MHz, reset_n, btnu, btnr, btnd, btnl, btnc, sw0, sw1, sw2, sw3, sw4, sw5, sw6, sw7, rx, SDATA_IN, BIT_CLK, ld7, ld6, ld5, ld4, ld3, ld2, 
ld1, ld0, tx, SDATA_OUT, SYNC, RESET_N, PMOD1, PMOD2, PMOD3, PMOD4, PMOD7, PMOD8, PMOD9, PMOD10, VHDC1P, VHDC1N, VHDC2P, VHDC2N, VHDC3P, VHDC3N, 
VHDC4P, VHDC4N, VHDC5P, VHDC5N, VHDC6P, VHDC6N, VHDC7P, VHDC7N, VHDC8P, VHDC8N, VHDC9P, VHDC9N, VHDC10P, VHDC10N, VHDC11P, VHDC11N, VHDC12P, VHDC12N, 
VHDC13P, VHDC13N, VHDC14P, VHDC14N, VHDC15P, VHDC15N, VHDC16P, VHDC16N, VHDC17P, VHDC17N, VHDC18P, VHDC18N, VHDC19P, VHDC19N, VHDC20P, VHDC20N
);
  input clockext100MHz;
  input reset_n;
  input btnu;
  input btnr;
  input btnd;
  input btnl;
  input btnc;
  input sw0;
  input sw1;
  input sw2;
  input sw3;
  input sw4;
  input sw5;
  input sw6;
  input sw7;
  input rx;
  input SDATA_IN;
  input BIT_CLK;
  output ld7;
  output ld6;
  output ld5;
  output ld4;
  output ld3;
  output ld2;
  output ld1;
  output ld0;
  output tx;
  output SDATA_OUT;
  output SYNC;
  output RESET_N;
  output PMOD1;
  output PMOD2;
  output PMOD3;
  output PMOD4;
  output PMOD7;
  output PMOD8;
  output PMOD9;
  output PMOD10;
  output VHDC1P;
  output VHDC1N;
  output VHDC2P;
  output VHDC2N;
  output VHDC3P;
  output VHDC3N;
  output VHDC4P;
  output VHDC4N;
  output VHDC5P;
  output VHDC5N;
  output VHDC6P;
  output VHDC6N;
  output VHDC7P;
  output VHDC7N;
  output VHDC8P;
  output VHDC8N;
  output VHDC9P;
  output VHDC9N;
  output VHDC10P;
  output VHDC10N;
  output VHDC11P;
  output VHDC11N;
  output VHDC12P;
  output VHDC12N;
  output VHDC13P;
  output VHDC13N;
  output VHDC14P;
  output VHDC14N;
  output VHDC15P;
  output VHDC15N;
  output VHDC16P;
  output VHDC16N;
  output VHDC17P;
  output VHDC17N;
  output VHDC18P;
  output VHDC18N;
  output VHDC19P;
  output VHDC19N;
  output VHDC20P;
  output VHDC20N;
  wire clock12288k;
  wire \LM4550_controler_1/OUT_SHIFT<26>_0 ;
  wire \LM4550_controler_1/SYNC_1_12221 ;
  wire \LM4550_controler_1/DELAY_SYNC1_12222 ;
  wire \LM4550_controler_1/DATA_TO_SEND[212] ;
  wire reset_0;
  wire \LM4550_controler_1/OUT_SHIFT<21>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<22>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<13>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<139>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<14>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<19>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<203>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[204] ;
  wire \LM4550_controler_1/OUT_SHIFT<20>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/_n0111_inv ;
  wire clock98MHz;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ;
  wire \DUV/block_192kHz/seqmult_LI_M/fa_sum<0>_0 ;
  wire \LM4550_controler_1/NEXTSTATE<1>_0 ;
  wire \LM4550_controler_1/FRAME_IN[163] ;
  wire \LM4550_controler_1/FRAME_IN[251] ;
  wire \LM4550_controler_1/FRAME_IN[179] ;
  wire \RIGHT_in<1>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[205] ;
  wire \LM4550_controler_1/DATA_TO_SEND[213] ;
  wire \LM4550_controler_1/DATA_TO_SEND[206] ;
  wire \LM4550_controler_1/DATA_TO_SEND[214] ;
  wire \LM4550_controler_1/OUT_SHIFT<29>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<149>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<15>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[207] ;
  wire \LM4550_controler_1/OUT_SHIFT<202>_0 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ;
  wire \LM4550_controler_1/DATA_TO_SEND[208] ;
  wire \LM4550_controler_1/OUT_SHIFT<23>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<24>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<231>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[232] ;
  wire \LM4550_controler_1/OUT_SHIFT<1>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[209] ;
  wire \LM4550_controler_1/OUT_SHIFT<2>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[233] ;
  wire \testmod<0>_0 ;
  wire sw6_IBUF_0;
  wire \datamod<0>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<216>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[217] ;
  wire \LM4550_controler_1/OUT_SHIFT<217>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[234] ;
  wire \LM4550_controler_1/OUT_SHIFT<48>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[218] ;
  wire \LM4550_controler_1/OUT_SHIFT<49>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<16>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[170] ;
  wire \LM4550_controler_1/OUT_SHIFT<17>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<162>_0 ;
  wire \testmod<12>_0 ;
  wire \datamod<11>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[171] ;
  wire \LM4550_controler_1/OUT_SHIFT<159>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<163>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<52>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[219] ;
  wire \LM4550_controler_1/OUT_SHIFT<53>_0 ;
  wire \testmod<13>_0 ;
  wire \testmod<1>_0 ;
  wire \datamod<13>_0 ;
  wire \LM4550_controler_1/_n0365_inv1_12332 ;
  wire \LM4550_controler_1/RDY_12333 ;
  wire \ioports16_1/_n0425 ;
  wire \ioports16_1/_n0421_0 ;
  wire VHDC7N_OBUF_12340;
  wire reset_n_IBUF_0;
  wire \LM4550_controler_1/DATA_TO_SEND[172] ;
  wire \LM4550_controler_1/DATA_TO_SEND<251>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<164>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<235>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<236>_0 ;
  wire \testmod<2>_0 ;
  wire \testmod<3>_0 ;
  wire \datamod<2>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[173] ;
  wire \LM4550_controler_1/OUT_SHIFT<3>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<165>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[215] ;
  wire \LM4550_controler_1/OUT_SHIFT<215>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<237>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<55>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[174] ;
  wire \LM4550_controler_1/OUT_SHIFT<4>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[254] ;
  wire \LM4550_controler_1/DATA_TO_SEND[235] ;
  wire \LM4550_controler_1/DATA_TO_SEND[166] ;
  wire \LM4550_controler_1/OUT_SHIFT<109>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<18>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[190] ;
  wire \LM4550_controler_1/OUT_SHIFT<181>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<182>_0 ;
  wire \LM4550_controler_1/FRAME_IN[165] ;
  wire \LM4550_controler_1/FRAME_IN[164] ;
  wire \LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ;
  wire \LM4550_controler_1/VALID_REGISTER_DATA_12383 ;
  wire \LM4550_controler_1/FRAME_OUT<213>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[212] ;
  wire \LM4550_controler_1/FRAME_OUT<211>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[210] ;
  wire \LM4550_controler_1/DATA_TO_SEND<183>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<180>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[167] ;
  wire \LM4550_controler_1/OUT_SHIFT<119>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<239>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<69>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255> ;
  wire \LM4550_controler_1/OUT_SHIFT<25>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[191] ;
  wire \LM4550_controler_1/OUT_SHIFT<40>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[175] ;
  wire \LM4550_controler_1/FRAME_IN[167] ;
  wire \LM4550_controler_1/FRAME_IN[166] ;
  wire \LM4550_controler_1/FRAME_OUT<215>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[214] ;
  wire \LM4550_controler_1/DATA_TO_SEND[184] ;
  wire \LM4550_controler_1/DATA_TO_SEND[168] ;
  wire \LM4550_controler_1/OUT_SHIFT<129>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[192] ;
  wire \LM4550_controler_1/DATA_TO_SEND[176] ;
  wire \LM4550_controler_1/FRAME_IN[169] ;
  wire \LM4550_controler_1/FRAME_IN[168] ;
  wire \LM4550_controler_1/FRAME_OUT<217>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[216] ;
  wire \LM4550_controler_1/DATA_TO_SEND[169] ;
  wire \LM4550_controler_1/DATA_TO_SEND[216] ;
  wire \LM4550_controler_1/OUT_SHIFT<34>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[185] ;
  wire \LM4550_controler_1/DATA_TO_SEND[193] ;
  wire \LM4550_controler_1/DATA_TO_SEND[177] ;
  wire \LM4550_controler_1/OUT_SHIFT<32>_0 ;
  wire \LM4550_controler_1/FRAME_IN[171] ;
  wire \LM4550_controler_1/FRAME_IN[170] ;
  wire \LM4550_controler_1/FRAME_OUT<219>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[218] ;
  wire \ioports16_1/state_FSM_FFd4_12442 ;
  wire \ioports16_1/state_FSM_FFd2_12443 ;
  wire \ioports16_1/state_FSM_FFd3_12444 ;
  wire \ioports16_1/state_FSM_FFd3-In1_0 ;
  wire \ioports16_1/ready_0_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[186] ;
  wire \LM4550_controler_1/DATA_TO_SEND[194] ;
  wire \LM4550_controler_1/DATA_TO_SEND<178>_0 ;
  wire \LM4550_controler_1/_n0298_inv ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o ;
  wire \LM4550_controler_1/count<9>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[187] ;
  wire \LM4550_controler_1/OUT_SHIFT<37>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[195] ;
  wire \LM4550_controler_1/OUT_SHIFT<44>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND<179>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11>_0 ;
  wire \LM4550_controler_1/count<10>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[188] ;
  wire \LM4550_controler_1/DATA_TO_SEND[196] ;
  wire \uart_1/_n0228 ;
  wire \uart_1/statetx_12470 ;
  wire \uart_1/_n0288_inv ;
  wire \ioports16_1/enout_12472 ;
  wire \uart_1/_n0266_inv1 ;
  wire \uart_1/baudtxclock ;
  wire \uart_1/baudtxclock<13>1_12480 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13>_0 ;
  wire \LM4550_controler_1/count<12>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[189] ;
  wire \LM4550_controler_1/DATA_TO_SEND[197] ;
  wire \LM4550_controler_1/OUT_SHIFT<5>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<6>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15>_0 ;
  wire \LM4550_controler_1/count<14>_0 ;
  wire \uart_1/rxready_12496 ;
  wire \ioports16_1/state_FSM_FFd10_12497 ;
  wire \ioports16_1/state_FSM_FFd11_12498 ;
  wire \ioports16_1/_n1212_inv_0 ;
  wire \uart_1/_n0266_inv_12500 ;
  wire \LM4550_controler_1/DATA_TO_SEND[198] ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17>_0 ;
  wire \LM4550_controler_1/count<16>_0 ;
  wire \LM4550_controler_1/DATA_TO_SEND[199] ;
  wire \LM4550_controler_1/OUT_SHIFT<7>_0 ;
  wire \LM4550_controler_1/FRAME_IN[194] ;
  wire \LM4550_controler_1/FRAME_IN[252] ;
  wire \LM4550_controler_1/FRAME_IN[193] ;
  wire \DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ;
  wire \DUV/block_192kHz/flag_sine_38_12524 ;
  wire \DUV/block_192kHz/flag_sine_19_12525 ;
  wire N43_0;
  wire \DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/fa_sum<0>_0 ;
  wire N45_0;
  wire \LM4550_controler_1/OUT_SHIFT<79>_0 ;
  wire \LM4550_controler_1/OUT_SHIFT<8>_0 ;
  wire \ioports16_1/state_FSM_FFd14_12544 ;
  wire \ioports16_1/state_FSM_FFd12_12545 ;
  wire \LM4550_controler_1/FRAME_IN[196] ;
  wire \LM4550_controler_1/FRAME_IN[195] ;
  wire \LEFT_in<14>_0 ;
  wire \LM4550_controler_1/FRAME_IN[192] ;
  wire \LM4550_controler_1/FRAME_IN[182] ;
  wire \LEFT_in<10>_0 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ;
  wire clken48kHz_1_12560;
  wire \DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ;
  wire \LM4550_controler_1/FRAME_IN[198] ;
  wire \LM4550_controler_1/FRAME_IN[197] ;
  wire \LM4550_controler_1/OUT_SHIFT<9>_0 ;
  wire ld1_OBUF_12574;
  wire \n0162<12>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<11>_0 ;
  wire \n0162<18>_0 ;
  wire \n0162<13>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<12>_0 ;
  wire ld0_OBUF_0;
  wire \LM4550_controler_1/FRAME_IN[183] ;
  wire \LM4550_controler_1/FRAME_IN[199] ;
  wire \LEFT_in<1>_0 ;
  wire \uart_1/Mcount_bittxcount_val ;
  wire \uart_1/starttxbit_12586 ;
  wire \uart_1/statetxbc_12587 ;
  wire \uart_1/Reset_OR_DriverANDClockEnable13_0 ;
  wire ld3_OBUF_12592;
  wire \n0162<14>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<13>_0 ;
  wire \n0162<15>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<14>_0 ;
  wire ld2_OBUF_0;
  wire \ioports16_1/Mmux__n09184121 ;
  wire \ioports16_1/state_FSM_FFd5_12599 ;
  wire \ioports16_1/datatoout[8] ;
  wire \ioports16_1/datatoout<6>_0 ;
  wire \ioports16_1/reset_inv ;
  wire \ioports16_1/datatoout<20>_0 ;
  wire \ioports16_1/datatoout[4] ;
  wire \ioports16_1/state_FSM_FFd13_12605 ;
  wire \ioports16_1/state_FSM_FFd7_12606 ;
  wire ld5_OBUF_12607;
  wire \n0162<16>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<15>_0 ;
  wire \n0162<17>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<16>_0 ;
  wire ld4_OBUF_0;
  wire \ioports16_1/address[3]_PWR_7_o_equal_77_o ;
  wire \ioports16_1/state_FSM_FFd15_12614 ;
  wire \ioports16_1/state_FSM_FFd1_12618 ;
  wire ld7_OBUF_12619;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<17>_0 ;
  wire \Madd_n0162_cy<18>_0 ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<18>_0 ;
  wire ld6_OBUF_0;
  wire \DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ;
  wire \DUV/block_192kHz/flag_ready_19_12626 ;
  wire \DUV/block_192kHz/_n0110 ;
  wire \DUV/block_192kHz/flag_ready_38_12629 ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ;
  wire \DUV/block_192kHz/_n0106 ;
  wire \ioports16_1/state_FSM_FFd6_12634 ;
  wire \ioports16_1/state_FSM_FFd5-In1_0 ;
  wire \ioports16_1/ready_2 ;
  wire \ioports16_1/Mmux__n06642911 ;
  wire \ioports16_1/Mmux__n05141911 ;
  wire \ioports16_1/_n0430_0 ;
  wire \ioports16_1/Mmux__n06642912 ;
  wire \LM4550_controler_1/n0199<19>_0 ;
  wire \LM4550_controler_1/FRAME_OUT<233>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[232] ;
  wire \DUV/block_192kHz/seqmult_LI_R/_n0111_inv ;
  wire \LM4550_controler_1/FRAME_OUT<235>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[234] ;
  wire \LM4550_controler_1/FRAME_OUT<237>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[236] ;
  wire \LM4550_controler_1/FRAME_OUT<205>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[204] ;
  wire \DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ;
  wire \DUV/block_192kHz/_n0114_0 ;
  wire \LM4550_controler_1/FRAME_OUT<207>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[206] ;
  wire \DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ;
  wire \DUV/block_192kHz/start_LI_R_12675 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ;
  wire \LM4550_controler_1/FRAME_OUT<209>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[208] ;
  wire \DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ;
  wire \DUV/block_192kHz/start_LI_M_12682 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ;
  wire \ioports16_1/_n0402 ;
  wire \LM4550_controler_1/POSEDGE_SYNC_REGISTER ;
  wire \LM4550_controler_1/SYNC_REGISTER_READY_12686 ;
  wire \LM4550_controler_1/SYNC_REGISTER_12687 ;
  wire \DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ;
  wire \DUV/block_48kHz/flag_ready_LmR_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ;
  wire \DUV/block_48kHz/_n0052_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ;
  wire \DUV/block_192kHz/start_FMout_12693 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19>_0 ;
  wire \LM4550_controler_1/count<18>_0 ;
  wire \ioports16_1/_n1165 ;
  wire \DUV/block_192kHz/_n0116 ;
  wire clken192kHz_1_12702;
  wire N19_0;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28>_0 ;
  wire \LM4550_controler_1/count<27>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20>_0 ;
  wire \LM4550_controler_1/count<1>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8>_0 ;
  wire \LM4550_controler_1/count<7>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2>_0 ;
  wire \LM4550_controler_1/count<29>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22>_0 ;
  wire \LM4550_controler_1/count<21>_0 ;
  wire \ioports16_1/_n0443_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/_n0111_inv ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ;
  wire \ioports16_1/_n1228_inv ;
  wire sw5_IBUF_0;
  wire \ioports16_1/datatoout[5] ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_0 ;
  wire \LM4550_controler_1/count<30>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24>_0 ;
  wire \LM4550_controler_1/count<23>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ;
  wire btnc_IBUF_0;
  wire run_genclock_inv_inv;
  wire \ioports16_1/datatoout<16>_0 ;
  wire \ioports16_1/datatoout[7] ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4>_0 ;
  wire \LM4550_controler_1/count<3>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26>_0 ;
  wire \LM4550_controler_1/count<25>_0 ;
  wire \ioports16_1/Mmux__n066429131 ;
  wire \ioports16_1/_n1208_inv_0 ;
  wire btnd_IBUF_0;
  wire btnl_IBUF_0;
  wire \ioports16_1/datatoout<18>_0 ;
  wire \ioports16_1/datatoout[17] ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5>_0 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6>_0 ;
  wire \LM4550_controler_1/count<5>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/fa_sum<0>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/fa_sum<0>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B<4>_0 ;
  wire \LM4550_controler_1/POSEDGE_SYNC ;
  wire \LM4550_controler_1/POSEDGE_SYNC_inv_0 ;
  wire btnu_IBUF_0;
  wire btnr_IBUF_0;
  wire \ioports16_1/datatoout[19] ;
  wire N17_0;
  wire \ioports16_1/state_FSM_FFd8_12783 ;
  wire \ioports16_1/state_FSM_FFd8-In1_0 ;
  wire \ioports16_1/datain[6]_GND_7_o_equal_12_o ;
  wire \LM4550_controler_1/OUT_SHIFT<10>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ;
  wire \LM4550_controler_1/FRAME_IN[185] ;
  wire \LM4550_controler_1/FRAME_IN[184] ;
  wire \LM4550_controler_1/FRAME_IN[187] ;
  wire \LM4550_controler_1/FRAME_IN[186] ;
  wire \LM4550_controler_1/OUT_SHIFT<11>_0 ;
  wire \LM4550_controler_1/FRAME_IN[189] ;
  wire \LM4550_controler_1/FRAME_IN[188] ;
  wire \datamod<5>_0 ;
  wire \LM4550_controler_1/FRAME_IN[191] ;
  wire \LM4550_controler_1/FRAME_IN[190] ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ;
  wire Mmult_n0132_Madd_6_0;
  wire \test440Hz[7] ;
  wire Mmult_n0132_Madd_7_0;
  wire Mmult_n0132_Madd_8_0;
  wire \Mmult_n0132_Madd_cy[5] ;
  wire Mmult_n0132_Madd_9_0;
  wire Mmult_n0132_Madd_10_0;
  wire Mmult_n0132_Madd_11_0;
  wire Mmult_n0132_Madd_12_0;
  wire \Mmult_n0132_Madd_cy[9] ;
  wire Mmult_n0132_Madd_13_0;
  wire Mmult_n0132_Madd_14_0;
  wire Mmult_n0132_Madd_15_0;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_12868 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_12877 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_12886 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_12895 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_12904 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_12913 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26>_0 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_12922 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30>_0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/n0027 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/fa_sum<0>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[3] ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[7] ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[11] ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[15] ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/n0027 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy[3] ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy[7] ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8>_0 ;
  wire \DUV/interpol4x_LmR/diff<0>_0 ;
  wire \DUV/interpol4x_LmR/diff<1>_0 ;
  wire \DUV/interpol4x_LmR/diff<2>_0 ;
  wire \DUV/interpol4x_LmR/Maccum_accum_cy[3] ;
  wire \DUV/interpol4x_LmR/diff<3>_0 ;
  wire \DUV/interpol4x_LmR/diff<4>_0 ;
  wire \DUV/interpol4x_LmR/diff<5>_0 ;
  wire \DUV/interpol4x_LmR/diff<6>_0 ;
  wire \DUV/interpol4x_LmR/Maccum_accum_cy[7] ;
  wire \DUV/interpol4x_LmR/diff<7>_0 ;
  wire \DUV/interpol4x_LmR/diff<8>_0 ;
  wire \DUV/interpol4x_LmR/diff<9>_0 ;
  wire \DUV/interpol4x_LmR/diff<10>_0 ;
  wire \DUV/interpol4x_LmR/Maccum_accum_cy[11] ;
  wire \DUV/interpol4x_LmR/diff<11>_0 ;
  wire \DUV/interpol4x_LmR/diff<12>_0 ;
  wire \DUV/interpol4x_LmR/diff<13>_0 ;
  wire \DUV/interpol4x_LmR/diff<14>_0 ;
  wire \DUV/interpol4x_LmR/Maccum_accum_cy[15] ;
  wire \DUV/interpol4x_LmR/diff<15>_0 ;
  wire \DUV/interpol4x_LmR/diff<16>_0 ;
  wire \DUV/interpol4x_LmR/diff<17>_0 ;
  wire \DUV/interpol4x_LmR/diff<18>_0 ;
  wire \clken48k192k/Mcount_clkdivcount_cy[3] ;
  wire \clken48k192k/Mcount_clkdivcount_cy[7] ;
  wire \DUV/block_192kHz/Madd_out_sum_cy[3] ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6>_0 ;
  wire \DUV/block_192kHz/Madd_out_sum_cy[7] ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10>_0 ;
  wire \DUV/block_192kHz/Madd_out_sum_cy[11] ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14>_0 ;
  wire \DUV/block_192kHz/Madd_out_sum_cy[15] ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16>_0 ;
  wire \DUV/block_192kHz/out_mult_LI_R_scaled<16>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17>_0 ;
  wire \DUV/block_192kHz/out_mult_LI_R_scaled<17>_0 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>_0 ;
  wire \dds_test_signal/Maccum_phasereg_cy[3] ;
  wire \dds_test_signal/Maccum_phasereg_cy[7] ;
  wire \dds_test_signal/Maccum_phasereg_cy[11] ;
  wire \dds_test_signal/Maccum_phasereg_cy[15] ;
  wire \DUV/block_48kHz/seqmult_LmR/n0027 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[3] ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[7] ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[11] ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[15] ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17>_0 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>_0 ;
  wire \n0162<1>_0 ;
  wire \n0162<2>_0 ;
  wire \n0162<3>_0 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_13243 ;
  wire \n0162<4>_0 ;
  wire \n0162<5>_0 ;
  wire \n0162<6>_0 ;
  wire \n0162<7>_0 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_13248 ;
  wire \n0162<8>_0 ;
  wire \n0162<9>_0 ;
  wire \n0162<10>_0 ;
  wire \n0162<11>_0 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_13253 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_13254 ;
  wire sw0_IBUF_0;
  wire sw2_IBUF_0;
  wire sw1_IBUF_0;
  wire sw3_IBUF_0;
  wire \DUV/block_48kHz/Msub_temp_LmR_cy[3] ;
  wire \DUV/block_48kHz/Msub_temp_LmR_cy[7] ;
  wire \DUV/block_48kHz/Msub_temp_LmR_cy[11] ;
  wire \DUV/block_48kHz/Msub_temp_LmR_cy[15] ;
  wire \leftins<16>_0 ;
  wire \leftins<17>_0 ;
  wire \DUV/interpol4x_LmR/r2<0>_0 ;
  wire \DUV/interpol4x_LmR/r2<1>_0 ;
  wire \DUV/interpol4x_LmR/r2<2>_0 ;
  wire \DUV/interpol4x_LmR/Msub_diff_cy[3] ;
  wire \DUV/interpol4x_LmR/r2<3>_0 ;
  wire \DUV/interpol4x_LmR/r2<4>_0 ;
  wire \DUV/interpol4x_LmR/r2<5>_0 ;
  wire \DUV/interpol4x_LmR/r2<6>_0 ;
  wire \DUV/interpol4x_LmR/Msub_diff_cy[7] ;
  wire \DUV/interpol4x_LmR/r2<7>_0 ;
  wire \DUV/interpol4x_LmR/r2<8>_0 ;
  wire \DUV/interpol4x_LmR/r2<9>_0 ;
  wire \DUV/interpol4x_LmR/r2<10>_0 ;
  wire \DUV/interpol4x_LmR/Msub_diff_cy[11] ;
  wire \DUV/interpol4x_LmR/r2<11>_0 ;
  wire \DUV/interpol4x_LmR/r2<12>_0 ;
  wire \DUV/interpol4x_LmR/r2<13>_0 ;
  wire \DUV/interpol4x_LmR/r2<14>_0 ;
  wire \DUV/interpol4x_LmR/Msub_diff_cy[15] ;
  wire \DUV/interpol4x_LmR/r2<15>_0 ;
  wire \DUV/interpol4x_LmR/r2<16>_0 ;
  wire \DUV/interpol4x_LmR/r2<17>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/n0027 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[3] ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[7] ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[11] ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[15] ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[19] ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20>_0 ;
  wire \uart_1/Result<2>2_0 ;
  wire \uart_1/Mcount_baudtxcount_cy[3] ;
  wire \uart_1/Result<4>1_0 ;
  wire \uart_1/Result<5>1_0 ;
  wire \uart_1/Mcount_baudtxcount_cy[7] ;
  wire \uart_1/Mcount_baudtxcount_cy[11] ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 ;
  wire \datamod<4>_0 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 ;
  wire \datamod<7>_0 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[3] ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[7] ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[11] ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[15] ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A<16>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A<17>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17>_0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18>_0 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy[3] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy[7] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy[11] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_cy[15] ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ;
  wire \test440Hz[0] ;
  wire Mmult_n0132_Madd_51_0;
  wire Mmult_n0132_Madd_61_0;
  wire Mmult_n0132_Madd_71_0;
  wire \Mmult_n0132_Madd1_cy[8] ;
  wire Mmult_n0132_Madd_81_0;
  wire Mmult_n0132_Madd_91_0;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ;
  wire Mmult_n0132_Madd_101_0;
  wire \test440Hz[4] ;
  wire Mmult_n0132_Madd_111_0;
  wire \Mmult_n0132_Madd1_cy[12] ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ;
  wire Mmult_n0132_Madd_121_0;
  wire \test440Hz[6] ;
  wire Mmult_n0132_Madd_131_0;
  wire \Mmult_n0132_Madd1_cy<13>_0 ;
  wire Mmult_n0132_Madd_23_0;
  wire Mmult_n0132_Madd_33_0;
  wire Mmult_n0132_Madd_43_0;
  wire \Mmult_n0132_Madd3_cy[5] ;
  wire Mmult_n0132_Madd_53_0;
  wire Mmult_n0132_Madd_63_0;
  wire Mmult_n0132_Madd_73_0;
  wire Mmult_n0132_Madd_83_0;
  wire \Mmult_n0132_Madd3_cy[9] ;
  wire Mmult_n0132_Madd_93_0;
  wire Mmult_n0132_Madd_103_0;
  wire Mmult_n0132_Madd_113_0;
  wire Mmult_n0132_Madd_123_0;
  wire \Mmult_n0132_Madd3_cy<12>_0 ;
  wire Mmult_n0132_Madd_34_0;
  wire Mmult_n0132_Madd_42_0;
  wire Mmult_n0132_Madd_44_0;
  wire Mmult_n0132_Madd_52_0;
  wire Mmult_n0132_Madd_54_0;
  wire \Mmult_n0132_Madd4_cy[6] ;
  wire Mmult_n0132_Madd_62_0;
  wire Mmult_n0132_Madd_64_0;
  wire Mmult_n0132_Madd_72_0;
  wire Mmult_n0132_Madd_74_0;
  wire Mmult_n0132_Madd_82_0;
  wire Mmult_n0132_Madd_84_0;
  wire Mmult_n0132_Madd_92_0;
  wire Mmult_n0132_Madd_94_0;
  wire \Mmult_n0132_Madd4_cy[10] ;
  wire Mmult_n0132_Madd_102_0;
  wire Mmult_n0132_Madd_104_0;
  wire \Mmult_n0132_Madd2_cy<9>_0 ;
  wire Mmult_n0132_Madd_114_0;
  wire Mmult_n0132_Madd_124_0;
  wire Mmult_n0132_Madd_133_0;
  wire \Mmult_n0132_Madd4_cy<13>_0 ;
  wire Mmult_n0132_Madd_05_0;
  wire Mmult_n0132_Madd_115_0;
  wire Mmult_n0132_Madd_25_0;
  wire \Mmult_n0132_Madd5_cy[3] ;
  wire Mmult_n0132_Madd_35_0;
  wire Mmult_n0132_Madd_45_0;
  wire Mmult_n0132_Madd_55_0;
  wire Mmult_n0132_Madd_65_0;
  wire \Mmult_n0132_Madd5_cy[7] ;
  wire Mmult_n0132_Madd_75_0;
  wire Mmult_n0132_Madd_85_0;
  wire Mmult_n0132_Madd_95_0;
  wire Mmult_n0132_Madd_105_0;
  wire \Mmult_n0132_Madd5_cy[11] ;
  wire Mmult_n0132_Madd_116_0;
  wire Mmult_n0132_Madd_125_0;
  wire Mmult_n0132_Madd_134_0;
  wire Mmult_n0132_Madd_144_0;
  wire Mmult_n0132_Madd_153_0;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13672 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13673 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13674 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13675 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13676 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13677 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13678 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13679 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13680 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13681 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13682 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13683 ;
  wire \Mmult_n0132_Madd6_cy[3] ;
  wire \Mmult_n0132_Madd6_cy[7] ;
  wire \Mmult_n0132_Madd6_cy[11] ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_13701 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_13702 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_13703 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_13704 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_13705 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_13706 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_13707 ;
  wire \Madd_n0162_cy[3] ;
  wire \Madd_n0162_cy[7] ;
  wire \Madd_n0162_cy[11] ;
  wire \Madd_n0162_cy[15] ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_13718 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_13727 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_13736 ;
  wire \DUV/block_48kHz/Madd_temp_LpR_cy[3] ;
  wire \DUV/block_48kHz/Madd_temp_LpR_cy[7] ;
  wire \DUV/block_48kHz/Madd_temp_LpR_cy[11] ;
  wire \DUV/block_48kHz/Madd_temp_LpR_cy[15] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy[4] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy[8] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy[12] ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_cy[16] ;
  wire \DUV/interpol4x_LpR/r2<0>_0 ;
  wire \DUV/interpol4x_LpR/diff<0>_0 ;
  wire \DUV/interpol4x_LpR/r2<1>_0 ;
  wire \DUV/interpol4x_LpR/diff<1>_0 ;
  wire \DUV/interpol4x_LpR/r2<2>_0 ;
  wire \DUV/interpol4x_LpR/diff<2>_0 ;
  wire \DUV/interpol4x_LpR/Msub_diff_cy[3] ;
  wire \DUV/interpol4x_LpR/r2<3>_0 ;
  wire \DUV/interpol4x_LpR/diff<3>_0 ;
  wire \DUV/interpol4x_LpR/r2<4>_0 ;
  wire \DUV/interpol4x_LpR/diff<4>_0 ;
  wire \DUV/interpol4x_LpR/r2<5>_0 ;
  wire \DUV/interpol4x_LpR/diff<5>_0 ;
  wire \DUV/interpol4x_LpR/r2<6>_0 ;
  wire \DUV/interpol4x_LpR/diff<6>_0 ;
  wire \DUV/interpol4x_LpR/Msub_diff_cy[7] ;
  wire \DUV/interpol4x_LpR/r2<7>_0 ;
  wire \DUV/interpol4x_LpR/diff<7>_0 ;
  wire \DUV/interpol4x_LpR/r2<8>_0 ;
  wire \DUV/interpol4x_LpR/diff<8>_0 ;
  wire \DUV/interpol4x_LpR/r2<9>_0 ;
  wire \DUV/interpol4x_LpR/diff<9>_0 ;
  wire \DUV/interpol4x_LpR/r2<10>_0 ;
  wire \DUV/interpol4x_LpR/diff<10>_0 ;
  wire \DUV/interpol4x_LpR/Msub_diff_cy[11] ;
  wire \DUV/interpol4x_LpR/r2<11>_0 ;
  wire \DUV/interpol4x_LpR/diff<11>_0 ;
  wire \DUV/interpol4x_LpR/r2<12>_0 ;
  wire \DUV/interpol4x_LpR/diff<12>_0 ;
  wire \DUV/interpol4x_LpR/r2<13>_0 ;
  wire \DUV/interpol4x_LpR/diff<13>_0 ;
  wire \DUV/interpol4x_LpR/r2<14>_0 ;
  wire \DUV/interpol4x_LpR/diff<14>_0 ;
  wire \DUV/interpol4x_LpR/Msub_diff_cy[15] ;
  wire \DUV/interpol4x_LpR/r2<15>_0 ;
  wire \DUV/interpol4x_LpR/diff<15>_0 ;
  wire \DUV/interpol4x_LpR/diff<16>_0 ;
  wire \DUV/interpol4x_LpR/diff<17>_0 ;
  wire \DUV/interpol4x_LpR/diff<18>_0 ;
  wire \uart_1/staterxbc_13823 ;
  wire \uart_1/Result<2>1_0 ;
  wire \uart_1/Mcount_baudrxcount_cy[3] ;
  wire \uart_1/Reset_OR_DriverANDClockEnable10 ;
  wire \uart_1/Result<4>_0 ;
  wire \uart_1/Result<5>_0 ;
  wire \uart_1/Mcount_baudrxcount_cy[7] ;
  wire \uart_1/Mcount_baudrxcount_cy[11] ;
  wire \Mmult_n0132_Madd2_cy[6] ;
  wire \uart_1/baudrxclock ;
  wire \uart_1/Mcount_bitrxcount_val ;
  wire \DUV/interpol4x_LpR/Maccum_accum_cy[3] ;
  wire \DUV/interpol4x_LpR/Maccum_accum_cy[7] ;
  wire \DUV/interpol4x_LpR/Maccum_accum_cy[11] ;
  wire \DUV/interpol4x_LpR/Maccum_accum_cy[15] ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_13867 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_13868 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_13869 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_13870 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_13871 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_13872 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_13873 ;
  wire rx_IBUF_0;
  wire \uart_1/tx_13875 ;
  wire sw4_IBUF_0;
  wire \LM4550_controler_1/SYNC_13877 ;
  wire DACclock_13878;
  wire clken48kHz_13879;
  wire clken192kHz_13881;
  wire clockext100MHz_IBUF_0;
  wire PMOD10_OBUF_13884;
  wire \clock_bit2x_1/clkin1_0 ;
  wire PMOD1_OBUF_13887;
  wire PMOD2_OBUF_13888;
  wire PMOD3_OBUF_13889;
  wire PMOD7_OBUF_13890;
  wire PMOD8_OBUF_13891;
  wire PMOD9_OBUF_13892;
  wire SDATA_IN_IBUF_0;
  wire \uart_1/rx1_13916 ;
  wire \uart_1/tx_glue_rst_13917 ;
  wire \LM4550_controler_1/STATE[1]_SYNC_Mux_17_o ;
  wire clock196M;
  wire DACclock_INV_43_o;
  wire clken48kHz_c;
  wire clken192kHz_c;
  wire DACclock_1_13945;
  wire \clock_bit2x_1/dcm_sp_inst_ML_NEW_DIVCLK ;
  wire \clock_bit2x_1/dcm_sp_inst_ML_NEW_O ;
  wire \clock_bit2x_1/clkfx ;
  wire \clock_bit2x_1/clk0 ;
  wire \uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11_0 ;
  wire \uart_1/rx2_13953 ;
  wire \uart_1/startrxbit1 ;
  wire \LM4550_controler_1/_n0365_inv ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ;
  wire \ioports16_1/state_FSM_FFd9_13967 ;
  wire \ioports16_1/Mmux__n051410111 ;
  wire \uart_1/staterx_13990 ;
  wire \uart_1/rx3_13991 ;
  wire \ioports16_1/datatoout[0] ;
  wire \ioports16_1/datatoout[1] ;
  wire \ioports16_1/datatoout[2] ;
  wire \ioports16_1/datatoout[3] ;
  wire \ioports16_1/_n0394_0 ;
  wire \ioports16_1/_n0398 ;
  wire \LM4550_controler_1/IN_SHIFT<112>_0 ;
  wire \LM4550_controler_1/IN_SHIFT<216>_0 ;
  wire \LM4550_controler_1/IN_SHIFT<180>_0 ;
  wire \LM4550_controler_1/NEXTSTATE_REG<1>_0 ;
  wire \LM4550_controler_1/DELAY_SYNC_REGISTER_14102 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_Ai<4>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_Ai<5>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_Ai<6>_0 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_Ai<7>_0 ;
  wire \uart_1/_n0201_14111 ;
  wire \LM4550_controler_1/IN_SHIFT<12>_0 ;
  wire \LM4550_controler_1/IN_SHIFT<80>_0 ;
  wire \LM4550_controler_1/IN_SHIFT<76>_0 ;
  wire \LM4550_controler_1/IN_SHIFT<84>_0 ;
  wire \LM4550_controler_1/IN_SHIFT<88>_0 ;
  wire \DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ;
  wire \DUV/block_48kHz/LI_in_LpR<8>_0 ;
  wire \DUV/block_48kHz/LI_in_LpR<9>_0 ;
  wire \LM4550_controler_1/FRAME_IN[204] ;
  wire \LM4550_controler_1/DATA_RECEIVED[204] ;
  wire \LM4550_controler_1/FRAME_IN[205] ;
  wire \LM4550_controler_1/DATA_RECEIVED[205] ;
  wire \LM4550_controler_1/FRAME_IN[206] ;
  wire \LM4550_controler_1/DATA_RECEIVED[206] ;
  wire \LM4550_controler_1/FRAME_IN[207] ;
  wire \LM4550_controler_1/DATA_RECEIVED[207] ;
  wire \LM4550_controler_1/FRAME_IN[162] ;
  wire \LM4550_controler_1/DATA_RECEIVED[162] ;
  wire \LM4550_controler_1/DATA_RECEIVED[170] ;
  wire \LM4550_controler_1/DATA_RECEIVED[163] ;
  wire \LM4550_controler_1/DATA_RECEIVED[171] ;
  wire \LM4550_controler_1/DATA_RECEIVED[251] ;
  wire \LM4550_controler_1/DATA_RECEIVED[164] ;
  wire \LM4550_controler_1/FRAME_IN[172] ;
  wire \LM4550_controler_1/DATA_RECEIVED[172] ;
  wire \LM4550_controler_1/DATA_RECEIVED[252] ;
  wire \LM4550_controler_1/DATA_RECEIVED[165] ;
  wire \LM4550_controler_1/FRAME_IN[173] ;
  wire \LM4550_controler_1/DATA_RECEIVED[173] ;
  wire \LM4550_controler_1/DATA_RECEIVED[166] ;
  wire \LM4550_controler_1/FRAME_IN[174] ;
  wire \LM4550_controler_1/DATA_RECEIVED[174] ;
  wire \LM4550_controler_1/DATA_RECEIVED[182] ;
  wire \LM4550_controler_1/DATA_RECEIVED<190>_0 ;
  wire \LM4550_controler_1/DATA_RECEIVED[167] ;
  wire \LM4550_controler_1/FRAME_IN[175] ;
  wire \LM4550_controler_1/DATA_RECEIVED[175] ;
  wire \LM4550_controler_1/DATA_RECEIVED[183] ;
  wire \LM4550_controler_1/DATA_RECEIVED<191>_0 ;
  wire \LM4550_controler_1/DATA_RECEIVED[168] ;
  wire \LM4550_controler_1/FRAME_IN[176] ;
  wire \LM4550_controler_1/DATA_RECEIVED[176] ;
  wire \LM4550_controler_1/DATA_RECEIVED[184] ;
  wire \LM4550_controler_1/DATA_RECEIVED[192] ;
  wire \LM4550_controler_1/DATA_RECEIVED[169] ;
  wire \LM4550_controler_1/FRAME_IN[177] ;
  wire \LM4550_controler_1/DATA_RECEIVED[177] ;
  wire \LM4550_controler_1/DATA_RECEIVED[185] ;
  wire \LM4550_controler_1/DATA_RECEIVED[193] ;
  wire \LM4550_controler_1/FRAME_IN[178] ;
  wire \LM4550_controler_1/DATA_RECEIVED[178] ;
  wire \LM4550_controler_1/DATA_RECEIVED[186] ;
  wire \LM4550_controler_1/DATA_RECEIVED[194] ;
  wire \LM4550_controler_1/DATA_RECEIVED[179] ;
  wire \LM4550_controler_1/DATA_RECEIVED[187] ;
  wire \LM4550_controler_1/DATA_RECEIVED[195] ;
  wire \LM4550_controler_1/DATA_RECEIVED<188>_0 ;
  wire \LM4550_controler_1/DATA_RECEIVED[196] ;
  wire \LM4550_controler_1/DATA_RECEIVED<189>_0 ;
  wire \LM4550_controler_1/DATA_RECEIVED[197] ;
  wire \LM4550_controler_1/DATA_RECEIVED[198] ;
  wire \LM4550_controler_1/DATA_RECEIVED[199] ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 ;
  wire \LM4550_controler_1/_n0291_inv11 ;
  wire \uart_1/_n0254_inv ;
  wire \LM4550_controler_1/_n0365_inv5_14240 ;
  wire \LM4550_controler_1/_n0365_inv6_14241 ;
  wire \LM4550_controler_1/_n0365_inv7_14242 ;
  wire \LM4550_controler_1/_n0365_inv8_14243 ;
  wire \LM4550_controler_1/_n0365_inv4_14244 ;
  wire \LM4550_controler_1/FRAME_OUT[162] ;
  wire \LM4550_controler_1/FRAME_OUT[170] ;
  wire \LM4550_controler_1/FRAME_OUT[163] ;
  wire \LM4550_controler_1/FRAME_OUT[171] ;
  wire \LM4550_controler_1/FRAME_OUT[251] ;
  wire \LM4550_controler_1/FRAME_OUT[164] ;
  wire \LM4550_controler_1/FRAME_OUT[172] ;
  wire \RIGHT_in<10>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[165] ;
  wire \LM4550_controler_1/FRAME_OUT[173] ;
  wire \LM4550_controler_1/FRAME_OUT[166] ;
  wire \LM4550_controler_1/FRAME_OUT[174] ;
  wire \RIGHT_in<12>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[182] ;
  wire \LM4550_controler_1/FRAME_OUT[190] ;
  wire \LM4550_controler_1/FRAME_OUT[254] ;
  wire \LM4550_controler_1/FRAME_OUT[167] ;
  wire \LM4550_controler_1/FRAME_OUT[175] ;
  wire \LM4550_controler_1/FRAME_OUT[183] ;
  wire \LM4550_controler_1/FRAME_OUT[191] ;
  wire \LM4550_controler_1/FRAME_OUT[239] ;
  wire \LM4550_controler_1/FRAME_OUT[168] ;
  wire \LM4550_controler_1/FRAME_OUT[176] ;
  wire \LM4550_controler_1/FRAME_OUT[184] ;
  wire \LM4550_controler_1/FRAME_OUT[192] ;
  wire \LM4550_controler_1/FRAME_OUT[169] ;
  wire \LM4550_controler_1/FRAME_OUT[177] ;
  wire \LM4550_controler_1/FRAME_OUT[185] ;
  wire \LM4550_controler_1/FRAME_OUT[193] ;
  wire \LM4550_controler_1/FRAME_OUT[178] ;
  wire \RIGHT_in<16>_0 ;
  wire \LM4550_controler_1/FRAME_OUT[186] ;
  wire \LM4550_controler_1/FRAME_OUT[194] ;
  wire \LM4550_controler_1/FRAME_OUT[179] ;
  wire \LM4550_controler_1/FRAME_OUT[187] ;
  wire \LM4550_controler_1/FRAME_OUT[195] ;
  wire \LM4550_controler_1/FRAME_OUT[188] ;
  wire \LM4550_controler_1/FRAME_OUT[196] ;
  wire \LM4550_controler_1/FRAME_OUT[189] ;
  wire \LM4550_controler_1/FRAME_OUT[197] ;
  wire \LM4550_controler_1/FRAME_OUT[198] ;
  wire \LM4550_controler_1/FRAME_OUT[199] ;
  wire \DUV/block_48kHz/LI_in_LmR<16>_0 ;
  wire \DUV/block_48kHz/LI_in_LmR<17>_0 ;
  wire \DUV/block_48kHz/LI_in_LpR<10>_0 ;
  wire \DUV/block_48kHz/LI_in_LpR<11>_0 ;
  wire N37;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11_14308 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12_14309 ;
  wire N41;
  wire \DUV/block_192kHz/out_mult_FMout_scaled<8>_0 ;
  wire \DUV/block_192kHz/out_mult_FMout_scaled<9>_0 ;
  wire \LM4550_controler_1/DELAY_SYNC2_14321 ;
  wire \uart_1/_n0242_inv ;
  wire \ioports16_1/state_state[5]_enout_Select_143_o ;
  wire \ioports16_1/state_state[5]_enout_Select_143_o2_14324 ;
  wire \DUV/block_192kHz/out_mult_FMout_scaled<10>_0 ;
  wire \DUV/block_192kHz/out_mult_FMout_scaled<11>_0 ;
  wire \uart_1/baudrxclock<13>1_14343 ;
  wire \LM4550_controler_1/DATA_TO_SEND[210] ;
  wire \LM4550_controler_1/DATA_TO_SEND[211] ;
  wire \LM4550_controler_1/OUT_SHIFT<12>_0 ;
  wire \DUV/block_192kHz/flag_ready_FMout_14350 ;
  wire N27;
  wire N33;
  wire N13;
  wire N11;
  wire \ioports16_1/state_FSM_FFd15-In1_14364 ;
  wire N35;
  wire N25;
  wire N29;
  wire N31;
  wire \ioports16_1/_n1186_inv ;
  wire N21;
  wire N23;
  wire \ioports16_1/state_state[5]_enout_Select_143_o1_14372 ;
  wire \ioports16_1/Mmux__n10241011 ;
  wire \uart_1/baudrxcount_2_glue_ce_14395 ;
  wire \uart_1/baudrxcount_4_glue_ce_14400 ;
  wire \uart_1/baudrxcount_5_glue_ce_14401 ;
  wire reset_d_14424;
  wire \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_14428 ;
  wire N15;
  wire \LM4550_controler_1/READ_WRITE_14432 ;
  wire \uart_1/starttxbit_statetxbc_MUX_26_o ;
  wire \LM4550_controler_1/_n0365_inv2_14468 ;
  wire \LM4550_controler_1/_n0365_inv3_14487 ;
  wire \uart_1/tx_1_14507 ;
  wire \uart_1/PWR_6_o_tx_MUX_71_o ;
  wire \LM4550_controler_1/DELAY_SYNC_REGISTER2_14509 ;
  wire \LM4550_controler_1/_n0291_inv ;
  wire \LM4550_controler_1/_n0291_inv1_14638 ;
  wire \LM4550_controler_1/_n0291_inv2_14639 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13_14700 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14_14701 ;
  wire \dds_test_signal/phasereg<1>_rt_1024 ;
  wire \dds_test_signal/Maccum_phasereg_lut[0] ;
  wire \ProtoComp74.CYINITGND.0 ;
  wire \dds_test_signal/Maccum_phasereg_lut[2] ;
  wire \dds_test_signal/phasereg<3>_rt_1008 ;
  wire \ProtoComp71.CYINITGND.0 ;
  wire \clken48k192k/Mcount_clkdivcount9 ;
  wire \clken48k192k/Mcount_clkdivcount10 ;
  wire \clken48k192k/Mcount_clkdivcount8 ;
  wire \dds_test_signal/phasereg<16>_rt_1125 ;
  wire \dds_test_signal/phasereg<17>_rt_1124 ;
  wire \ProtoComp59.CYINITGND.0 ;
  wire \dds_test_signal/Maccum_phasereg_lut[8] ;
  wire \dds_test_signal/phasereg<9>_rt_1079 ;
  wire \dds_test_signal/phasereg<11>_rt_1066 ;
  wire \dds_test_signal/Maccum_phasereg_lut[10] ;
  wire \dds_test_signal/Maccum_phasereg_lut[12] ;
  wire \dds_test_signal/phasereg<13>_rt_1096 ;
  wire \dds_test_signal/phasereg<14>_rt_1092 ;
  wire \dds_test_signal/phasereg<15>_rt_1087 ;
  wire \dds_test_signal/Maccum_phasereg_lut[4] ;
  wire \dds_test_signal/phasereg<5>_rt_1050 ;
  wire \dds_test_signal/phasereg<7>_rt_1037 ;
  wire \dds_test_signal/Maccum_phasereg_lut[6] ;
  wire Mmult_n0132_Madd_15;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<7>_not ;
  wire Mmult_n0132_Madd_14;
  wire Mmult_n0132_Madd_9;
  wire Mmult_n0132_Madd_6;
  wire Mmult_n0132_Madd_8;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1_102 ;
  wire \ProtoComp53.CYINITGND.0 ;
  wire Mmult_n0132_Madd_7;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<7>_not ;
  wire Mmult_n0132_Madd_12;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<7>_not ;
  wire Mmult_n0132_Madd_11;
  wire Mmult_n0132_Madd_10;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<7>_not ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<7>_not ;
  wire Mmult_n0132_Madd_13;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8> ;
  wire \LM4550_controler_1/count_reg<9>_rt_208 ;
  wire \LM4550_controler_1/count_reg<8>_rt_207 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10> ;
  wire \LM4550_controler_1/count_reg<10>_rt_202 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11> ;
  wire \LM4550_controler_1/count_reg<11>_rt_193 ;
  wire \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> ;
  wire \LM4550_controler_1/count_reg<1>_rt_162 ;
  wire \ProtoComp56.CYINITGND.0 ;
  wire \LM4550_controler_1/count_reg<2>_rt_156 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0> ;
  wire \LM4550_controler_1/count_reg<3>_rt_149 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4> ;
  wire \LM4550_controler_1/count_reg<5>_rt_186 ;
  wire \LM4550_controler_1/count_reg<4>_rt_185 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6> ;
  wire \LM4550_controler_1/count_reg<6>_rt_180 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7> ;
  wire \LM4550_controler_1/count_reg<7>_rt_171 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_H<2>/ProtoComp59.CYINITGND.0 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12> ;
  wire \LM4550_controler_1/count_reg<13>_rt_230 ;
  wire \LM4550_controler_1/count_reg<12>_rt_229 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14> ;
  wire \LM4550_controler_1/count_reg<14>_rt_224 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15> ;
  wire \LM4550_controler_1/count_reg<15>_rt_215 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16> ;
  wire \LM4550_controler_1/count_reg<17>_rt_252 ;
  wire \LM4550_controler_1/count_reg<16>_rt_251 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18> ;
  wire \LM4550_controler_1/count_reg<18>_rt_246 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19> ;
  wire \LM4550_controler_1/count_reg<19>_rt_237 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20> ;
  wire \LM4550_controler_1/count_reg<21>_rt_274 ;
  wire \LM4550_controler_1/count_reg<20>_rt_273 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22> ;
  wire \LM4550_controler_1/count_reg<22>_rt_268 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23> ;
  wire \LM4550_controler_1/count_reg<23>_rt_259 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_H<2>/ProtoComp59.CYINITGND.0 ;
  wire \ProtoComp63.CYINITGND.0 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q7 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q6 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q5 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q4 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q3 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q1 ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q ;
  wire \DUV/block_48kHz/seqmult_LmR/Mcount_Q2 ;
  wire \clken48k192k/Mcount_clkdivcount2 ;
  wire \clken48k192k/Mcount_clkdivcount1 ;
  wire \clken48k192k/Mcount_clkdivcount ;
  wire \clken48k192k/Mcount_clkdivcount3 ;
  wire \clken48k192k/Mcount_clkdivcount5 ;
  wire \clken48k192k/Mcount_clkdivcount7 ;
  wire \clken48k192k/Mcount_clkdivcount4 ;
  wire \clken48k192k/Mcount_clkdivcount6 ;
  wire \ProtoComp83.CYINITVCC.1 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<11> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<14> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<15> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<12> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<13> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q3 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q1 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q2 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q7 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q6 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q5 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Mcount_Q4 ;
  wire \ProtoComp78.CYINITVCC.1 ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6> ;
  wire \uart_1/baudtxcount<11>_rt_2067 ;
  wire \uart_1/Result<11>1 ;
  wire \uart_1/baudtxcount<8>_rt_2063 ;
  wire \uart_1/baudtxcount<9>_rt_2060 ;
  wire \uart_1/Result<10>1 ;
  wire \uart_1/baudtxcount<10>_rt_2053 ;
  wire \uart_1/Result<8>1 ;
  wire \uart_1/Result<9>1 ;
  wire \uart_1/baudtxcount<12>_rt_2084 ;
  wire \uart_1/baudtxcount<13>_rt_2083 ;
  wire \uart_1/Result<12>1 ;
  wire \uart_1/Result<13>1 ;
  wire \uart_1/baudtxcount<4>_rt_2041 ;
  wire \uart_1/baudtxcount<6>_rt_2037 ;
  wire \uart_1/baudtxcount<5>_rt_2034 ;
  wire \uart_1/Result<4>1 ;
  wire \uart_1/Result<6>1 ;
  wire \uart_1/Result<5>1 ;
  wire \uart_1/baudtxcount<7>_rt_2022 ;
  wire \uart_1/Result<7>1 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_2107 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<0> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<2> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<1> ;
  wire \ProtoComp92.CYINITGND.0 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<3> ;
  wire \uart_1/baudtxcount<1>_rt_2012 ;
  wire \uart_1/baudtxcount<3>_rt_2006 ;
  wire \uart_1/Result<1>2 ;
  wire \uart_1/Result<2>2 ;
  wire \ProtoComp89.CYINITGND.0 ;
  wire \uart_1/Result<3>2 ;
  wire \uart_1/baudtxcount<2>_rt_1994 ;
  wire \uart_1/Result<0>2 ;
  wire \ProtoComp86.CYINITVCC.1_1690 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_H<2>/ProtoComp59.CYINITGND.0 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_H<2>/ProtoComp59.CYINITGND.0 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<19> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19_151 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<18> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<16> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<17> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<9> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<10> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<8> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<11> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<13> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<14> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<12> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<15> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<5> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<6> ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 ;
  wire \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<4> ;
  wire \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<7> ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[10] ;
  wire \DUV/block_192kHz/dds_38/phase<12>_rt_2505 ;
  wire \DUV/block_192kHz/dds_38/phase<10>_rt_2504 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[8] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[6] ;
  wire \DUV/block_192kHz/dds_38/phase<8>_rt_2487 ;
  wire \DUV/block_192kHz/dds_38/phase<6>_rt_2486 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[4] ;
  wire \DUV/block_192kHz/dds_38/phase<4>_rt_2474 ;
  wire \DUV/block_192kHz/dds_38/phase<2>_rt_2471 ;
  wire \ProtoComp95.CYINITGND.0 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[0] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[2] ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[13] ;
  wire \DUV/block_192kHz/dds_38/phase<13>_rt_2521 ;
  wire \DUV/block_192kHz/dds_19/Maccum_phase_lut[14] ;
  wire \DUV/block_192kHz/dds_38/phase<16>_rt_2515 ;
  wire \DUV/block_192kHz/dds_38/phase<17>_rt_2541 ;
  wire \DUV/block_192kHz/dds_19/phase<17>_rt_2539 ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1_2676 ;
  wire Mmult_n0132_Madd_73;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1_2670 ;
  wire Mmult_n0132_Madd_83;
  wire Mmult_n0132_Madd_93;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1_2661 ;
  wire Mmult_n0132_Madd_63;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1_2648 ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<6> ;
  wire \Mmult_n0132_Madd1_cy[13] ;
  wire Mmult_n0132_Madd_131;
  wire Mmult_n0132_Madd_54;
  wire Mmult_n0132_Madd_34;
  wire Mmult_n0132_Madd_44;
  wire Mmult_n0132_Madd_64;
  wire \ProtoComp104.CYINITGND.0 ;
  wire Mmult_n0132_Madd_101;
  wire Mmult_n0132_Madd_111;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<3> ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<2> ;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<4> ;
  wire Mmult_n0132_Madd_91;
  wire Mmult_n0132_Madd_121;
  wire \Mmult_n0132_P9out<7>_x_test440Hz<5> ;
  wire Mmult_n0132_Madd_123;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1_2693 ;
  wire Mmult_n0132_Madd_113;
  wire \Mmult_n0132_Madd3_cy[12] ;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1_2690 ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<6> ;
  wire Mmult_n0132_Madd_103;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1_2572 ;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1_2563 ;
  wire \ProtoComp99.CYINITGND.0 ;
  wire Mmult_n0132_Madd_71;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1_2557 ;
  wire Mmult_n0132_Madd_81;
  wire Mmult_n0132_Madd_51;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1_2548 ;
  wire Mmult_n0132_Madd_61;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1_2641 ;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1_2632 ;
  wire \Mmult_n0132_Madd3_cy<5>/ProtoComp99.CYINITGND.0 ;
  wire Mmult_n0132_Madd_43;
  wire \Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1_2626 ;
  wire Mmult_n0132_Madd_53;
  wire Mmult_n0132_Madd_23;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1_2617 ;
  wire Mmult_n0132_Madd_33;
  wire \ProtoComp107.CYINITGND.0 ;
  wire Mmult_n0132_Madd_35;
  wire Mmult_n0132_Madd_115;
  wire Mmult_n0132_Madd_25;
  wire Mmult_n0132_Madd_05;
  wire Mmult_n0132_Madd_85;
  wire Mmult_n0132_Madd_105;
  wire Mmult_n0132_Madd_95;
  wire Mmult_n0132_Madd_116;
  wire Mmult_n0132_Madd_75;
  wire Mmult_n0132_Madd_55;
  wire Mmult_n0132_Madd_65;
  wire Mmult_n0132_Madd_45;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2903 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2900 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2894 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2890 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2878 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2877 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2867 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2866 ;
  wire \ProtoComp110.CYINITVCC.1_2864 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2> ;
  wire Mmult_n0132_Madd_74;
  wire Mmult_n0132_Madd_94;
  wire Mmult_n0132_Madd_84;
  wire Mmult_n0132_Madd_104;
  wire \Mmult_n0132_Madd3_cy<12>_rt_2763 ;
  wire Mmult_n0132_Madd_114;
  wire Mmult_n0132_Madd_124;
  wire Mmult_n0132_Madd_133;
  wire Mmult_n0132_Madd_123_rt_2757;
  wire \Mmult_n0132_Madd4_cy[13] ;
  wire Mmult_n0132_Madd_125;
  wire Mmult_n0132_Madd_144;
  wire Mmult_n0132_Madd_15_rt_2853;
  wire Mmult_n0132_Madd_153;
  wire Mmult_n0132_Madd_134;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2929 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2926 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2920 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2916 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3647 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3646 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3633 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> ;
  wire \ProtoComp119.CYINITGND.0 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3629 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3688 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3686 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3683 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3678 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> ;
  wire \Madd_n0162_cy[18] ;
  wire \uart_1/Result<1>3 ;
  wire \uart_1/Result<0>3 ;
  wire \uart_1/bittxcount<2>_rt_3613 ;
  wire \uart_1/bittxcount<1>_rt_3612 ;
  wire \uart_1/Result<2>3 ;
  wire \uart_1/Result<3>3 ;
  wire \ProtoComp118.CYINITGND.0 ;
  wire \uart_1/bittxcount<3>_rt_3603 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3666 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3664 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3661 ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3656 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> ;
  wire \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>_3697 ;
  wire \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> ;
  wire \ProtoComp121.CYINITGND.0 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3007 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3004 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2998 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2994 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3086 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3085 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3075 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3074 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3033 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3030 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3024 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3020 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3111 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3108 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3102 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3098 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2955 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2952 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2946 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2942 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2982 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2981 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2971 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2970 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3059 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3056 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3050 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3046 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15> ;
  wire \ProtoComp112.CYINITGND.0 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3163 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3160 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3154 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3150 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3182 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_3176 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3175 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3137 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3134 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8> ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3128 ;
  wire \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3124 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11> ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> ;
  wire \LM4550_controler_1/count<1>_rt_3283 ;
  wire \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/ProtoComp56.CYINITGND.0 ;
  wire \LM4550_controler_1/count<2>_rt_3277 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0> ;
  wire \LM4550_controler_1/count<3>_rt_3270 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4> ;
  wire \LM4550_controler_1/count<5>_rt_3307 ;
  wire \LM4550_controler_1/count<4>_rt_3306 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6> ;
  wire \LM4550_controler_1/count<6>_rt_3301 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7> ;
  wire \LM4550_controler_1/count<7>_rt_3292 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12> ;
  wire \LM4550_controler_1/count<13>_rt_3329 ;
  wire \LM4550_controler_1/count<12>_rt_3328 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14> ;
  wire \LM4550_controler_1/count<14>_rt_3323 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15> ;
  wire \LM4550_controler_1/count<15>_rt_3314 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20> ;
  wire \LM4550_controler_1/count<21>_rt_3373 ;
  wire \LM4550_controler_1/count<20>_rt_3372 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22> ;
  wire \LM4550_controler_1/count<22>_rt_3367 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23> ;
  wire \LM4550_controler_1/count<23>_rt_3358 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16> ;
  wire \LM4550_controler_1/count<17>_rt_3351 ;
  wire \LM4550_controler_1/count<16>_rt_3350 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18> ;
  wire \LM4550_controler_1/count<18>_rt_3345 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19> ;
  wire \LM4550_controler_1/count<19>_rt_3336 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24> ;
  wire \LM4550_controler_1/count<25>_rt_3395 ;
  wire \LM4550_controler_1/count<24>_rt_3394 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26> ;
  wire \LM4550_controler_1/count<26>_rt_3389 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27> ;
  wire \LM4550_controler_1/count<27>_rt_3380 ;
  wire \LM4550_controler_1/count<28>_rt_3415 ;
  wire \LM4550_controler_1/count<29>_rt_3413 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31> ;
  wire \LM4550_controler_1/count<31>_rt_3405 ;
  wire \LM4550_controler_1/count<30>_rt_3404 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29> ;
  wire \ProtoComp115.CYINITGND.0 ;
  wire \uart_1/bitrxcount<2>_rt_4290 ;
  wire \uart_1/bitrxcount<1>_rt_4289 ;
  wire \uart_1/bitrxcount<3>/ProtoComp118.CYINITGND.0 ;
  wire \uart_1/bitrxcount<3>_rt_4280 ;
  wire Mmult_n0132_Madd_102;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1_4265 ;
  wire Mmult_n0132_Madd_92;
  wire \Mmult_n0132_Madd2_cy[9] ;
  wire \Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1_4262 ;
  wire \Mmult_n0132_P9out<6>_x_test440Hz<4> ;
  wire Mmult_n0132_Madd_82;
  wire \uart_1/baudrxcount<12>_rt_4215 ;
  wire \uart_1/baudrxcount<13>_rt_4214 ;
  wire \DUV/interpol4x_LpR/accum<3>/ProtoComp63.CYINITGND.0 ;
  wire \Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1_4247 ;
  wire \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1_4238 ;
  wire \Mmult_n0132_Madd2_cy<6>/ProtoComp99.CYINITGND.0 ;
  wire Mmult_n0132_Madd_62;
  wire \Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1_4232 ;
  wire Mmult_n0132_Madd_72;
  wire Mmult_n0132_Madd_42;
  wire \Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1_4223 ;
  wire Mmult_n0132_Madd_52;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q3 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q1 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q2 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q7 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q6 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q5 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q4 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[5] ;
  wire \DUV/block_192kHz/dds_38/phase<8>/DUV/block_192kHz/dds_38/phase<6>_rt ;
  wire \DUV/block_192kHz/Result<7>1 ;
  wire \DUV/block_192kHz/Result<8>1 ;
  wire \DUV/block_192kHz/Result<5>1 ;
  wire \DUV/block_192kHz/Result<6>1 ;
  wire \DUV/block_192kHz/dds_38/phase<8>/DUV/block_192kHz/dds_38/phase<8>_rt ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[7] ;
  wire \DUV/block_192kHz/dds_38/phase<4>/DUV/block_192kHz/dds_38/phase<2>_rt ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[1] ;
  wire \DUV/block_192kHz/dds_38/phase<4>/ProtoComp74.CYINITGND.0 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[3] ;
  wire \DUV/block_192kHz/Result<2>1 ;
  wire \DUV/block_192kHz/dds_38/phase<4>/DUV/block_192kHz/dds_38/phase<4>_rt ;
  wire \DUV/block_192kHz/Result<3>1 ;
  wire \DUV/block_192kHz/Result<4>1 ;
  wire \DUV/block_192kHz/Result<1>1 ;
  wire \uart_1/baudrxcount<1>_rt_4143 ;
  wire \uart_1/baudrxcount<3>_rt_4137 ;
  wire \uart_1/Result<1>1 ;
  wire \uart_1/Result<2>1 ;
  wire \uart_1/baudrxcount<3>/ProtoComp89.CYINITGND.0 ;
  wire \uart_1/Result<3>1 ;
  wire \uart_1/baudrxcount<2>_rt_4125 ;
  wire \uart_1/Result<0>1 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[9] ;
  wire \DUV/block_192kHz/dds_38/phase<12>/DUV/block_192kHz/dds_38/phase<10>_rt ;
  wire \DUV/block_192kHz/Result<11>1 ;
  wire \DUV/block_192kHz/Result<12>1 ;
  wire \DUV/block_192kHz/Result<9>1 ;
  wire \DUV/block_192kHz/Result<10>1 ;
  wire \DUV/block_192kHz/dds_38/phase<12>/DUV/block_192kHz/dds_38/phase<12>_rt ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[11] ;
  wire \DUV/interpol4x_LpR/Msub_diff_cy<3>/ProtoComp86.CYINITVCC.1 ;
  wire \DUV/block_192kHz/dds_38/phase<17>/DUV/block_192kHz/dds_38/phase<17>_rt ;
  wire \DUV/block_192kHz/Result<17>1 ;
  wire \DUV/block_192kHz/dds_38/phase<16>/DUV/block_192kHz/dds_38/phase<13>_rt ;
  wire \DUV/block_192kHz/Result<15>1 ;
  wire \DUV/block_192kHz/Result<14>1 ;
  wire \DUV/block_192kHz/Result<16>1 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[14] ;
  wire \DUV/block_192kHz/Result<13>1 ;
  wire \DUV/block_192kHz/dds_38/Maccum_phase_lut[15] ;
  wire \DUV/block_192kHz/dds_38/phase<16>/DUV/block_192kHz/dds_38/phase<16>_rt ;
  wire \uart_1/baudrxcount<11>_rt_4198 ;
  wire \uart_1/baudrxcount<8>_rt_4194 ;
  wire \uart_1/baudrxcount<9>_rt_4191 ;
  wire \uart_1/baudrxcount<10>_rt_4184 ;
  wire \uart_1/baudrxcount<4>_rt_4172 ;
  wire \uart_1/baudrxcount<6>_rt_4168 ;
  wire \uart_1/baudrxcount<5>_rt_4165 ;
  wire \uart_1/baudrxcount<7>_rt_4153 ;
  wire btnc_IBUF_4811;
  wire btnr_IBUF_4820;
  wire btnu_IBUF_4823;
  wire run_genclock_inv_inv_non_inverted;
  wire \ProtoComp129.IINV.OUT ;
  wire reset_n_IBUF_4828;
  wire btnd_IBUF_4814;
  wire btnl_IBUF_4817;
  wire sw6_IBUF_4802;
  wire SDATA_IN_IBUF_4889;
  wire \clock_bit2x_1/clkin1 ;
  wire clockext100MHz_IBUF_4867;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q7 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q6 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q5 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q4 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_4639 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_4636 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_4630 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_4626 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q3 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q1 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q ;
  wire \DUV/block_192kHz/seqmult_LI_M/Mcount_Q2 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_4588 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_4587 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_4577 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_4576 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_4613 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_4610 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_4604 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_4600 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_4665 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_4662 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_4656 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_4652 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15> ;
  wire rx_IBUF_4763;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>_4700 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>_4757 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_4691 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_4688 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_4682 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_4678 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_4748 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_4745 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_4739 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_4735 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_4723 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_4722 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_4712 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_4711 ;
  wire \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2> ;
  wire sw4_IBUF_4796;
  wire sw0_IBUF_4784;
  wire sw3_IBUF_4793;
  wire sw2_IBUF_4790;
  wire sw5_IBUF_4799;
  wire sw1_IBUF_4787;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_H<4>_rt_5281 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_H<3>_rt_5279 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_H<5>_rt_5274 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_H<6>_rt_5272 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B<2>_pack_7 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B<3>_pack_5 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B<6>_pack_9 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<7> ;
  wire \DUV/block_192kHz/flag_ready_FMout_pack_3 ;
  wire \DUV/block_192kHz/_n0114 ;
  wire \DUV/block_192kHz/flag_ready_FMout_rstpot_5298 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ;
  wire \ProtoComp130.D2OBYPSEL_GND.0 ;
  wire \ProtoComp130.D2OFFBYP_SRC.OUT ;
  wire \LM4550_controler_1/IN_SHIFT<0>/INV_LM4550_controler_1/IN_SHIFT_0CLK ;
  wire \ProtoComp135.D2OBYPSEL_GND.0 ;
  wire \ProtoComp135.D2OFFBYP_SRC.OUT ;
  wire \DUV/block_192kHz/outsine_19<5>_rt_5196 ;
  wire \DUV/block_192kHz/outsine_19<4>_rt_5194 ;
  wire \DUV/block_192kHz/outsine_19<6>_rt_5189 ;
  wire \DUV/block_192kHz/outsine_19<7>_rt_5187 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS0 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS1 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS2 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS3 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS4 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS5 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS6 ;
  wire \clock_bit2x_1/dcm_sp_inst/STATUS7 ;
  wire \clock_bit2x_1/dcm_sp_inst/CLK90 ;
  wire \clock_bit2x_1/dcm_sp_inst/PSDONE ;
  wire \clock_bit2x_1/dcm_sp_inst/CLKDV ;
  wire \clock_bit2x_1/dcm_sp_inst/CLKFX180 ;
  wire \clock_bit2x_1/dcm_sp_inst/CLK270 ;
  wire \clock_bit2x_1/dcm_sp_inst/CLK180 ;
  wire \clock_bit2x_1/dcm_sp_inst/CLK2X ;
  wire \clock_bit2x_1/dcm_sp_inst/CLK2X180 ;
  wire \clock_bit2x_1/dcm_sp_inst/PSEN_INT ;
  wire \clock_bit2x_1/dcm_sp_inst/CLKFB_INT ;
  wire \clock_bit2x_1/dcm_sp_inst/CLKIN_INT ;
  wire \clock_bit2x_1/dcm_sp_inst/PSINCDEC_INT ;
  wire \clock_bit2x_1/dcm_sp_inst/RST_INT ;
  wire \clock_bit2x_1/dcm_sp_inst/PSCLK_INT ;
  wire \clock_bit2x_1/dcm_sp_inst/DSSEN ;
  wire \datasine[7]_INV_113_o ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_pack_2 ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In ;
  wire \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In ;
  wire N43;
  wire \DUV/block_192kHz/start_LI_M_rstpot_5226 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ;
  wire \DUV/interpol4x_LmR/r1<12>_rt_6339 ;
  wire \DUV/interpol4x_LmR/r1<14>_rt_6337 ;
  wire \DUV/interpol4x_LmR/r1<13>_rt_6329 ;
  wire \DUV/interpol4x_LmR/r1<15>_rt_6324 ;
  wire \testmodlong<14>_rt_6363 ;
  wire \testmodlong<15>_rt_6359 ;
  wire \ioports16_1/state_FSM_FFd8-In1 ;
  wire \ioports16_1/state_FSM_FFd7-In1 ;
  wire \ioports16_1/_n0471[26] ;
  wire \ioports16_1/_n0471[28] ;
  wire \ioports16_1/datatoout[6] ;
  wire \ioports16_1/_n0471[27] ;
  wire \ioports16_1/_n0471[25] ;
  wire \ioports16_1/datatoout[16] ;
  wire \ioports16_1/_n0471[16] ;
  wire N27_pack_7;
  wire \ioports16_1/Mmux__n05141911_pack_12 ;
  wire \ioports16_1/_n0471[13] ;
  wire N33_pack_5;
  wire \ioports16_1/datatoout[18] ;
  wire \ioports16_1/_n0471[15] ;
  wire \ioports16_1/_n0471[14] ;
  wire \ioports16_1/datatoout[20] ;
  wire \ioports16_1/_n0471[12] ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_pack_2 ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In ;
  wire \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In ;
  wire \DUV/interpol4x_LmR/r1<4>_rt_6642 ;
  wire \DUV/interpol4x_LmR/r1<6>_rt_6640 ;
  wire \DUV/interpol4x_LmR/r1<5>_rt_6632 ;
  wire \DUV/interpol4x_LmR/r1<7>_rt_6627 ;
  wire \DUV/interpol4x_LmR/r1<0>_rt_6620 ;
  wire \DUV/interpol4x_LmR/r1<2>_rt_6618 ;
  wire \DUV/interpol4x_LmR/r1<1>_rt_6610 ;
  wire \DUV/interpol4x_LmR/r1<3>_rt_6605 ;
  wire \ioports16_1/ready_0 ;
  wire \DUV/interpol4x_LmR/r1<16>_rt_6670 ;
  wire \DUV/interpol4x_LmR/r1<17>_rt_6669 ;
  wire \DUV/interpol4x_LmR/r1<8>_rt_6664 ;
  wire \DUV/interpol4x_LmR/r1<10>_rt_6662 ;
  wire \DUV/interpol4x_LmR/r1<9>_rt_6654 ;
  wire \DUV/interpol4x_LmR/r1<11>_rt_6649 ;
  wire \ioports16_1/state_FSM_FFd15-In ;
  wire \ioports16_1/state_FSM_FFd13-In_6777 ;
  wire \ioports16_1/state_FSM_FFd15-In1_pack_7 ;
  wire \ioports16_1/state_FSM_FFd5-In1 ;
  wire \ioports16_1/state_FSM_FFd3-In1 ;
  wire \ioports16_1/state_FSM_FFd2-In1 ;
  wire \ioports16_1/state_FSM_FFd4-In1 ;
  wire \ioports16_1/_n0394 ;
  wire \DUV/block_192kHz/seqmult_LI_M/_n0111_inv_pack_3 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B<1>_pack_4 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B<3>_pack_6 ;
  wire \DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_R/_n0111_inv_pack_5 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<2> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<0> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<1> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<6> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<4> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B<4>_pack_9 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<5> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<3> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B<5>_pack_7 ;
  wire \DUV/block_192kHz/start_FMout_glue_rst_5433 ;
  wire \DUV/block_192kHz/flag_sine_19_glue_set_5615 ;
  wire \DUV/block_192kHz/flag_sine_19_pack_1 ;
  wire \DUV/block_192kHz/flag_sine_38_glue_set_5685 ;
  wire \DUV/block_192kHz/flag_sine_38_pack_1 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_pack_2 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In ;
  wire \DUV/block_192kHz/flag_ready_19_rstpot_5608 ;
  wire \DUV/block_192kHz/flag_ready_19_pack_1 ;
  wire \DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<8> ;
  wire N45;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<7> ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_pack_2 ;
  wire \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In ;
  wire \DUV/block_192kHz/start_LI_R_rstpot_5749 ;
  wire \DUV/block_192kHz/flag_ready_38_rstpot_5746 ;
  wire \DUV/block_192kHz/flag_ready_38_pack_1 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_H<16>_rt_5813 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_H<17>_rt_5804 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_5843 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16> ;
  wire \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18> ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_5821 ;
  wire \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_5820 ;
  wire \DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<11> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<0> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<12> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<10> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<4> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<9> ;
  wire \testmodlong<5>_rt_6113 ;
  wire \testmodlong<4>_rt_6111 ;
  wire \testmodlong<3>_rt_6104 ;
  wire \testmodlong<2>_rt_6089 ;
  wire Mmult_n0132_Madd_153_rt_6087;
  wire \FMout[23]_testmod[13]_mux_33_OUT<13> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<2> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<1> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<6> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<5> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<3> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<8> ;
  wire \FMout[23]_testmod[13]_mux_33_OUT<7> ;
  wire \LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_244CLK ;
  wire \LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_243CLK ;
  wire \LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_242CLK ;
  wire \LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_241CLK ;
  wire reset_8115;
  wire reset_rstpot_8111;
  wire reset_d_rstpot_8110;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<2> ;
  wire \LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_248CLK ;
  wire \LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_247CLK ;
  wire \LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_246CLK ;
  wire \LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_245CLK ;
  wire N19;
  wire \ioports16_1/state_FSM_FFd6-In1 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12> ;
  wire \LM4550_controler_1/FRAME_OUT[215] ;
  wire \LM4550_controler_1/FRAME_OUT[217] ;
  wire \LM4550_controler_1/FRAME_OUT[219] ;
  wire \LM4550_controler_1/FRAME_OUT[213] ;
  wire \LM4550_controler_1/FRAME_OUT[207] ;
  wire \LM4550_controler_1/FRAME_OUT[209] ;
  wire \LM4550_controler_1/FRAME_OUT[211] ;
  wire \LM4550_controler_1/FRAME_OUT[205] ;
  wire \ioports16_1/state_FSM_FFd14-In ;
  wire \ioports16_1/state_FSM_FFd12_pack_8 ;
  wire \ioports16_1/state_FSM_FFd11-In ;
  wire \ioports16_1/state_FSM_FFd12-In ;
  wire \ioports16_1/state_FSM_FFd10-In ;
  wire \ioports16_1/_n1212_inv ;
  wire \ioports16_1/state_FSM_FFd9-In ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<6> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<7> ;
  wire \uart_1/txdata<7>_pack_9 ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<0> ;
  wire \uart_1/txdata<1>_pack_4 ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<1> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<2> ;
  wire \uart_1/txdata<3>_pack_5 ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<3> ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<5> ;
  wire \uart_1/txdata<5>_pack_7 ;
  wire \uart_1/statetx_txdata[8]_wide_mux_60_OUT<4> ;
  wire \ioports16_1/_n1208_inv ;
  wire \ioports16_1/state[5]_enout_Select_143_o ;
  wire \ioports16_1/_n0443 ;
  wire \ioports16_1/_n0421 ;
  wire \ioports16_1/_n0430 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_H<14>_rt_7251 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_H<15>_rt_7242 ;
  wire \DUV/block_48kHz/_n0052 ;
  wire \uart_1/staterx_rstpot1_7204 ;
  wire \ioports16_1/_n0471[29] ;
  wire \ioports16_1/_n0471[32] ;
  wire \ioports16_1/_n0471[31] ;
  wire \ioports16_1/_n0471[30] ;
  wire \ioports16_1/Mmux__n06642911_pack_2 ;
  wire \DUV/block_48kHz/flag_ready_LmR_7436 ;
  wire \DUV/block_48kHz/flag_ready_LmR_rstpot_7433 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B<2>_pack_4 ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ;
  wire \uart_1/rxready_rstpot_7346 ;
  wire \DUV/block_48kHz/LI_in_LpR<17>_rt_7517 ;
  wire \DUV/block_48kHz/LI_in_LpR<16>_rt_7496 ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_204CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_216CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_203CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_215CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_202CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_214CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_201CLK ;
  wire \LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_213CLK ;
  wire \LM4550_controler_1/IN_SHIFT<215>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<212>_rt_7589 ;
  wire \LM4550_controler_1/IN_SHIFT<214>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<214>_rt_7579 ;
  wire \LM4550_controler_1/IN_SHIFT<213>_rt_7578 ;
  wire \LM4550_controler_1/IN_SHIFT<213>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<215>_rt_7571 ;
  wire \DUV/interpol4x_LpR/r1<0>_rt_7611 ;
  wire \DUV/interpol4x_LpR/r1<2>_rt_7609 ;
  wire \DUV/interpol4x_LpR/r1<1>_rt_7601 ;
  wire \DUV/interpol4x_LpR/r1<3>_rt_7596 ;
  wire \DUV/interpol4x_LpR/r1<4>_rt_7633 ;
  wire \DUV/interpol4x_LpR/r1<6>_rt_7631 ;
  wire \DUV/interpol4x_LpR/r1<5>_rt_7623 ;
  wire \DUV/interpol4x_LpR/r1<7>_rt_7618 ;
  wire \uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B<2>_pack_3 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ;
  wire \DUV/interpol4x_LpR/r1<12>_rt_7677 ;
  wire \DUV/interpol4x_LpR/r1<14>_rt_7675 ;
  wire \DUV/interpol4x_LpR/r1<13>_rt_7667 ;
  wire \DUV/interpol4x_LpR/r1<15>_rt_7662 ;
  wire \uart_1/baudrxcount<2>_pack_4 ;
  wire \uart_1/baudrxcount_2_glue_set_7731 ;
  wire \DUV/interpol4x_LpR/r1<8>_rt_7655 ;
  wire \DUV/interpol4x_LpR/r1<10>_rt_7653 ;
  wire \DUV/interpol4x_LpR/r1<9>_rt_7645 ;
  wire \DUV/interpol4x_LpR/r1<11>_rt_7640 ;
  wire \DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ;
  wire \LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_212CLK ;
  wire \LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_211CLK ;
  wire \LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_210CLK ;
  wire \LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_209CLK ;
  wire \uart_1/baudrxcount_5_glue_set_7854 ;
  wire \uart_1/baudrxcount_4_glue_set_7843 ;
  wire \LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_207CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_206CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_205CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_204CLK ;
  wire \LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_208CLK ;
  wire \LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_207CLK ;
  wire \LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_206CLK ;
  wire \LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_205CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_224CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_220CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_223CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_219CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_222CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_218CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_221CLK ;
  wire \LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_217CLK ;
  wire \LM4550_controler_1/IN_SHIFT<219>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<216>_rt_7883 ;
  wire \LM4550_controler_1/IN_SHIFT<218>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<218>_rt_7873 ;
  wire \LM4550_controler_1/IN_SHIFT<217>_rt_7872 ;
  wire \LM4550_controler_1/IN_SHIFT<217>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<220>_pack_7 ;
  wire \LM4550_controler_1/IN_SHIFT<219>_rt_7865 ;
  wire \LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_228CLK ;
  wire \LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_227CLK ;
  wire \LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_226CLK ;
  wire \LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_225CLK ;
  wire \LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_232CLK ;
  wire \LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_231CLK ;
  wire \LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_230CLK ;
  wire \LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_229CLK ;
  wire \LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_236CLK ;
  wire \LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_235CLK ;
  wire \LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_234CLK ;
  wire \LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_233CLK ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2_pack_6 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1> ;
  wire \uart_1/staterxbc_rstpot_7914 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_H<7>_rt_8065 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_H<6>_rt_8063 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_H<8>_rt_8058 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_H<9>_rt_8056 ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o ;
  wire \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o ;
  wire \LM4550_controler_1/RDY_pack_6 ;
  wire \LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_240CLK ;
  wire \LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_239CLK ;
  wire \LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_238CLK ;
  wire \LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_237CLK ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20> ;
  wire \LM4550_controler_1/OUT_SHIFT<230>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234> ;
  wire \LM4550_controler_1/OUT_SHIFT<54>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237> ;
  wire \LEFT_in<7>_pack_3 ;
  wire \LEFT_in<5>_pack_2 ;
  wire \RIGHT_in<14>_pack_1 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226> ;
  wire \LM4550_controler_1/OUT_SHIFT<225>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225> ;
  wire \LM4550_controler_1/OUT_SHIFT<227>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23> ;
  wire \LM4550_controler_1/OUT_SHIFT<33>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53> ;
  wire \LM4550_controler_1/OUT_SHIFT<221>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22> ;
  wire \LM4550_controler_1/OUT_SHIFT<223>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224> ;
  wire \LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_200CLK ;
  wire \LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_199CLK ;
  wire \LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_198CLK ;
  wire \LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_197CLK ;
  wire \LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_251CLK ;
  wire \LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_250CLK ;
  wire \LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_249CLK ;
  wire \LM4550_controler_1/n0199[19] ;
  wire \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o ;
  wire N17;
  wire \LEFT_in<12>_pack_2 ;
  wire \uart_1/statetx_rstpot1_8753 ;
  wire \uart_1/_n0288_inv_pack_9 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_8634 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16> ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18> ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_8612 ;
  wire \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_8611 ;
  wire \uart_1/starttxbit_glue_set_8722 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_Ai<16>_rt_8671 ;
  wire \DUV/block_48kHz/seqmult_LpR/reg_Ai<17>_rt_8662 ;
  wire \uart_1/Reset_OR_DriverANDClockEnable13 ;
  wire \LM4550_controler_1/DATA_RECEIVED<252>/INV_LM4550_controler_1/DATA_RECEIVED_252CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<252>/INV_LM4550_controler_1/DATA_RECEIVED_251CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_199CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_198CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_197CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_196CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_195CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_194CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_193CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_192CLK ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253> ;
  wire \LM4550_controler_1/OUT_SHIFT<251>_pack_6 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250> ;
  wire \LM4550_controler_1/OUT_SHIFT<253>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254> ;
  wire \LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_196CLK ;
  wire \LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_195CLK ;
  wire \LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_194CLK ;
  wire \LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_193CLK ;
  wire \LM4550_controler_1/n0199[12] ;
  wire \LM4550_controler_1/n0199[15] ;
  wire \LM4550_controler_1/FRAME_OUT[237] ;
  wire \LM4550_controler_1/n0199[17] ;
  wire \LM4550_controler_1/n0199[16] ;
  wire \LM4550_controler_1/FRAME_OUT[235] ;
  wire \LM4550_controler_1/n0199[14] ;
  wire \LM4550_controler_1/n0199[13] ;
  wire \LM4550_controler_1/FRAME_OUT[233] ;
  wire \uart_1/statetxbc_rstpot_8858 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204> ;
  wire \LM4550_controler_1/OUT_SHIFT<200>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205> ;
  wire \LM4550_controler_1/OUT_SHIFT<201>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207> ;
  wire \LM4550_controler_1/OUT_SHIFT<27>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212> ;
  wire \LM4550_controler_1/OUT_SHIFT<28>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216> ;
  wire \LM4550_controler_1/OUT_SHIFT<243>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247> ;
  wire \LM4550_controler_1/OUT_SHIFT<245>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245> ;
  wire \LM4550_controler_1/OUT_SHIFT<247>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT<41>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192> ;
  wire \LM4550_controler_1/OUT_SHIFT<42>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193> ;
  wire \LM4550_controler_1/OUT_SHIFT<43>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195> ;
  wire \LEFT_in<16>_pack_2 ;
  wire \LEFT_in<3>_pack_1 ;
  wire \LM4550_controler_1/OUT_SHIFT<45>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196> ;
  wire \LM4550_controler_1/OUT_SHIFT<46>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197> ;
  wire \LM4550_controler_1/OUT_SHIFT<47>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211> ;
  wire \LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_188CLK ;
  wire \LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_187CLK ;
  wire \LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_186CLK ;
  wire \LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_185CLK ;
  wire \LM4550_controler_1/OUT_SHIFT<38>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188> ;
  wire \LM4550_controler_1/OUT_SHIFT<39>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191> ;
  wire \LEFT_in<16>_rt_9242 ;
  wire \LEFT_in<17>_rt_9233 ;
  wire \LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_187CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_186CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_185CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_184CLK ;
  wire \LM4550_controler_1/DATA_TO_SEND[236] ;
  wire \LM4550_controler_1/FRAME_OUT<237>_rt_9372 ;
  wire \LM4550_controler_1/FRAME_OUT<236>_rt_9370 ;
  wire \LM4550_controler_1/DATA_TO_SEND[237] ;
  wire \LM4550_controler_1/FRAME_OUT<239>_rt_9365 ;
  wire \LM4550_controler_1/FRAME_OUT<251>_rt_9363 ;
  wire \LM4550_controler_1/DATA_TO_SEND[239] ;
  wire \LM4550_controler_1/DATA_TO_SEND[251] ;
  wire \uart_1/baudtxcount_2_glue_set_9331 ;
  wire \uart_1/baudtxcount_4_glue_set_9330 ;
  wire \uart_1/baudtxcount_5_glue_set_9321 ;
  wire \LEFT_in<9>_pack_1 ;
  wire \LM4550_controler_1/DATA_TO_SEND[178] ;
  wire \LM4550_controler_1/FRAME_OUT<179>_rt_9437 ;
  wire \LM4550_controler_1/FRAME_OUT<178>_rt_9435 ;
  wire \LM4550_controler_1/DATA_TO_SEND[179] ;
  wire \LM4550_controler_1/FRAME_OUT<182>_rt_9430 ;
  wire \LM4550_controler_1/FRAME_OUT<183>_rt_9428 ;
  wire \LM4550_controler_1/DATA_TO_SEND[182] ;
  wire \LM4550_controler_1/DATA_TO_SEND[183] ;
  wire \LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_183CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_182CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_179CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_178CLK ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<0> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> ;
  wire \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<16> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<18> ;
  wire \mono_digital_mix[18]_unary_minus_24_OUT<17> ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_176CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_180CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_175CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_179CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_174CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_178CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_173CLK ;
  wire \LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_177CLK ;
  wire \LM4550_controler_1/IN_SHIFT<179>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<176>_rt_10280 ;
  wire \LM4550_controler_1/IN_SHIFT<178>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<178>_rt_10270 ;
  wire \LM4550_controler_1/IN_SHIFT<177>_rt_10269 ;
  wire \LM4550_controler_1/IN_SHIFT<177>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<179>_rt_10262 ;
  wire \LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_184CLK ;
  wire \LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_183CLK ;
  wire \LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_182CLK ;
  wire \LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_181CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_173CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_172CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_171CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_170CLK ;
  wire ld6_OBUF_10293;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162> ;
  wire \LM4550_controler_1/OUT_SHIFT<160>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163> ;
  wire \LM4550_controler_1/OUT_SHIFT<161>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16> ;
  wire \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241> ;
  wire \LM4550_controler_1/OUT_SHIFT<241>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240> ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_177CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_191CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_176CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_190CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_175CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_189CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_174CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_188CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED[190] ;
  wire \LM4550_controler_1/IN_SHIFT<187>_rt_10713 ;
  wire \LM4550_controler_1/DATA_RECEIVED[189] ;
  wire \LM4550_controler_1/IN_SHIFT<189>_rt_10703 ;
  wire \LM4550_controler_1/IN_SHIFT<188>_rt_10702 ;
  wire \LM4550_controler_1/DATA_RECEIVED[188] ;
  wire \LM4550_controler_1/DATA_RECEIVED[191] ;
  wire \LM4550_controler_1/IN_SHIFT<190>_rt_10695 ;
  wire ld2_OBUF_10637;
  wire \LM4550_controler_1/DATA_TO_SEND[162] ;
  wire \LM4550_controler_1/FRAME_OUT<163>_rt_10619 ;
  wire \LM4550_controler_1/FRAME_OUT<162>_rt_10617 ;
  wire \LM4550_controler_1/DATA_TO_SEND[163] ;
  wire \LM4550_controler_1/FRAME_OUT<164>_rt_10612 ;
  wire \LM4550_controler_1/FRAME_OUT<165>_rt_10610 ;
  wire \LM4550_controler_1/DATA_TO_SEND[164] ;
  wire \LM4550_controler_1/DATA_TO_SEND[165] ;
  wire ld4_OBUF_10656;
  wire \RIGHT_in<3>_pack_1 ;
  wire ld0_OBUF_10624;
  wire \LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_165CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_164CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_163CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_162CLK ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62> ;
  wire \LM4550_controler_1/OUT_SHIFT<63>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63> ;
  wire \LM4550_controler_1/OUT_SHIFT<61>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64> ;
  wire \LM4550_controler_1/OUT_SHIFT<65>_pack_12 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66> ;
  wire \LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_172CLK ;
  wire \LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_171CLK ;
  wire \LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_170CLK ;
  wire \LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_169CLK ;
  wire \LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_104CLK ;
  wire \LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_103CLK ;
  wire \LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_102CLK ;
  wire \LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_101CLK ;
  wire \LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_100CLK ;
  wire \LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_99CLK ;
  wire \LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_98CLK ;
  wire \LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_97CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_169CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_168CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_167CLK ;
  wire \LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_166CLK ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25> ;
  wire \LM4550_controler_1/OUT_SHIFT<67>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70> ;
  wire \LM4550_controler_1/OUT_SHIFT<71>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72> ;
  wire \LM4550_controler_1/OUT_SHIFT<73>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74> ;
  wire \LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_96CLK ;
  wire \LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_95CLK ;
  wire \LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_94CLK ;
  wire \LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_93CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_56CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_52CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_55CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_51CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_54CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_50CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_53CLK ;
  wire \LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_49CLK ;
  wire \LM4550_controler_1/IN_SHIFT<51>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<48>_rt_10997 ;
  wire \LM4550_controler_1/IN_SHIFT<50>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<50>_rt_10987 ;
  wire \LM4550_controler_1/IN_SHIFT<49>_rt_10986 ;
  wire \LM4550_controler_1/IN_SHIFT<49>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<52>_pack_7 ;
  wire \LM4550_controler_1/IN_SHIFT<51>_rt_10979 ;
  wire \LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_164CLK ;
  wire \LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_163CLK ;
  wire \LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_162CLK ;
  wire \LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_161CLK ;
  wire \LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_168CLK ;
  wire \LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_167CLK ;
  wire \LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_166CLK ;
  wire \LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_165CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_68CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_76CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_67CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_75CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_66CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_74CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_65CLK ;
  wire \LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_73CLK ;
  wire \LM4550_controler_1/IN_SHIFT<75>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<72>_rt_10974 ;
  wire \LM4550_controler_1/IN_SHIFT<74>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<74>_rt_10964 ;
  wire \LM4550_controler_1/IN_SHIFT<73>_rt_10963 ;
  wire \LM4550_controler_1/IN_SHIFT<73>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<75>_rt_10956 ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_64CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_60CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_63CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_59CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_62CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_58CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_61CLK ;
  wire \LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_57CLK ;
  wire \LM4550_controler_1/IN_SHIFT<59>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<56>_rt_10951 ;
  wire \LM4550_controler_1/IN_SHIFT<58>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<58>_rt_10941 ;
  wire \LM4550_controler_1/IN_SHIFT<57>_rt_10940 ;
  wire \LM4550_controler_1/IN_SHIFT<57>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<60>_pack_7 ;
  wire \LM4550_controler_1/IN_SHIFT<59>_rt_10933 ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_108CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_112CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_107CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_111CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_106CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_110CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_105CLK ;
  wire \LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_109CLK ;
  wire \LM4550_controler_1/IN_SHIFT<111>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<108>_rt_11054 ;
  wire \LM4550_controler_1/IN_SHIFT<110>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<110>_rt_11044 ;
  wire \LM4550_controler_1/IN_SHIFT<109>_rt_11043 ;
  wire \LM4550_controler_1/IN_SHIFT<109>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<111>_rt_11036 ;
  wire \RIGHT_in<5>_pack_1 ;
  wire \LM4550_controler_1/OUT_SHIFT<151>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154> ;
  wire \LM4550_controler_1/OUT_SHIFT<155>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155> ;
  wire \LM4550_controler_1/OUT_SHIFT<153>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156> ;
  wire \LM4550_controler_1/OUT_SHIFT<157>_pack_13 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158> ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_48CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_84CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_47CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_83CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_46CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_82CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_45CLK ;
  wire \LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_81CLK ;
  wire \LM4550_controler_1/IN_SHIFT<83>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<80>_rt_11020 ;
  wire \LM4550_controler_1/IN_SHIFT<82>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<82>_rt_11010 ;
  wire \LM4550_controler_1/IN_SHIFT<81>_rt_11009 ;
  wire \LM4550_controler_1/IN_SHIFT<81>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<83>_rt_11002 ;
  wire \RIGHT_in<7>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_92CLK ;
  wire \LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_91CLK ;
  wire \LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_90CLK ;
  wire \LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_89CLK ;
  wire \LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_116CLK ;
  wire \LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_115CLK ;
  wire \LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_114CLK ;
  wire \LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_113CLK ;
  wire \LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_40CLK ;
  wire \LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_39CLK ;
  wire \LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_38CLK ;
  wire \LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_37CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_44CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_88CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_43CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_87CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_42CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_86CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_41CLK ;
  wire \LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_85CLK ;
  wire \LM4550_controler_1/IN_SHIFT<87>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<84>_rt_11170 ;
  wire \LM4550_controler_1/IN_SHIFT<86>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<86>_rt_11160 ;
  wire \LM4550_controler_1/IN_SHIFT<85>_rt_11159 ;
  wire \LM4550_controler_1/IN_SHIFT<85>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<87>_rt_11152 ;
  wire \LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_120CLK ;
  wire \LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_119CLK ;
  wire \LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_118CLK ;
  wire \LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_117CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_72CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_80CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_71CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_79CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_70CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_78CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_69CLK ;
  wire \LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_77CLK ;
  wire \LM4550_controler_1/IN_SHIFT<79>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<76>_rt_11147 ;
  wire \LM4550_controler_1/IN_SHIFT<78>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<78>_rt_11137 ;
  wire \LM4550_controler_1/IN_SHIFT<77>_rt_11136 ;
  wire \LM4550_controler_1/IN_SHIFT<77>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<79>_rt_11129 ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_36CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_32CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_35CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_31CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_34CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_30CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_33CLK ;
  wire \LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_29CLK ;
  wire \LM4550_controler_1/IN_SHIFT<31>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<28>_rt_11204 ;
  wire \LM4550_controler_1/IN_SHIFT<30>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<30>_rt_11194 ;
  wire \LM4550_controler_1/IN_SHIFT<29>_rt_11193 ;
  wire \LM4550_controler_1/IN_SHIFT<29>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<32>_pack_7 ;
  wire \LM4550_controler_1/IN_SHIFT<31>_rt_11186 ;
  wire \LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_28CLK ;
  wire \LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_27CLK ;
  wire \LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_26CLK ;
  wire \LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_25CLK ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174> ;
  wire \LM4550_controler_1/OUT_SHIFT<30>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175> ;
  wire \LM4550_controler_1/OUT_SHIFT<31>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57> ;
  wire \LM4550_controler_1/OUT_SHIFT<51>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51> ;
  wire \LM4550_controler_1/OUT_SHIFT<50>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184> ;
  wire \LM4550_controler_1/OUT_SHIFT<35>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185> ;
  wire \LM4550_controler_1/OUT_SHIFT<36>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187> ;
  wire \LM4550_controler_1/POSEDGE_SYNC_inv ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173> ;
  wire \LM4550_controler_1/count_reg<29>_rt_10154 ;
  wire \LM4550_controler_1/count_reg<28>_rt_10151 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28> ;
  wire \LM4550_controler_1/count_reg<31>_rt_10144 ;
  wire \LM4550_controler_1/count_reg<30>_rt_10139 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29> ;
  wire \LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_192CLK ;
  wire \LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_191CLK ;
  wire \LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_190CLK ;
  wire \LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_189CLK ;
  wire \LM4550_controler_1/NEGEDGE_SYNC_REGISTER ;
  wire \RIGHT_in<9>_pack_1 ;
  wire \LM4550_controler_1/count_reg<25>_rt_10127 ;
  wire \LM4550_controler_1/count_reg<24>_rt_10124 ;
  wire \LM4550_controler_1/count_reg<26>_rt_10122 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26> ;
  wire \LM4550_controler_1/count_reg<27>_rt_10116 ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25> ;
  wire \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27> ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_124CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_12CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_123CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_11CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_122CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_10CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_121CLK ;
  wire \LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_9CLK ;
  wire \LM4550_controler_1/IN_SHIFT<11>_pack_5 ;
  wire \LM4550_controler_1/IN_SHIFT<8>_rt_11353 ;
  wire \LM4550_controler_1/IN_SHIFT<10>_pack_3 ;
  wire \LM4550_controler_1/IN_SHIFT<10>_rt_11343 ;
  wire \LM4550_controler_1/IN_SHIFT<9>_rt_11342 ;
  wire \LM4550_controler_1/IN_SHIFT<9>_pack_1 ;
  wire \LM4550_controler_1/IN_SHIFT<11>_rt_11335 ;
  wire \LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<0> ;
  wire \LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<1> ;
  wire \LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_24CLK ;
  wire \LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_23CLK ;
  wire \LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_22CLK ;
  wire \LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_21CLK ;
  wire \LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_16CLK ;
  wire \LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_15CLK ;
  wire \LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_14CLK ;
  wire \LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_13CLK ;
  wire \LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_20CLK ;
  wire \LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_19CLK ;
  wire \LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_18CLK ;
  wire \LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_17CLK ;
  wire \LM4550_controler_1/OUT_SHIFT<143>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146> ;
  wire \LM4550_controler_1/OUT_SHIFT<147>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147> ;
  wire \LM4550_controler_1/OUT_SHIFT<145>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150> ;
  wire \LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_128CLK ;
  wire \LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_127CLK ;
  wire \LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_126CLK ;
  wire \LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_125CLK ;
  wire \LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_132CLK ;
  wire \LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_131CLK ;
  wire \LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_130CLK ;
  wire \LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_129CLK ;
  wire \LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_136CLK ;
  wire \LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_135CLK ;
  wire \LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_134CLK ;
  wire \LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_133CLK ;
  wire \LM4550_controler_1/OUT_SHIFT<83>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86> ;
  wire \LM4550_controler_1/OUT_SHIFT<87>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87> ;
  wire \LM4550_controler_1/OUT_SHIFT<85>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89> ;
  wire \LM4550_controler_1/OUT_SHIFT<75>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8> ;
  wire \LM4550_controler_1/OUT_SHIFT<77>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80> ;
  wire \LM4550_controler_1/OUT_SHIFT<81>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169> ;
  wire \LM4550_controler_1/OUT_SHIFT<135>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14> ;
  wire \LM4550_controler_1/OUT_SHIFT<137>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140> ;
  wire \LM4550_controler_1/OUT_SHIFT<141>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142> ;
  wire \LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_144CLK ;
  wire \LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_143CLK ;
  wire \LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_142CLK ;
  wire \LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_141CLK ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92> ;
  wire \LM4550_controler_1/OUT_SHIFT<93>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93> ;
  wire \LM4550_controler_1/OUT_SHIFT<91>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94> ;
  wire \LM4550_controler_1/OUT_SHIFT<95>_pack_12 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96> ;
  wire \LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_4CLK ;
  wire \LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_3CLK ;
  wire \LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_2CLK ;
  wire \LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_1CLK ;
  wire \LM4550_controler_1/count<11>_rt_11624 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8> ;
  wire \LM4550_controler_1/count<9>_rt_11616 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10> ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11> ;
  wire \LM4550_controler_1/count<10>_rt_11611 ;
  wire \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9> ;
  wire \LM4550_controler_1/count<8>_rt_11604 ;
  wire \LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_8CLK ;
  wire \LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_7CLK ;
  wire \LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_6CLK ;
  wire \LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_5CLK ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<0> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<9> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<3> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<4> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<29> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<2> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<6> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<5> ;
  wire \LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_160CLK ;
  wire \LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_159CLK ;
  wire \LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_158CLK ;
  wire \LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_157CLK ;
  wire \LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_156CLK ;
  wire \LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_155CLK ;
  wire \LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_154CLK ;
  wire \LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_153CLK ;
  wire \LM4550_controler_1/OUT_SHIFT<103>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106> ;
  wire \LM4550_controler_1/OUT_SHIFT<107>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107> ;
  wire \LM4550_controler_1/OUT_SHIFT<105>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122> ;
  wire \LM4550_controler_1/OUT_SHIFT<123>_pack_10 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123> ;
  wire \LM4550_controler_1/OUT_SHIFT<121>_pack_8 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124> ;
  wire \LM4550_controler_1/OUT_SHIFT<125>_pack_12 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126> ;
  wire \LM4550_controler_1/_n0298_inv_pack_2 ;
  wire \LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_140CLK ;
  wire \LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_139CLK ;
  wire \LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_138CLK ;
  wire \LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_137CLK ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<31> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<30> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<23> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<24> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<26> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<25> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<27> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<28> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<15> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<14> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<7> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<8> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<11> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<10> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<12> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<13> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<22> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<21> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<16> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<17> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<19> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<18> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<1> ;
  wire \LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<20> ;
  wire \LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_152CLK ;
  wire \LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_151CLK ;
  wire \LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_150CLK ;
  wire \LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_149CLK ;
  wire \LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_148CLK ;
  wire \LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_147CLK ;
  wire \LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_146CLK ;
  wire \LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_145CLK ;
  wire \LM4550_controler_1/OUT_SHIFT<127>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130> ;
  wire \LM4550_controler_1/OUT_SHIFT<131>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132> ;
  wire \LM4550_controler_1/OUT_SHIFT<133>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134> ;
  wire \LM4550_controler_1/OUT_SHIFT<111>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114> ;
  wire \LM4550_controler_1/OUT_SHIFT<115>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115> ;
  wire \LM4550_controler_1/OUT_SHIFT<113>_pack_9 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116> ;
  wire \LM4550_controler_1/OUT_SHIFT<117>_pack_13 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98> ;
  wire \LM4550_controler_1/OUT_SHIFT<97>_pack_7 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97> ;
  wire \LM4550_controler_1/OUT_SHIFT<101>_pack_11 ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101> ;
  wire \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_18/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_16/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_3/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_2/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_1/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_0/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_10/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_9/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_12/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_17/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_0/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_11/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_10/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_9/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_8/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_15/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_14/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_13/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_12/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_7/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_6/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_5/CLK ;
  wire \NlwBufferSignal_dds_test_signal/phasereg_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKA ;
  wire \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKB ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_3/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_6/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_5/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_4/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_11/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_10/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_14/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_13/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_0/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_3/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_2/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_1/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_0/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_7/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_6/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_5/CLK ;
  wire \NlwBufferSignal_clken48k192k/clkdivcount_4/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_19/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_18/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_17/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/accum_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_4/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_11/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_10/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_9/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_8/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_13/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_12/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_7/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_6/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_3/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_2/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<1> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<2> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<3> ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_1/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_0/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_3/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_1/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_19/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_18/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_15/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_0/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_19/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_18/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<0> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<1> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<2> ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_17/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_16/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_11/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_10/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<0> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<1> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<2> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<3> ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_9/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_3/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_15/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_14/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<0> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<1> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<2> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<3> ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_13/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_12/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_7/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_6/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<0> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<1> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<2> ;
  wire \NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<3> ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_5/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/phasereg_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_15/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_19/phase_17/CLK ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<3> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<3> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_cy<7>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_cy<7>/DI<3> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<3> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd4_cy<13>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_3/CLK ;
  wire \NlwBufferSignal_Madd_n0162_cy<18>/DI<0> ;
  wire \NlwBufferSignal_Madd_n0162_cy<18>/DI<1> ;
  wire \NlwBufferSignal_Madd_n0162_cy<18>/DI<2> ;
  wire \NlwBufferSignal_uart_1/bittxcount_3/CLK ;
  wire \NlwBufferSignal_uart_1/bittxcount_2/CLK ;
  wire \NlwBufferSignal_uart_1/bittxcount_1/CLK ;
  wire \NlwBufferSignal_uart_1/bittxcount_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_0/CLK ;
  wire \NlwBufferSignal_testmodlong_3/CLK ;
  wire \NlwBufferSignal_testmodlong_2/CLK ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<3> ;
  wire \NlwBufferSignal_testmodlong_7/CLK ;
  wire \NlwBufferSignal_testmodlong_6/CLK ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<3> ;
  wire \NlwBufferSignal_testmodlong_5/CLK ;
  wire \NlwBufferSignal_testmodlong_4/CLK ;
  wire \NlwBufferSignal_testmodlong_11/CLK ;
  wire \NlwBufferSignal_testmodlong_10/CLK ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<2> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<3> ;
  wire \NlwBufferSignal_testmodlong_9/CLK ;
  wire \NlwBufferSignal_testmodlong_8/CLK ;
  wire \NlwBufferSignal_Madd_n0162_cy<15>/DI<0> ;
  wire \NlwBufferSignal_Madd_n0162_cy<15>/DI<1> ;
  wire \NlwBufferSignal_Madd_n0162_cy<15>/DI<2> ;
  wire \NlwBufferSignal_Madd_n0162_cy<15>/DI<3> ;
  wire \NlwBufferSignal_Madd_n0162_cy<7>/DI<0> ;
  wire \NlwBufferSignal_Madd_n0162_cy<7>/DI<1> ;
  wire \NlwBufferSignal_Madd_n0162_cy<7>/DI<2> ;
  wire \NlwBufferSignal_Madd_n0162_cy<7>/DI<3> ;
  wire \NlwBufferSignal_Madd_n0162_cy<11>/DI<0> ;
  wire \NlwBufferSignal_Madd_n0162_cy<11>/DI<1> ;
  wire \NlwBufferSignal_Madd_n0162_cy<11>/DI<2> ;
  wire \NlwBufferSignal_Madd_n0162_cy<11>/DI<3> ;
  wire \NlwBufferSignal_Madd_n0162_cy<3>/DI<0> ;
  wire \NlwBufferSignal_Madd_n0162_cy<3>/DI<1> ;
  wire \NlwBufferSignal_Madd_n0162_cy<3>/DI<2> ;
  wire \NlwBufferSignal_Madd_n0162_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_6/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_5/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_4/CLK ;
  wire \NlwBufferSignal_uart_1/bitrxcount_3/CLK ;
  wire \NlwBufferSignal_uart_1/bitrxcount_2/CLK ;
  wire \NlwBufferSignal_uart_1/bitrxcount_1/CLK ;
  wire \NlwBufferSignal_uart_1/bitrxcount_0/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_13/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_12/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_3/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_19/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_18/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_17/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_16/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_11/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_10/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_8/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_14/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_13/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/accum_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_1/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_3/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_1/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<3> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<2> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<3> ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/dds_38/phase_13/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_11/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_10/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_9/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_8/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_7/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_6/CLK ;
  wire \NlwBufferSignal_PMOD4_OBUF/I ;
  wire \NlwBufferSignal_SYNC_OBUF/I ;
  wire \NlwBufferSignal_PMOD9_OBUF/I ;
  wire \NlwBufferSignal_PMOD7_OBUF/I ;
  wire \NlwBufferSignal_SDATA_OUT_OBUF/I ;
  wire \NlwBufferSignal_VHDC9N_OBUF/I ;
  wire \NlwBufferSignal_VHDC9P_OBUF/I ;
  wire \NlwBufferSignal_PMOD10_OBUF/I ;
  wire \NlwBufferSignal_VHDC8N_OBUF/I ;
  wire \NlwBufferSignal_VHDC8P_OBUF/I ;
  wire \NlwBufferSignal_PMOD1_OBUF/I ;
  wire \NlwBufferSignal_VHDC7N_OBUF/I ;
  wire \NlwBufferSignal_PMOD2_OBUF/I ;
  wire \NlwBufferSignal_PMOD3_OBUF/I ;
  wire \NlwBufferSignal_PMOD8_OBUF/I ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_0/CLK ;
  wire \NlwBufferSignal_ld1_OBUF/I ;
  wire \NlwBufferSignal_ld2_OBUF/I ;
  wire \NlwBufferSignal_ld4_OBUF/I ;
  wire \NlwBufferSignal_ld3_OBUF/I ;
  wire \NlwBufferSignal_tx_OBUF/I ;
  wire \NlwBufferSignal_ld0_OBUF/I ;
  wire \NlwBufferSignal_ld5_OBUF/I ;
  wire \NlwBufferSignal_ld7_OBUF/I ;
  wire \NlwBufferSignal_ld6_OBUF/I ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/flag_ready_FMout/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_4/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/IN ;
  wire \NlwBufferSignal_VHDC13N_OBUF/I ;
  wire \NlwBufferSignal_VHDC12P_OBUF/I ;
  wire \NlwBufferSignal_VHDC12N_OBUF/I ;
  wire \NlwBufferSignal_VHDC15N_OBUF/I ;
  wire \NlwBufferSignal_VHDC15P_OBUF/I ;
  wire \NlwBufferSignal_VHDC11N_OBUF/I ;
  wire \NlwBufferSignal_VHDC14P_OBUF/I ;
  wire \NlwBufferSignal_VHDC14N_OBUF/I ;
  wire \NlwBufferSignal_VHDC17N_OBUF/I ;
  wire \NlwBufferSignal_VHDC17P_OBUF/I ;
  wire \NlwBufferSignal_VHDC19N_OBUF/I ;
  wire \NlwBufferSignal_VHDC10N_OBUF/I ;
  wire \NlwBufferSignal_VHDC18P_OBUF/I ;
  wire \NlwBufferSignal_VHDC18N_OBUF/I ;
  wire \NlwBufferSignal_VHDC10P_OBUF/I ;
  wire \NlwBufferSignal_VHDC13P_OBUF/I ;
  wire \NlwBufferSignal_VHDC16P_OBUF/I ;
  wire \NlwBufferSignal_VHDC16N_OBUF/I ;
  wire \NlwBufferSignal_VHDC11P_OBUF/I ;
  wire \NlwBufferSignal_VHDC20P_OBUF/I ;
  wire \NlwBufferSignal_VHDC20N_OBUF/I ;
  wire \NlwBufferSignal_FMout_r_16/CLK ;
  wire \NlwBufferSignal_FMout_r_16/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC/IN ;
  wire \NlwBufferSignal_FMout_r_18/CLK ;
  wire \NlwBufferSignal_FMout_r_18/IN ;
  wire \NlwBufferSignal_FMout_r_19/CLK ;
  wire \NlwBufferSignal_FMout_r_19/IN ;
  wire \NlwBufferSignal_PMOD3/CLK ;
  wire \NlwBufferSignal_PMOD3/IN ;
  wire \NlwBufferSignal_uart_1/rx1/CLK ;
  wire \NlwBufferSignal_PMOD2/CLK ;
  wire \NlwBufferSignal_PMOD2/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_0/CLK ;
  wire \NlwBufferSignal_ProtoComp135.D2OFFBYP_SRC/INA ;
  wire \NlwBufferSignal_FMout_r_21/CLK ;
  wire \NlwBufferSignal_FMout_r_21/IN ;
  wire \NlwBufferSignal_FMout_r_20/CLK ;
  wire \NlwBufferSignal_FMout_r_20/IN ;
  wire \NlwBufferSignal_FMout_r_0/CLK ;
  wire \NlwBufferSignal_FMout_r_0/IN ;
  wire \NlwBufferSignal_clken192kHz/CLK ;
  wire \NlwBufferSignal_clken192kHz/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_255/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_255/IN ;
  wire \NlwBufferSignal_PMOD7/CLK ;
  wire \NlwBufferSignal_PMOD7/IN ;
  wire \NlwBufferSignal_FMout_r_1/CLK ;
  wire \NlwBufferSignal_FMout_r_1/IN ;
  wire \NlwBufferSignal_VHDC19P_OBUF/I ;
  wire \NlwBufferSignal_FMout_r_14/CLK ;
  wire \NlwBufferSignal_FMout_r_14/IN ;
  wire \NlwBufferSignal_PMOD1/CLK ;
  wire \NlwBufferSignal_PMOD1/IN ;
  wire \NlwBufferSignal_FMout_r_23/CLK ;
  wire \NlwBufferSignal_FMout_r_23/IN ;
  wire \NlwBufferSignal_FMout_r_17/CLK ;
  wire \NlwBufferSignal_FMout_r_17/IN ;
  wire \NlwBufferSignal_FMout_r_12/CLK ;
  wire \NlwBufferSignal_FMout_r_12/IN ;
  wire \NlwBufferSignal_uart_1/tx/CLK ;
  wire \NlwBufferSignal_uart_1/tx/IN ;
  wire \NlwBufferSignal_PMOD8/CLK ;
  wire \NlwBufferSignal_PMOD8/IN ;
  wire \NlwBufferSignal_PMOD9/CLK ;
  wire \NlwBufferSignal_PMOD9/IN ;
  wire \NlwBufferSignal_clken48kHz/CLK ;
  wire \NlwBufferSignal_clken48kHz/IN ;
  wire \NlwBufferSignal_FMout_r_22/CLK ;
  wire \NlwBufferSignal_FMout_r_22/IN ;
  wire \NlwBufferSignal_DACclock/CLK ;
  wire \NlwBufferSignal_DACclock/IN ;
  wire \NlwBufferSignal_PMOD10/CLK ;
  wire \NlwBufferSignal_PMOD10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_4/IN ;
  wire \NlwBufferSignal_FMout_r_15/CLK ;
  wire \NlwBufferSignal_FMout_r_15/IN ;
  wire \NlwBufferSignal_clk98Mbuf/IN ;
  wire \NlwBufferSignal_clock_bit2x_1/clkout1_buf/IN ;
  wire \NlwBufferSignal_SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I ;
  wire \NlwBufferSignal_FMout_r_6/CLK ;
  wire \NlwBufferSignal_FMout_r_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_0/IN ;
  wire \NlwBufferSignal_FMout_r_9/CLK ;
  wire \NlwBufferSignal_FMout_r_9/IN ;
  wire \NlwBufferSignal_FMout_r_11/CLK ;
  wire \NlwBufferSignal_FMout_r_11/IN ;
  wire \NlwBufferSignal_FMout_r_4/CLK ;
  wire \NlwBufferSignal_FMout_r_4/IN ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_7/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_6/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_5/CLK ;
  wire \NlwBufferSignal_FMout_r_2/CLK ;
  wire \NlwBufferSignal_FMout_r_2/IN ;
  wire \NlwBufferSignal_SP6_BUFIO_INSERT_ML_BUFIO2_0/I ;
  wire \NlwBufferSignal_FMout_r_3/CLK ;
  wire \NlwBufferSignal_FMout_r_3/IN ;
  wire \NlwBufferSignal_FMout_r_5/CLK ;
  wire \NlwBufferSignal_FMout_r_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_4/CLK ;
  wire \NlwBufferSignal_FMout_r_10/CLK ;
  wire \NlwBufferSignal_FMout_r_10/IN ;
  wire \NlwBufferSignal_FMout_r_7/CLK ;
  wire \NlwBufferSignal_FMout_r_7/IN ;
  wire \NlwBufferSignal_FMout_r_13/CLK ;
  wire \NlwBufferSignal_FMout_r_13/IN ;
  wire \NlwBufferSignal_DACclock_1/CLK ;
  wire \NlwBufferSignal_clock_bit2x_1/clkout3_buf/IN ;
  wire \NlwBufferSignal_FMout_r_8/CLK ;
  wire \NlwBufferSignal_FMout_r_8/IN ;
  wire \NlwBufferSignal_dataDAC_6/CLK ;
  wire \NlwBufferSignal_dataDAC_5/CLK ;
  wire \NlwBufferSignal_dataDAC_5/IN ;
  wire \NlwBufferSignal_dataDAC_4/CLK ;
  wire \NlwBufferSignal_dataDAC_4/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_0/IN ;
  wire \NlwBufferSignal_dataDAC_3/CLK ;
  wire \NlwBufferSignal_dataDAC_3/IN ;
  wire \NlwBufferSignal_dataDAC_2/CLK ;
  wire \NlwBufferSignal_dataDAC_2/IN ;
  wire \NlwBufferSignal_dataDAC_1/CLK ;
  wire \NlwBufferSignal_dataDAC_1/IN ;
  wire \NlwBufferSignal_dataDAC_0/CLK ;
  wire \NlwBufferSignal_dataDAC_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/start_LI_M/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_15/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_14/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_14/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_14/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_13/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_13/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_13/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_12/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_12/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_12/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte2_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte2_3/IN ;
  wire \NlwBufferSignal_ioports16_1/byte2_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte2_2/IN ;
  wire \NlwBufferSignal_ioports16_1/byte2_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte2_1/IN ;
  wire \NlwBufferSignal_ioports16_1/byte2_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte2_0/IN ;
  wire \NlwBufferSignal_testmod_7/CLK ;
  wire \NlwBufferSignal_testmod_7/IN ;
  wire \NlwBufferSignal_testmod_6/CLK ;
  wire \NlwBufferSignal_testmod_6/IN ;
  wire \NlwBufferSignal_testmod_5/CLK ;
  wire \NlwBufferSignal_testmod_5/IN ;
  wire \NlwBufferSignal_testmod_4/CLK ;
  wire \NlwBufferSignal_testmod_4/IN ;
  wire \NlwBufferSignal_testmod_11/CLK ;
  wire \NlwBufferSignal_testmod_11/IN ;
  wire \NlwBufferSignal_testmod_10/CLK ;
  wire \NlwBufferSignal_testmod_10/IN ;
  wire \NlwBufferSignal_testmod_9/CLK ;
  wire \NlwBufferSignal_testmod_9/IN ;
  wire \NlwBufferSignal_testmod_13/CLK ;
  wire \NlwBufferSignal_testmod_8/CLK ;
  wire \NlwBufferSignal_testmod_8/IN ;
  wire \NlwBufferSignal_testmod_12/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd7/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_8/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_7/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_16/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_6/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_4/CLK ;
  wire \NlwBufferSignal_ioports16_1/dataout_6/CLK ;
  wire \NlwBufferSignal_ioports16_1/dataout_4/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_14/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_13/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_12/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_11/CLK ;
  wire \NlwBufferSignal_ioports16_1/outc_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/outc_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/outc_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/outc_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_18/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_17/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_16/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_15/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_19/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_20/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_17/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_18/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_10/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_9/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_8/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_7/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_6/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_6/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_6/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_5/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_5/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_5/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_4/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_4/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_4/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd8/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd8/IN ;
  wire \NlwBufferSignal_clken48kHz_1/CLK ;
  wire \NlwBufferSignal_clken192kHz_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_3/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_3/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_3/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_2/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_1/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_0/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd3/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd3/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_17/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_17/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_17/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_16/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_16/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_16/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_11/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_11/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_11/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_10/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_10/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_10/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_9/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_8/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r1_8/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LmR/r2_8/CLK ;
  wire \NlwBufferSignal_uart_1/dout_7/CLK ;
  wire \NlwBufferSignal_uart_1/dout_7/IN ;
  wire \NlwBufferSignal_uart_1/dout_6/CLK ;
  wire \NlwBufferSignal_uart_1/dout_6/IN ;
  wire \NlwBufferSignal_uart_1/dout_5/CLK ;
  wire \NlwBufferSignal_uart_1/dout_5/IN ;
  wire \NlwBufferSignal_uart_1/dout_4/CLK ;
  wire \NlwBufferSignal_uart_1/dout_4/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_7/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_7/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_6/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_6/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_5/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_4/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_4/IN ;
  wire \NlwBufferSignal_ioports16_1/dataout_7/CLK ;
  wire \NlwBufferSignal_ioports16_1/dataout_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_7/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_6/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_4/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd13/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd15/CLK ;
  wire \NlwBufferSignal_ioports16_1/dataout_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/dataout_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd4/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd5/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd5/IN ;
  wire \NlwBufferSignal_ioports16_1/out9_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/out9_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_4/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/start_FMout/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_4/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_3/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_2/CLK ;
  wire \NlwBufferSignal_dds_carrier_1/outsine_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/flag_sine_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_11/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_9/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_8/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/flag_sine_38/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/flag_ready_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_23/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_23/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_22/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_22/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_21/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_21/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_20/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_20/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_17/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_16/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_19/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_18/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_18/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_17/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_16/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/start_LI_R/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_11/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_9/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_8/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_4/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/flag_ready_38/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_9/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_8/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_11/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_11/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_9/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_8/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_19/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_18/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_18/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_17/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_16/IN ;
  wire \NlwBufferSignal_ioports16_1/out8_19/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_4/IN ;
  wire \NlwBufferSignal_datamod_12/CLK ;
  wire \NlwBufferSignal_datamod_11/CLK ;
  wire \NlwBufferSignal_datamod_10/CLK ;
  wire \NlwBufferSignal_datamod_0/CLK ;
  wire \NlwBufferSignal_datamod_9/CLK ;
  wire \NlwBufferSignal_datamod_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_23/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_23/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_22/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_22/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_21/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_21/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_20/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/FMout_20/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/IN ;
  wire \NlwBufferSignal_testmodlong_15/CLK ;
  wire \NlwBufferSignal_testmod_0/CLK ;
  wire \NlwBufferSignal_testmodlong_14/CLK ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<0> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<1> ;
  wire \NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<2> ;
  wire \NlwBufferSignal_testmod_1/CLK ;
  wire \NlwBufferSignal_testmodlong_13/CLK ;
  wire \NlwBufferSignal_testmod_2/CLK ;
  wire \NlwBufferSignal_testmodlong_12/CLK ;
  wire \NlwBufferSignal_testmod_3/CLK ;
  wire \NlwBufferSignal_datamod_8/CLK ;
  wire \NlwBufferSignal_datamod_7/CLK ;
  wire \NlwBufferSignal_datamod_6/CLK ;
  wire \NlwBufferSignal_datamod_5/CLK ;
  wire \NlwBufferSignal_datamod_3/CLK ;
  wire \NlwBufferSignal_datamod_2/CLK ;
  wire \NlwBufferSignal_datamod_1/CLK ;
  wire \NlwBufferSignal_datamod_13/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_17/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_17/IN ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_16/CLK ;
  wire \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_16/IN ;
  wire \NlwBufferSignal_ioports16_1/out8_6/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_4/CLK ;
  wire \NlwBufferSignal_ioports16_1/out8_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_244/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_244/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_243/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_243/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_242/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_242/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_241/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_241/IN ;
  wire \NlwBufferSignal_reset_d/CLK ;
  wire \NlwBufferSignal_reset/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/REGID_REG_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/REGID_REG_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/REGID_REG_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_248/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_248/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_247/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_247/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_246/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_246/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_245/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_245/IN ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd6/CLK ;
  wire \NlwBufferSignal_ioports16_1/out3_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/out3_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_11/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_10/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_9/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_8/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_3/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_2/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_1/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_REG_0/IN ;
  wire \NlwBufferSignal_ioports16_1/out2_7/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_6/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_5/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_15/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_14/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_13/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_12/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_218/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_219/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_216/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_217/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_214/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_215/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_212/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_213/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_210/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_211/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_208/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_209/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_206/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_207/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_204/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_205/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd14/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd11/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd12/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd10/CLK ;
  wire \NlwBufferSignal_ioports16_1/state_FSM_FFd9/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_6/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_7/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_4/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_5/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_2/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_3/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_0/CLK ;
  wire \NlwBufferSignal_uart_1/txdata_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_3/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_2/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_1/IN ;
  wire \NlwBufferSignal_ioports16_1/byte1_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/byte1_0/IN ;
  wire \NlwBufferSignal_ioports16_1/enout/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_8/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_8/IN ;
  wire \NlwBufferSignal_uart_1/rxdata_7/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_7/IN ;
  wire \NlwBufferSignal_uart_1/rxdata_6/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_6/IN ;
  wire \NlwBufferSignal_uart_1/rxdata_5/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_5/IN ;
  wire \NlwBufferSignal_ioports16_1/dataout_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/dataout_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/address_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/address_3/IN ;
  wire \NlwBufferSignal_ioports16_1/address_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/address_2/IN ;
  wire \NlwBufferSignal_ioports16_1/address_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/address_1/IN ;
  wire \NlwBufferSignal_ioports16_1/address_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/address_0/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_15/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_15/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_14/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_13/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_12/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_3/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_2/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_1/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATUS_REG_0/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_11/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_10/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_9/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_8/IN ;
  wire \NlwBufferSignal_uart_1/staterx/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_7/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_6/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_5/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_4/IN ;
  wire \NlwBufferSignal_ioports16_1/datatoout_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/datatoout_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/outb_3/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_4/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_4/IN ;
  wire \NlwBufferSignal_uart_1/rxdata_3/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_3/IN ;
  wire \NlwBufferSignal_uart_1/rxdata_2/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_2/IN ;
  wire \NlwBufferSignal_uart_1/rxdata_1/CLK ;
  wire \NlwBufferSignal_uart_1/rxdata_1/IN ;
  wire \NlwBufferSignal_uart_1/txdata_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/flag_ready_LmR/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_0/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_5/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_1/CLK ;
  wire \NlwBufferSignal_uart_1/rxready/CLK ;
  wire \NlwBufferSignal_ioports16_1/outf_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/outf_0/CLK ;
  wire \NlwBufferSignal_uart_1/dout_3/CLK ;
  wire \NlwBufferSignal_uart_1/dout_3/IN ;
  wire \NlwBufferSignal_uart_1/dout_2/CLK ;
  wire \NlwBufferSignal_uart_1/dout_2/IN ;
  wire \NlwBufferSignal_uart_1/dout_1/CLK ;
  wire \NlwBufferSignal_uart_1/dout_1/IN ;
  wire \NlwBufferSignal_uart_1/dout_0/CLK ;
  wire \NlwBufferSignal_uart_1/dout_0/IN ;
  wire \NlwBufferSignal_dds_test_signal/outsine_7/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_6/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_4/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_0/CLK ;
  wire \NlwBufferSignal_ioports16_1/outb_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/outb_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/outb_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_207/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_207/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_206/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_206/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_205/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_205/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_204/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_204/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_3/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_1/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_0/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_17/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_17/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_16/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_16/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<0> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<1> ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_17/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_16/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_11/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_10/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_9/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_8/CLK ;
  wire \NlwBufferSignal_ioports16_1/outa_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/outa_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/outa_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/outa_0/CLK ;
  wire \NlwBufferSignal_dds_test_signal/outsine_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_204/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_204/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_216/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_203/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_203/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_215/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_202/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_202/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_214/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_201/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_201/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_213/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_3/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_3/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_3/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_2/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_1/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_1/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_0/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_7/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_7/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_6/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_6/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_6/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_5/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_5/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_5/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_4/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_4/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_0/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_15/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_15/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_14/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_14/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_14/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_13/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_13/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_13/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_12/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_12/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_12/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_2/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_11/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_11/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_11/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_10/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_10/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_10/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_9/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_9/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_8/CLK ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r1_8/IN ;
  wire \NlwBufferSignal_DUV/interpol4x_LpR/r2_8/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_15/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_14/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_13/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_12/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_212/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_212/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_211/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_211/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_210/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_210/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_209/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_209/IN ;
  wire \NlwBufferSignal_uart_1/baudrxcount_5/CLK ;
  wire \NlwBufferSignal_uart_1/baudrxcount_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_3/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_1/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_0/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_207/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_207/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_206/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_206/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_205/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_205/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_204/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_204/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_208/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_208/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_207/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_207/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_206/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_206/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_205/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_205/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_224/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_224/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_220/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_223/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_223/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_219/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_222/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_222/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_218/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_221/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_221/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_217/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_228/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_228/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_227/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_227/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_226/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_226/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_225/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_225/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_232/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_232/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_231/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_231/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_230/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_230/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_229/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_229/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_236/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_236/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_235/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_235/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_234/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_234/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_233/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_233/IN ;
  wire \NlwBufferSignal_ioports16_1/out3_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/out3_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/out3_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/out3_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_7/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_6/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DIN_REG_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/REGID_REG_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/REGID_REG_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/REGID_REG_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_15/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_15/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_14/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_13/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_12/IN ;
  wire \NlwBufferSignal_uart_1/staterxbc/CLK ;
  wire \NlwBufferSignal_uart_1/rx3/CLK ;
  wire \NlwBufferSignal_uart_1/rx3/IN ;
  wire \NlwBufferSignal_uart_1/rx2/CLK ;
  wire \NlwBufferSignal_uart_1/rx2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_7/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_6/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_5/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_4/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_8/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/RDY/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/VALID_REGISTER_DATA/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_240/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_240/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_239/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_239/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_238/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_238/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_237/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_237/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_17/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_16/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_23/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_22/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_21/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_20/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_191/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_191/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_190/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_190/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_189/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_189/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_188/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_188/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_183/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_183/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_182/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_179/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_178/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_178/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_237/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_55/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_236/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_54/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_234/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_231/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_233/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_230/CLK ;
  wire \NlwBufferSignal_rightins_3/CLK ;
  wire \NlwBufferSignal_rightins_3/IN ;
  wire \NlwBufferSignal_rightins_2/CLK ;
  wire \NlwBufferSignal_rightins_2/IN ;
  wire \NlwBufferSignal_rightins_1/CLK ;
  wire \NlwBufferSignal_rightins_1/IN ;
  wire \NlwBufferSignal_rightins_0/CLK ;
  wire \NlwBufferSignal_rightins_11/CLK ;
  wire \NlwBufferSignal_rightins_10/CLK ;
  wire \NlwBufferSignal_rightins_10/IN ;
  wire \NlwBufferSignal_rightins_9/CLK ;
  wire \NlwBufferSignal_rightins_9/IN ;
  wire \NlwBufferSignal_rightins_8/CLK ;
  wire \NlwBufferSignal_rightins_8/IN ;
  wire \NlwBufferSignal_leftins_7/CLK ;
  wire \NlwBufferSignal_leftins_7/IN ;
  wire \NlwBufferSignal_leftins_6/CLK ;
  wire \NlwBufferSignal_leftins_5/CLK ;
  wire \NlwBufferSignal_leftins_5/IN ;
  wire \NlwBufferSignal_leftins_4/CLK ;
  wire \NlwBufferSignal_rightins_15/CLK ;
  wire \NlwBufferSignal_rightins_15/IN ;
  wire \NlwBufferSignal_rightins_14/CLK ;
  wire \NlwBufferSignal_rightins_14/IN ;
  wire \NlwBufferSignal_rightins_13/CLK ;
  wire \NlwBufferSignal_rightins_12/CLK ;
  wire \NlwBufferSignal_rightins_12/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER_READY/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER_READY/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_232/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_23/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_229/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_215/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_228/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_227/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_226/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_225/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_183/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_180/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_182/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_18/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_179/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_34/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_178/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_33/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_224/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_223/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_222/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_221/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_220/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_22/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_219/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_53/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_11/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_10/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_9/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_8/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_211/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_211/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_210/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_210/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_209/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_209/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_208/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_208/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_207/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_207/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_206/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_206/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_205/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_205/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_204/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_204/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_7/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_6/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_5/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_4/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_200/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_200/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_199/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_199/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_198/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_198/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_197/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_197/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_251/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_251/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_250/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_250/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_249/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_249/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_15/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_15/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_14/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_13/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_12/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_3/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_1/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_0/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_17/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_16/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/READ_WRITE/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_3/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_2/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_1/CLK ;
  wire \NlwBufferSignal_ioports16_1/out2_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_199/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_199/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_198/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_198/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_197/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_197/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_196/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_196/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_7/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_7/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_6/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_6/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_5/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_5/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_4/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_4/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_195/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_194/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_194/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_193/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_192/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_192/IN ;
  wire \NlwBufferSignal_uart_1/statetx/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_195/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_195/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_194/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_194/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_193/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_193/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_192/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_192/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_3/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_3/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_2/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_2/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_1/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_1/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_0/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_0/IN ;
  wire \NlwBufferSignal_uart_1/starttxbit/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_15/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_15/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_14/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_14/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_13/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_13/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_17/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_12/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_12/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_16/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_11/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_11/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_10/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_10/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_9/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_9/IN ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_8/CLK ;
  wire \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_8/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_252/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_252/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_251/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_251/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_219/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_219/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_218/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_218/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_217/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_217/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_216/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_216/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_199/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_199/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_198/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_198/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_197/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_197/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_196/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_196/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_195/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_195/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_194/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_194/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_193/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_193/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_192/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_192/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_254/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_253/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_252/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_251/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_250/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_217/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_196/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_196/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_195/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_195/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_194/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_194/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_193/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_193/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_215/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_215/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_214/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_214/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_213/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_213/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_212/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_212/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_239/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_239/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_236/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_237/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_234/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_235/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_232/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_233/CLK ;
  wire \NlwBufferSignal_uart_1/statetxbc/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_207/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_202/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_206/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_201/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_205/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_200/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_204/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_20/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_218/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_49/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_214/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_29/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_213/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_28/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_212/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_27/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_249/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_216/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_248/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_247/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_246/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_245/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_244/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_243/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_195/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_44/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_194/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_43/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_193/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_42/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_192/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_41/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_195/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_195/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_194/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_194/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_193/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_193/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_192/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_192/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_199/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_198/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_198/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_197/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_196/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_196/IN ;
  wire \NlwBufferSignal_leftins_3/CLK ;
  wire \NlwBufferSignal_leftins_3/IN ;
  wire \NlwBufferSignal_leftins_2/CLK ;
  wire \NlwBufferSignal_leftins_1/CLK ;
  wire \NlwBufferSignal_leftins_1/IN ;
  wire \NlwBufferSignal_leftins_0/CLK ;
  wire \NlwBufferSignal_leftins_0/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_199/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_48/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_198/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_47/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_197/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_46/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_196/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_45/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_211/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_26/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_210/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_21/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_209/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_208/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_203/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_199/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_199/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_198/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_198/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_197/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_197/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_196/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_196/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_188/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_188/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_187/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_187/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_186/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_186/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_185/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_185/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_191/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_40/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_190/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_19/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_189/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_39/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_188/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_38/CLK ;
  wire \NlwBufferSignal_leftins_15/CLK ;
  wire \NlwBufferSignal_leftins_15/IN ;
  wire \NlwBufferSignal_leftins_14/CLK ;
  wire \NlwBufferSignal_leftins_14/IN ;
  wire \NlwBufferSignal_leftins_13/CLK ;
  wire \NlwBufferSignal_leftins_13/IN ;
  wire \NlwBufferSignal_leftins_17/CLK ;
  wire \NlwBufferSignal_leftins_12/CLK ;
  wire \NlwBufferSignal_leftins_12/IN ;
  wire \NlwBufferSignal_leftins_16/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_187/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_187/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_186/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_186/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_185/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_185/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_184/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_184/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_235/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_235/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_251/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_234/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_234/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_239/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_233/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_233/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_237/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_232/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_232/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_236/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_5/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_4/CLK ;
  wire \NlwBufferSignal_uart_1/baudtxcount_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_187/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_187/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_186/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_186/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_185/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_185/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_184/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_184/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_191/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_191/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_190/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_189/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_189/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_188/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_188/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_187/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_187/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_186/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_186/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_185/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_185/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_184/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_184/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_254/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_254/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_251/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_191/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_191/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_190/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_190/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_189/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_189/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_188/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_188/IN ;
  wire \NlwBufferSignal_leftins_11/CLK ;
  wire \NlwBufferSignal_leftins_11/IN ;
  wire \NlwBufferSignal_leftins_10/CLK ;
  wire \NlwBufferSignal_leftins_10/IN ;
  wire \NlwBufferSignal_leftins_9/CLK ;
  wire \NlwBufferSignal_leftins_9/IN ;
  wire \NlwBufferSignal_leftins_8/CLK ;
  wire \NlwBufferSignal_leftins_8/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_177/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_177/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_183/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_176/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_176/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_182/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_175/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_175/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_179/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_174/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_174/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_178/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_183/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_183/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_182/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_182/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_179/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_179/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_178/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_178/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_187/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_187/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_186/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_186/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_185/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_185/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_184/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_184/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_183/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_183/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_182/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_182/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_179/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_179/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_178/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_178/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_11/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_10/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_9/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_8/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_165/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_165/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_164/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_164/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_163/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_163/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_162/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_162/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_176/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_176/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_180/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_175/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_175/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_179/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_174/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_174/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_178/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_173/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_173/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_177/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_184/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_184/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_183/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_183/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_182/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_182/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_181/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_181/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_173/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_173/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_172/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_172/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_171/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_171/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_170/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_170/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_7/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_6/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_15/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_14/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_13/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_12/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_27/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_26/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_25/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_24/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_165/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_164/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_161/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_163/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_160/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_162/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_16/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_30/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_29/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_28/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_19/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_18/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_17/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_16/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_reg_31/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_252/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_252/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_251/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_251/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_242/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_241/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_240/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_24/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_239/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_69/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_238/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_235/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_177/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_177/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_191/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_176/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_176/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_190/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_175/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_175/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_189/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_174/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_174/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_188/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_177/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_177/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_176/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_176/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_175/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_175/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_174/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_174/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_173/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_173/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_165/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_172/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_172/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_164/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_171/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_171/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_163/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_170/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_170/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_162/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_165/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_165/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_164/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_163/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_163/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_162/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_162/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_173/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_173/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_172/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_172/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_171/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_171/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_170/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_170/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_165/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_165/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_164/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_164/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_163/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_163/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_162/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_162/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_66/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_65/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_64/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_63/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_62/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_61/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_60/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_6/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_172/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_172/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_171/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_171/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_170/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_170/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_169/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_169/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_104/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_104/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_103/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_103/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_102/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_102/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_101/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_101/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_100/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_100/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_99/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_99/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_98/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_98/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_97/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_97/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_169/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_169/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_168/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_168/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_167/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_167/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_166/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_166/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_25/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_74/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_73/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_72/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_71/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_70/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_7/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_68/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_67/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_96/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_96/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_95/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_95/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_94/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_94/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_93/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_93/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_56/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_56/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_52/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_55/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_55/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_51/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_54/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_54/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_50/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_53/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_53/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_49/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_164/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_164/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_163/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_163/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_162/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_162/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_161/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_161/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_168/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_168/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_167/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_167/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_166/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_166/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_165/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_165/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_68/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_68/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_76/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_67/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_67/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_75/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_66/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_66/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_74/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_65/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_65/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_73/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_64/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_64/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_60/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_63/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_63/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_59/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_62/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_62/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_58/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_61/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_61/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_57/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_108/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_108/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_112/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_107/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_107/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_111/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_106/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_106/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_110/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_105/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_105/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_109/CLK ;
  wire \NlwBufferSignal_rightins_7/CLK ;
  wire \NlwBufferSignal_rightins_7/IN ;
  wire \NlwBufferSignal_rightins_6/CLK ;
  wire \NlwBufferSignal_rightins_6/IN ;
  wire \NlwBufferSignal_rightins_5/CLK ;
  wire \NlwBufferSignal_rightins_5/IN ;
  wire \NlwBufferSignal_rightins_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_158/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_157/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_156/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_155/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_154/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_153/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_152/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_151/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_48/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_48/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_84/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_47/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_47/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_83/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_46/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_46/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_82/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_45/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_45/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_81/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_169/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_169/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_168/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_167/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_167/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_166/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_166/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_92/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_92/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_91/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_91/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_90/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_90/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_89/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_89/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_116/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_116/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_115/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_115/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_114/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_114/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_113/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_113/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_40/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_40/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_39/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_39/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_38/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_38/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_37/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_37/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_44/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_44/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_88/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_43/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_43/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_87/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_42/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_42/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_86/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_41/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_41/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_85/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_120/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_120/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_119/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_119/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_118/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_118/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_117/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_117/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_72/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_72/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_80/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_71/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_71/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_79/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_70/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_70/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_78/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_69/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_69/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_77/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_36/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_36/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_32/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_35/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_35/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_31/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_34/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_34/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_30/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_33/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_33/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_29/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_28/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_28/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_27/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_27/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_26/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_26/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_25/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_25/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_177/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_32/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_176/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_31/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_175/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_30/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_174/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_59/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_52/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_58/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_51/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_57/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_50/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_56/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_187/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_37/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_186/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_36/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_185/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_35/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_184/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_181/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_173/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_172/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_159/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_171/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_149/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_170/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_17/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_177/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_176/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_176/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_175/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_175/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_174/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_174/IN ;
  wire \NlwBufferSignal_rightins_17/CLK ;
  wire \NlwBufferSignal_rightins_17/IN ;
  wire \NlwBufferSignal_rightins_16/CLK ;
  wire \NlwBufferSignal_rightins_16/IN ;
  wire \NlwBufferSignal_uart_1/tx_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER2/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_192/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_192/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_191/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_191/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_190/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_190/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_189/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_189/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_173/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_173/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_172/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_172/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_171/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_171/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_OUT_170/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_254/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_254/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC2/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DELAY_SYNC1/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_124/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_124/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_12/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_123/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_123/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_11/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_122/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_122/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_10/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_121/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_121/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_9/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/NEXTSTATE_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/NEXTSTATE_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_24/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_24/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_23/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_23/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_22/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_22/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_21/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_21/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_16/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_16/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_15/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_15/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_14/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_14/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_13/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_13/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_169/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_169/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_168/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_168/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_167/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_167/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_166/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/FRAME_IN_166/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_20/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_20/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_19/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_19/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_18/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_18/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_17/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_17/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_169/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_169/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_168/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_168/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_167/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_167/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_166/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_166/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_150/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_15/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_148/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_147/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_146/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_145/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_144/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_143/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_128/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_128/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_127/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_127/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_126/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_126/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_125/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_125/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_132/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_132/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_131/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_131/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_130/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_130/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_129/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_129/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_136/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_136/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_135/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_135/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_134/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_134/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_133/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_133/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_89/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_79/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_88/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_87/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_86/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_85/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_84/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_83/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_82/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_81/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_80/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_8/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_78/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_77/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_76/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_75/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_1/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/STATE_0/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_169/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_139/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_168/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_129/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_167/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_119/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_166/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_109/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_142/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_141/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_140/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_14/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_138/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_137/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_136/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_135/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_144/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_144/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_143/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_143/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_142/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_142/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_141/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_141/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_96/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_95/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_94/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_93/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_92/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_91/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_90/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_9/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_4/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_3/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_2/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_1/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_8/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_8/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_7/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_7/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_6/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_6/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_5/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/count_6/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_5/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_4/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_3/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_2/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_29/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_0/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_9/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_160/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_160/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_159/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_159/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_158/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_158/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_157/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_157/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_156/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_156/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_155/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_155/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_154/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_154/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_153/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_153/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_110/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_11/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_108/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_107/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_106/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_105/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_104/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_103/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_126/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_125/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_124/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_123/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_122/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_121/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_120/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_12/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/SYNC_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_140/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_140/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_139/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_139/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_138/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_138/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_137/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_137/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/count_31/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_30/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_28/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_27/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_26/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_25/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_24/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_23/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_15/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_14/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_13/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_12/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_11/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_10/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_8/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_7/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_22/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_21/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_20/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_1/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_19/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_18/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_17/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/count_16/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_152/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_152/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_151/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_151/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_150/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_150/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_149/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_149/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_148/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_148/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_147/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_147/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_146/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_146/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_145/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/IN_SHIFT_145/IN ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_134/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_133/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_132/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_131/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_130/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_13/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_128/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_127/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_118/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_117/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_116/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_115/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_114/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_113/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_112/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_111/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_102/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_101/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_100/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_10/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_99/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_98/CLK ;
  wire \NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_97/CLK ;
  wire GND;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_320.D5LUT_O_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_56.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_321.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_57.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<3>_CO[2]_UNCONNECTED ;
  wire VCC;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[0]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[1]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[2]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[3]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_DI[2]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_DI[3]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_O[3]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_10.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_9.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_out_sum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[0]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[1]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[2]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[3]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_DI[1]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_DI[2]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_DI[3]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_O[2]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_O[3]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_S[2]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_xor<17>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_312.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_316.D5LUT_O_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_52.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_317.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_53.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_313.D5LUT_O_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_314.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_315.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_51.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_318.D5LUT_O_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_dds_test_signal/Maccum_phasereg_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_54.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_319.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_55.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_DI[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_DI[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_DI[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_O[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_O[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_S[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_xor<11>_S[3]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_2.B6LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_19.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_14.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_cy<5>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_cy<5>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_cy<5>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_13.C5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[4]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[4]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[10]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[11]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[12]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[13]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[14]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[15]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[16]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[17]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[18]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[19]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[20]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[21]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[22]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[23]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[24]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[25]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[26]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[27]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[28]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[29]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[30]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[31]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[4]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[5]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[6]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[7]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[8]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[9]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[10]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[11]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[12]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[13]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[14]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[15]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[16]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[17]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[18]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[19]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[20]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[21]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[22]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[23]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[24]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[25]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[26]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[27]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[28]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[29]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[30]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[31]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[8]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[9]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[10]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[11]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[12]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[13]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[14]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[15]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[16]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[17]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[18]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[19]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[20]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[21]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[22]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[23]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[24]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[25]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[26]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[27]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[28]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[29]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[30]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[31]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[8]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[9]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_18.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_cy<9>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_cy<9>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd_cy<9>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_17.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_16.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_15.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_114.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_115.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_116.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_117.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_122.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_123.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_124.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_16.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_118.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_119.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_120.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_121.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_110.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_111.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_112.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_113.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_106.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_107.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_108.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_109.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_102.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_103.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_104.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_105.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_S[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_181.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_182.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_183.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_184.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_185.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_186.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_187.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_4.D5LUT_O_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_3.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_2.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_8.D5LUT_O_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_clken48k192k/Mcount_clkdivcount_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_7.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_6.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_5.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_52.D5LUT_O_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_O[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_O[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_O[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_51.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_50.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_49.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_56.D5LUT_O_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_55.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_54.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_53.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_255.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_256.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_257.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_258.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_252.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_253.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_254.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_44.D5LUT_O_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_43.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_42.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_41.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_48.D5LUT_O_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_47.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_46.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_45.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_64.D5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_65.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_66.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_67.A5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_DI[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_DI[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_DI[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_O[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_O[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_S[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_xor<13>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_63.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_68.D5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_69.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_70.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_71.A5LUT_O_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2_CO[0]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2_CO[1]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_310.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_72.D5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudtxcount_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_73.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_74.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_12.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_S[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LmR/Msub_diff_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[0]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[1]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[2]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[3]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_DI[3]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10_CO[0]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10_CO[1]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14_CO[0]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14_CO[1]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14_CO[2]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6_CO[0]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6_CO[1]_UNCONNECTED ;
  wire \NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_213.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[3]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_27.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_214.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_28.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_215.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[3]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_29.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_216.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_30.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_217.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_31.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_218.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_32.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_211.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[3]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_25.C5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_26.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_212.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_210.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<9>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<9>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<9>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_DI[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_DI[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_DI[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_O[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_O[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_S[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<13>_S[3]_UNCONNECTED ;
  wire \NLW_PhysOnlyGnd.B6LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_26.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<6>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<6>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<6>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_25.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<12>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<12>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<12>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_24.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_23.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_22.A5LUT_O_UNCONNECTED ;
  wire \NLW_PhysOnlyGnd.D6LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<12>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<12>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<12>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<12>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<12>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_32.C5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<8>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<8>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd1_cy<8>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<5>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<5>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd3_cy<5>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_6.D5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_5.C5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_4.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_3.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_8.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_7.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_244.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_245.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_246.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_247.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_248.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_249.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_250.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_251.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<10>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<10>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<10>_CO[2]_UNCONNECTED ;
  wire \NLW_PhysOnlyGnd.D6LUT.1_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<13>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<13>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<13>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<13>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd4_cy<13>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_36.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_35.B5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd5_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_240.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_241.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_242.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_243.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_PhysOnlyGnd.D6LUT.2_O_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<18>_CO[0]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<18>_CO[1]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<18>_CO[2]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<18>_CO[3]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<18>_DI[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bittxcount_xor<3>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bittxcount_xor<3>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bittxcount_xor<3>_CO[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bittxcount_xor<3>_CO[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bittxcount_xor<3>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_59.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_60.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_11.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_S[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_200.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_201.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_202.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_203.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_177.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_178.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_179.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_180.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_196.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_197.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_198.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_199.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_173.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_174.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_175.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_176.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_236.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_237.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_238.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_239.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_204.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_205.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_206.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_207.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_192.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_193.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_194.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_195.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_9.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_165.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_166.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_167.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_168.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_163.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_164.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_169.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_170.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_171.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_172.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_154.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_155.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_156.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_17.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_150.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_151.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_152.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_153.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_142.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_143.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_144.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_145.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_134.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_135.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_136.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_137.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_138.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_139.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_140.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_141.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_130.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_131.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_132.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_133.A5LUT_O_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_127.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_128.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_129.A5LUT_O_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Madd_n0162_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_bitrxcount_xor<3>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_77.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_78.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_13.A5LUT_O_UNCONNECTED ;
  wire \NLW_PhysOnlyGnd.D6LUT.3_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<9>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<9>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<9>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<9>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<9>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_29.C5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_DI[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_DI[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_DI[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_O[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_O[3]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_S[2]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_xor<13>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_81.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<6>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<6>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd2_cy<6>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_301.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_302.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_303.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_304.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_298.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_299.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_300.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_224.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_37.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_225.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_38.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_226.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_39.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_227.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_40.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_90.D5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_91.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_92.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_14.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_222.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_35.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_223.B5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_36.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_S[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_220.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_CO[2]_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_33.C5LUT_O_UNCONNECTED ;
  wire \NLW_RESET_N_OBUF_1_34.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_221.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_82.D5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_83.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_84.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_85.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_86.D5LUT_O_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_uart_1/Mcount_baudrxcount_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_87.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_88.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_89.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_269.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_270.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_271.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_286.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_287.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_288.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_289.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_272.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_273.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_274.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_275.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_294.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_295.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_296.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_297.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_290.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_291.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_292.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_293.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_282.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_283.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_284.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_285.A5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_S[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_O[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_O[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_S[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_S[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_278.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_279.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_280.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_281.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_261.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_262.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_263.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_264.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_265.D5LUT_O_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_266.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_267.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_268.A5LUT_O_UNCONNECTED ;
  wire \NLW_ProtoComp130.D2OFFBYP_SRC_IB_UNCONNECTED ;
  wire \NLW_ProtoComp135.D2OFFBYP_SRC_IB_UNCONNECTED ;
  wire NLW_SP6_BUFIO_INSERT_ML_BUFIO2_0_IOCLK_UNCONNECTED;
  wire NLW_SP6_BUFIO_INSERT_ML_BUFIO2_0_SERDESSTROBE_UNCONNECTED;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_234.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_235.A5LUT_O_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_Mmult_n0132_Madd6_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_190.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_191.A5LUT_O_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[0]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[1]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[3]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_DI[2]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_DI[3]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_O[3]_UNCONNECTED ;
  wire \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_S[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_58.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_57.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_DI[3]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_95.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_96.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_97.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_98.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_99.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_100.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_101.A5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_146.D5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_147.C5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_148.B5LUT_O_UNCONNECTED ;
  wire \NLW_LM4550_controler_1/SEND_VALID_REG<6>_149.A5LUT_O_UNCONNECTED ;
  wire [255 : 0] \LM4550_controler_1/OUT_SHIFT ;
  wire [3 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_Bi ;
  wire [4 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_B ;
  wire [1 : 0] \LM4550_controler_1/STATE ;
  wire [1 : 0] \LM4550_controler_1/NEXTSTATE ;
  wire [17 : 0] RIGHT_in;
  wire [5 : 0] \LM4550_controler_1/REGID_REG ;
  wire [5 : 0] \ioports16_1/out3 ;
  wire [3 : 0] \LM4550_controler_1/STATE_REG ;
  wire [23 : 0] \DUV/block_192kHz/FMout ;
  wire [13 : 0] testmod;
  wire [13 : 0] datamod;
  wire [3 : 0] \ioports16_1/address ;
  wire [15 : 0] \LM4550_controler_1/DIN_REG ;
  wire [31 : 0] \LM4550_controler_1/count ;
  wire [3 : 0] \uart_1/bittxcount ;
  wire [13 : 0] \uart_1/baudtxcount ;
  wire [13 : 13] \uart_1/baudtxclock_0 ;
  wire [7 : 0] \ioports16_1/dataout ;
  wire [8 : 0] \uart_1/txdata ;
  wire [17 : 0] LEFT_in;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/Q ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Q ;
  wire [8 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_B ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi ;
  wire [7 : 0] \uart_1/dout ;
  wire [19 : 0] \ioports16_1/out8 ;
  wire [5 : 0] \LM4550_controler_1/SEND_VALID_REG ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_Bi ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_B ;
  wire [3 : 0] \DUV/block_48kHz/seqmult_LmR/reg_Bi ;
  wire [4 : 0] \DUV/block_48kHz/seqmult_LmR/reg_B ;
  wire [3 : 0] \DUV/block_48kHz/seqmult_LpR/reg_Bi ;
  wire [4 : 0] \DUV/block_48kHz/seqmult_LpR/reg_B ;
  wire [3 : 0] \ioports16_1/outb ;
  wire [7 : 0] \DUV/block_192kHz/outsine_38 ;
  wire [17 : 1] \DUV/block_192kHz/dds_38/phase ;
  wire [17 : 17] \DUV/block_192kHz/dds_19/phase ;
  wire [7 : 0] \DUV/block_192kHz/outsine_19 ;
  wire [7 : 0] \ioports16_1/out9 ;
  wire [31 : 0] \LM4550_controler_1/count_reg ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_A ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_H ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_A ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_H ;
  wire [19 : 0] \DUV/interpol4x_LmR/accum ;
  wire [7 : 0] \DUV/block_48kHz/seqmult_LmR/Q ;
  wire [3 : 3] \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy ;
  wire [10 : 0] \clken48k192k/clkdivcount ;
  wire [19 : 0] \DUV/interpol4x_LpR/accum ;
  wire [17 : 0] \DUV/block_192kHz/out_mult_LI_R_scaled ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai ;
  wire [17 : 0] \dds_test_signal/phasereg ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/reg_A ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/reg_H ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/Q ;
  wire [3 : 3] \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy ;
  wire [17 : 0] rightins;
  wire [17 : 0] leftins;
  wire [17 : 0] LEFT_inf;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LmR/reg_Ai ;
  wire [17 : 0] \DUV/interpol4x_LmR/r1 ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_A ;
  wire [19 : 0] \DUV/block_192kHz/seqmult_LI_FMout/reg_H ;
  wire [19 : 0] \dds_carrier_1/phasereg ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/reg_A ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/reg_H ;
  wire [15 : 2] testmodlong;
  wire [17 : 6] \DUV/block_192kHz/out_mult_LI_M_scaled ;
  wire [17 : 0] \DUV/block_48kHz/seqmult_LpR/reg_Ai ;
  wire [17 : 0] \DUV/interpol4x_LpR/r1 ;
  wire [13 : 0] \uart_1/baudrxcount ;
  wire [3 : 0] \uart_1/bitrxcount ;
  wire [3 : 3] \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy ;
  wire [3 : 3] \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy ;
  wire [23 : 0] FMout_r;
  wire [6 : 0] dataDAC;
  wire [251 : 0] \LM4550_controler_1/IN_SHIFT ;
  wire [7 : 1] datasine;
  wire [1 : 0] \ioports16_1/outf ;
  wire [3 : 0] \LM4550_controler_1/NEXTSTATE_REG ;
  wire [15 : 0] \ioports16_1/out2 ;
  wire [7 : 0] \ioports16_1/byte1 ;
  wire [3 : 0] \ioports16_1/byte2 ;
  wire [3 : 0] \LM4550_controler_1/STATUS_REG ;
  wire [3 : 0] \ioports16_1/outa ;
  wire [3 : 0] \ioports16_1/outc ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/reg_Ai ;
  wire [17 : 0] \DUV/block_192kHz/seqmult_LI_R/reg_Ai ;
  wire [17 : 0] \DUV/block_48kHz/LI_in_LmR ;
  wire [17 : 0] \DUV/block_48kHz/LI_in_LpR ;
  wire [8 : 1] \uart_1/rxdata ;
  wire [23 : 0] \DUV/block_192kHz/out_mult_FMout_scaled ;
  wire [17 : 0] \DUV/interpol4x_LpR/r2 ;
  wire [13 : 13] \uart_1/baudrxclock_1 ;
  wire [19 : 0] \DUV/block_192kHz/Madd_out_sum_lut ;
  wire [19 : 0] \DUV/block_192kHz/out_sum ;
  wire [17 : 0] \dds_test_signal/Result ;
  wire [10 : 0] \clken48k192k/Mcount_clkdivcount_lut ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LmR/fa_sum ;
  wire [3 : 2] Mmult_n0132_Madd_lut;
  wire [18 : 0] \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut ;
  wire [18 : 0] \DUV/block_192kHz/seqmult_LI_R/fa_sum ;
  wire [8 : 0] \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut ;
  wire [8 : 0] \DUV/block_192kHz/seqmult_LI_M/fa_sum ;
  wire [19 : 0] \DUV/interpol4x_LmR/Maccum_accum_lut ;
  wire [19 : 0] \DUV/interpol4x_LmR/Result ;
  wire [7 : 0] \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut ;
  wire [18 : 0] \DUV/block_48kHz/Msub_temp_LmR_lut ;
  wire [18 : 1] \DUV/block_48kHz/temp_LmR ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut ;
  wire [0 : 0] \uart_1/Mcount_baudtxcount_lut ;
  wire [20 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut ;
  wire [20 : 0] \DUV/block_192kHz/seqmult_LI_FMout/fa_sum ;
  wire [18 : 0] \DUV/interpol4x_LmR/Msub_diff_lut ;
  wire [18 : 0] \DUV/interpol4x_LmR/diff ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut ;
  wire [18 : 0] \DUV/block_48kHz/seqmult_LpR/fa_sum ;
  wire [17 : 17] \DUV/block_192kHz/Result ;
  wire [11 : 2] Mmult_n0132_Madd3_lut;
  wire [11 : 3] Mmult_n0132_Madd4_lut;
  wire [8 : 5] Mmult_n0132_Madd1_lut;
  wire [14 : 0] Mmult_n0132_Madd5_lut;
  wire [18 : 0] \DUV/block_48kHz/Madd_temp_LpR_lut ;
  wire [18 : 1] \DUV/block_48kHz/temp_LpR ;
  wire [18 : 0] Madd_n0162_lut;
  wire [18 : 1] n0162;
  wire [0 : 0] \uart_1/Mcount_bittxcount_lut ;
  wire [15 : 2] n0132;
  wire [14 : 0] Mmult_n0132_Madd6_lut;
  wire [19 : 0] \DUV/interpol4x_LpR/Maccum_accum_lut ;
  wire [19 : 0] \DUV/interpol4x_LpR/Result ;
  wire [0 : 0] \uart_1/Mcount_bitrxcount_lut ;
  wire [13 : 0] \uart_1/Result ;
  wire [8 : 3] Mmult_n0132_Madd2_lut;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut ;
  wire [0 : 0] \uart_1/Mcount_baudrxcount_lut ;
  wire [18 : 0] \DUV/interpol4x_LpR/diff ;
  wire [18 : 0] \DUV/interpol4x_LpR/Msub_diff_lut ;
  wire [7 : 0] \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut ;
  wire [7 : 1] \dds_carrier_1/_n0029 ;
  wire [17 : 0] \DUV/interpol4x_LmR/r2 ;
  wire [7 : 0] \ioports16_1/_n0918 ;
  wire [19 : 0] \ioports16_1/_n0514 ;
  wire [3 : 0] \ioports16_1/_n1094 ;
  wire [7 : 0] \ioports16_1/_n0776 ;
  wire [5 : 0] \ioports16_1/_n1059 ;
  wire [15 : 0] \ioports16_1/_n0700 ;
  wire [19 : 4] \LM4550_controler_1/n0200 ;
  wire [3 : 0] \ioports16_1/_n0846 ;
  wire [7 : 0] \dds_test_signal/_n0020 ;
  wire [1 : 0] \ioports16_1/_n1024 ;
  wire [3 : 0] \ioports16_1/_n0664 ;
  wire [10 : 5] \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA ;
  wire [10 : 5] \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB ;
  initial $sdf_annotate("netgen/par/s6base_timesim.sdf");
  X_SFF #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_11  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_11/CLK ),
    .I(\DUV/block_192kHz/out_sum [11]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \DUV/block_192kHz/Madd_out_sum_lut<11>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11>_0 ),
    .ADR4(\DUV/block_192kHz/out_mult_LI_R_scaled [11]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_10  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_10/CLK ),
    .I(\DUV/block_192kHz/out_sum [10]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y34" ))
  \DUV/block_192kHz/Madd_out_sum_cy<11>  (
    .CI(\DUV/block_192kHz/Madd_out_sum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/Madd_out_sum_cy[11] , \NLW_DUV/block_192kHz/Madd_out_sum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_out_sum_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/Madd_out_sum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<3> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<1> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<0> }),
    .O({\DUV/block_192kHz/out_sum [11], \DUV/block_192kHz/out_sum [10], \DUV/block_192kHz/out_sum [9], \DUV/block_192kHz/out_sum [8]}),
    .S({\DUV/block_192kHz/Madd_out_sum_lut [11], \DUV/block_192kHz/Madd_out_sum_lut [10], \DUV/block_192kHz/Madd_out_sum_lut [9], 
\DUV/block_192kHz/Madd_out_sum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \DUV/block_192kHz/Madd_out_sum_lut<10>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10>_0 ),
    .ADR0(\DUV/block_192kHz/out_mult_LI_R_scaled [10]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_9  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_9/CLK ),
    .I(\DUV/block_192kHz/out_sum [9]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/block_192kHz/Madd_out_sum_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9>_0 ),
    .ADR3(\DUV/block_192kHz/out_mult_LI_R_scaled [9]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_8/CLK ),
    .I(\DUV/block_192kHz/out_sum [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_out_sum_lut<8>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8>_0 ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [8]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_19  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_19/CLK ),
    .I(\DUV/block_192kHz/out_sum [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/block_192kHz/Madd_out_sum_lut<19>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>_0 ),
    .ADR4(\DUV/block_192kHz/out_mult_LI_R_scaled<17>_0 ),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [19])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_18  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_18/CLK ),
    .I(\DUV/block_192kHz/out_sum [18]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y36" ))
  \DUV/block_192kHz/Madd_out_sum_xor<19>  (
    .CI(\DUV/block_192kHz/Madd_out_sum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[3]_UNCONNECTED , \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/Madd_out_sum_xor<19>_DI[3]_UNCONNECTED , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<1> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<0> }),
    .O({\DUV/block_192kHz/out_sum [19], \DUV/block_192kHz/out_sum [18], \DUV/block_192kHz/out_sum [17], \DUV/block_192kHz/out_sum [16]}),
    .S({\DUV/block_192kHz/Madd_out_sum_lut [19], \DUV/block_192kHz/Madd_out_sum_lut [18], \DUV/block_192kHz/Madd_out_sum_lut [17], 
\DUV/block_192kHz/Madd_out_sum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/block_192kHz/Madd_out_sum_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>_0 ),
    .ADR5(\DUV/block_192kHz/out_mult_LI_R_scaled<17>_0 ),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_17  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_17/CLK ),
    .I(\DUV/block_192kHz/out_sum [17]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \DUV/block_192kHz/Madd_out_sum_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17>_0 ),
    .ADR2(\DUV/block_192kHz/out_mult_LI_R_scaled<17>_0 ),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_16  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_16/CLK ),
    .I(\DUV/block_192kHz/out_sum [16]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/block_192kHz/Madd_out_sum_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16>_0 ),
    .ADR2(\DUV/block_192kHz/out_mult_LI_R_scaled<16>_0 ),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [16])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_3  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_3/CLK ),
    .I(\dds_test_signal/Result [3]),
    .O(\dds_test_signal/phasereg [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<3>_rt_1008 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_320.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_320.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X30Y9" ))
  \ProtoComp74.CYINITGND  (
    .O(\ProtoComp74.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_2  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_2/CLK ),
    .I(\dds_test_signal/Result [2]),
    .O(\dds_test_signal/phasereg [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y9" ))
  \dds_test_signal/Maccum_phasereg_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp74.CYINITGND.0 ),
    .CO({\dds_test_signal/Maccum_phasereg_cy[3] , \NLW_dds_test_signal/Maccum_phasereg_cy<3>_CO[2]_UNCONNECTED , 
\NLW_dds_test_signal/Maccum_phasereg_cy<3>_CO[1]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\dds_test_signal/Result [3], \dds_test_signal/Result [2], \dds_test_signal/Result [1], \dds_test_signal/Result [0]}),
    .S({\dds_test_signal/phasereg<3>_rt_1008 , \dds_test_signal/Maccum_phasereg_lut[2] , \dds_test_signal/phasereg<1>_rt_1024 , 
\dds_test_signal/Maccum_phasereg_lut[0] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<2>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[2] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_56.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_56.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_1  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_1/CLK ),
    .I(\dds_test_signal/Result [1]),
    .O(\dds_test_signal/phasereg [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<1>_rt_1024 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_321.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_321.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_0  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_0/CLK ),
    .I(\dds_test_signal/Result [0]),
    .O(\dds_test_signal/phasereg [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[0] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_57.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_57.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_3/CLK ),
    .I(\DUV/block_192kHz/out_sum [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/block_192kHz/Madd_out_sum_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [5]),
    .ADR3(\DUV/block_192kHz/out_mult_LI_R_scaled [3]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X22Y32" ))
  \ProtoComp71.CYINITGND  (
    .O(\ProtoComp71.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_2/CLK ),
    .I(\DUV/block_192kHz/out_sum [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y32" ))
  \DUV/block_192kHz/Madd_out_sum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp71.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/Madd_out_sum_cy[3] , \NLW_DUV/block_192kHz/Madd_out_sum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_out_sum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/Madd_out_sum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<3> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<1> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<0> }),
    .O({\DUV/block_192kHz/out_sum [3], \DUV/block_192kHz/out_sum [2], \DUV/block_192kHz/out_sum [1], \DUV/block_192kHz/out_sum [0]}),
    .S({\DUV/block_192kHz/Madd_out_sum_lut [3], \DUV/block_192kHz/Madd_out_sum_lut [2], \DUV/block_192kHz/Madd_out_sum_lut [1], 
\DUV/block_192kHz/Madd_out_sum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/block_192kHz/Madd_out_sum_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LpR/accum [4]),
    .ADR4(\DUV/block_192kHz/out_mult_LI_R_scaled [2]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_1/CLK ),
    .I(\DUV/block_192kHz/out_sum [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/block_192kHz/Madd_out_sum_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [3]),
    .ADR5(\DUV/block_192kHz/out_mult_LI_R_scaled [1]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_0/CLK ),
    .I(\DUV/block_192kHz/out_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/block_192kHz/Madd_out_sum_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [2]),
    .ADR2(\DUV/block_192kHz/out_mult_LI_R_scaled [0]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_10/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount10 ),
    .O(\clken48k192k/clkdivcount [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y54" ))
  \clken48k192k/Mcount_clkdivcount_xor<10>  (
    .CI(\clken48k192k/Mcount_clkdivcount_cy[7] ),
    .CYINIT(1'b0),
    .CO({\NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[3]_UNCONNECTED , \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[2]_UNCONNECTED , 
\NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[1]_UNCONNECTED , \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_CO[0]_UNCONNECTED }),
    .DI({\NLW_clken48k192k/Mcount_clkdivcount_xor<10>_DI[3]_UNCONNECTED , \NLW_clken48k192k/Mcount_clkdivcount_xor<10>_DI[2]_UNCONNECTED , 1'b0, 1'b0
}),
    .O({\NLW_clken48k192k/Mcount_clkdivcount_xor<10>_O[3]_UNCONNECTED , \clken48k192k/Mcount_clkdivcount10 , \clken48k192k/Mcount_clkdivcount9 , 
\clken48k192k/Mcount_clkdivcount8 }),
    .S({\NLW_clken48k192k/Mcount_clkdivcount_xor<10>_S[3]_UNCONNECTED , \clken48k192k/Mcount_clkdivcount_lut [10], 
\clken48k192k/Mcount_clkdivcount_lut [9], \clken48k192k/Mcount_clkdivcount_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 64'hFFFF000000000000 ))
  \clken48k192k/Mcount_clkdivcount_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [10]),
    .ADR3(1'b1),
    .ADR5(run_genclock_inv_inv),
    .O(\clken48k192k/Mcount_clkdivcount_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_9/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount9 ),
    .O(\clken48k192k/clkdivcount [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \clken48k192k/Mcount_clkdivcount_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\clken48k192k/clkdivcount [9]),
    .ADR2(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [9])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_10.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_10.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_8/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount8 ),
    .O(\clken48k192k/clkdivcount [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \clken48k192k/Mcount_clkdivcount_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\clken48k192k/clkdivcount [8]),
    .ADR2(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y54" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_9.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_9.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_7/CLK ),
    .I(\DUV/block_192kHz/out_sum [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \DUV/block_192kHz/Madd_out_sum_lut<7>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7>_0 ),
    .ADR4(\DUV/block_192kHz/out_mult_LI_R_scaled [7]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_6/CLK ),
    .I(\DUV/block_192kHz/out_sum [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y33" ))
  \DUV/block_192kHz/Madd_out_sum_cy<7>  (
    .CI(\DUV/block_192kHz/Madd_out_sum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/Madd_out_sum_cy[7] , \NLW_DUV/block_192kHz/Madd_out_sum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_out_sum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/Madd_out_sum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<3> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<1> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<0> }),
    .O({\DUV/block_192kHz/out_sum [7], \DUV/block_192kHz/out_sum [6], \DUV/block_192kHz/out_sum [5], \DUV/block_192kHz/out_sum [4]}),
    .S({\DUV/block_192kHz/Madd_out_sum_lut [7], \DUV/block_192kHz/Madd_out_sum_lut [6], \DUV/block_192kHz/Madd_out_sum_lut [5], 
\DUV/block_192kHz/Madd_out_sum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \DUV/block_192kHz/Madd_out_sum_lut<6>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6>_0 ),
    .ADR0(\DUV/block_192kHz/out_mult_LI_R_scaled [6]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_5/CLK ),
    .I(\DUV/block_192kHz/out_sum [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/block_192kHz/Madd_out_sum_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [7]),
    .ADR3(\DUV/block_192kHz/out_mult_LI_R_scaled [5]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_4/CLK ),
    .I(\DUV/block_192kHz/out_sum [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_out_sum_lut<4>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [6]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [4]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_15  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_15/CLK ),
    .I(\DUV/block_192kHz/out_sum [15]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_out_sum_lut<15>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15>_0 ),
    .ADR5(\DUV/block_192kHz/out_mult_LI_R_scaled [15]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_14  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_14/CLK ),
    .I(\DUV/block_192kHz/out_sum [14]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y35" ))
  \DUV/block_192kHz/Madd_out_sum_cy<15>  (
    .CI(\DUV/block_192kHz/Madd_out_sum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/Madd_out_sum_cy[15] , \NLW_DUV/block_192kHz/Madd_out_sum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_out_sum_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/Madd_out_sum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<3> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<1> , \NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<0> }),
    .O({\DUV/block_192kHz/out_sum [15], \DUV/block_192kHz/out_sum [14], \DUV/block_192kHz/out_sum [13], \DUV/block_192kHz/out_sum [12]}),
    .S({\DUV/block_192kHz/Madd_out_sum_lut [15], \DUV/block_192kHz/Madd_out_sum_lut [14], \DUV/block_192kHz/Madd_out_sum_lut [13], 
\DUV/block_192kHz/Madd_out_sum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \DUV/block_192kHz/Madd_out_sum_lut<14>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14>_0 ),
    .ADR0(\DUV/block_192kHz/out_mult_LI_R_scaled [14]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_13  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_13/CLK ),
    .I(\DUV/block_192kHz/out_sum [13]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/block_192kHz/Madd_out_sum_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13>_0 ),
    .ADR3(\DUV/block_192kHz/out_mult_LI_R_scaled [13]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_12  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_12/CLK ),
    .I(\DUV/block_192kHz/out_sum [12]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y35" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_out_sum_lut<12>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12>_0 ),
    .ADR1(\DUV/block_192kHz/out_mult_LI_R_scaled [12]),
    .O(\DUV/block_192kHz/Madd_out_sum_lut [12])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y13" ))
  \dds_test_signal/Maccum_phasereg_xor<17>  (
    .CI(\dds_test_signal/Maccum_phasereg_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[3]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[2]_UNCONNECTED , 
\NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[1]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_xor<17>_CO[0]_UNCONNECTED }),
    .DI({\NLW_dds_test_signal/Maccum_phasereg_xor<17>_DI[3]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_xor<17>_DI[2]_UNCONNECTED , 
\NLW_dds_test_signal/Maccum_phasereg_xor<17>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_dds_test_signal/Maccum_phasereg_xor<17>_O[3]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_xor<17>_O[2]_UNCONNECTED , 
\dds_test_signal/Result [17], \dds_test_signal/Result [16]}),
    .S({\NLW_dds_test_signal/Maccum_phasereg_xor<17>_S[3]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_xor<17>_S[2]_UNCONNECTED , 
\dds_test_signal/phasereg<17>_rt_1124 , \dds_test_signal/phasereg<16>_rt_1125 })
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_17  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_17/CLK ),
    .I(\dds_test_signal/Result [17]),
    .O(\dds_test_signal/phasereg [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y13" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [17]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<17>_rt_1124 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_16  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_16/CLK ),
    .I(\dds_test_signal/Result [16]),
    .O(\dds_test_signal/phasereg [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y13" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [16]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<16>_rt_1125 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y13" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_312.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_312.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_H<2>/DUV/block_48kHz/seqmult_LmR/reg_H<2>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/fa_sum<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_2/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 64'h666633CC6666CCCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<3>  (
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_A [3]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X34Y62" ))
  \ProtoComp59.CYINITGND.2  (
    .O(\ProtoComp59.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_1/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y62" ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp59.CYINITGND.0 ),
    .CO({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[3] , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<2> 
, \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LmR/fa_sum [3], \DUV/block_48kHz/seqmult_LmR/fa_sum [2], \DUV/block_48kHz/seqmult_LmR/fa_sum [1], 
\DUV/block_48kHz/seqmult_LmR/fa_sum [0]}),
    .S({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [3], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [2], 
\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [1], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 64'h3C3C66CC3C3C66CC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<2>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [2]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_0/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 64'h3C333CCC3CCC3CCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<1>  (
    .ADR0(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_A [1]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y62" ),
    .INIT ( 64'h5A3C5A3C5AF05AF0 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<0>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [0]),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_11  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_11/CLK ),
    .I(\dds_test_signal/Result [11]),
    .O(\dds_test_signal/phasereg [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<11>_rt_1066 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_316.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_316.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_10  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_10/CLK ),
    .I(\dds_test_signal/Result [10]),
    .O(\dds_test_signal/phasereg [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y11" ))
  \dds_test_signal/Maccum_phasereg_cy<11>  (
    .CI(\dds_test_signal/Maccum_phasereg_cy[7] ),
    .CYINIT(1'b0),
    .CO({\dds_test_signal/Maccum_phasereg_cy[11] , \NLW_dds_test_signal/Maccum_phasereg_cy<11>_CO[2]_UNCONNECTED , 
\NLW_dds_test_signal/Maccum_phasereg_cy<11>_CO[1]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\dds_test_signal/Result [11], \dds_test_signal/Result [10], \dds_test_signal/Result [9], \dds_test_signal/Result [8]}),
    .S({\dds_test_signal/phasereg<11>_rt_1066 , \dds_test_signal/Maccum_phasereg_lut[10] , \dds_test_signal/phasereg<9>_rt_1079 , 
\dds_test_signal/Maccum_phasereg_lut[8] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<10>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[10] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_52.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_52.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_9  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_9/CLK ),
    .I(\dds_test_signal/Result [9]),
    .O(\dds_test_signal/phasereg [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<9>_rt_1079 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_317.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_317.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_8  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_8/CLK ),
    .I(\dds_test_signal/Result [8]),
    .O(\dds_test_signal/phasereg [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<8>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[8] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_53.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_53.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_15  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_15/CLK ),
    .I(\dds_test_signal/Result [15]),
    .O(\dds_test_signal/phasereg [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [15]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<15>_rt_1087 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_313.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_313.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_14  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_14/CLK ),
    .I(\dds_test_signal/Result [14]),
    .O(\dds_test_signal/phasereg [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y12" ))
  \dds_test_signal/Maccum_phasereg_cy<15>  (
    .CI(\dds_test_signal/Maccum_phasereg_cy[11] ),
    .CYINIT(1'b0),
    .CO({\dds_test_signal/Maccum_phasereg_cy[15] , \NLW_dds_test_signal/Maccum_phasereg_cy<15>_CO[2]_UNCONNECTED , 
\NLW_dds_test_signal/Maccum_phasereg_cy<15>_CO[1]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\dds_test_signal/Result [15], \dds_test_signal/Result [14], \dds_test_signal/Result [13], \dds_test_signal/Result [12]}),
    .S({\dds_test_signal/phasereg<15>_rt_1087 , \dds_test_signal/phasereg<14>_rt_1092 , \dds_test_signal/phasereg<13>_rt_1096 , 
\dds_test_signal/Maccum_phasereg_lut[12] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<14>_rt_1092 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_314.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_314.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_13  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_13/CLK ),
    .I(\dds_test_signal/Result [13]),
    .O(\dds_test_signal/phasereg [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<13>_rt_1096 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_315.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_315.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_12  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_12/CLK ),
    .I(\dds_test_signal/Result [12]),
    .O(\dds_test_signal/phasereg [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<12>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[12] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y12" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_51.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_51.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_7  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_7/CLK ),
    .I(\dds_test_signal/Result [7]),
    .O(\dds_test_signal/phasereg [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<7>_rt_1037 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_318.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_318.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_6  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_6/CLK ),
    .I(\dds_test_signal/Result [6]),
    .O(\dds_test_signal/phasereg [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y10" ))
  \dds_test_signal/Maccum_phasereg_cy<7>  (
    .CI(\dds_test_signal/Maccum_phasereg_cy[3] ),
    .CYINIT(1'b0),
    .CO({\dds_test_signal/Maccum_phasereg_cy[7] , \NLW_dds_test_signal/Maccum_phasereg_cy<7>_CO[2]_UNCONNECTED , 
\NLW_dds_test_signal/Maccum_phasereg_cy<7>_CO[1]_UNCONNECTED , \NLW_dds_test_signal/Maccum_phasereg_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\dds_test_signal/Result [7], \dds_test_signal/Result [6], \dds_test_signal/Result [5], \dds_test_signal/Result [4]}),
    .S({\dds_test_signal/phasereg<7>_rt_1037 , \dds_test_signal/Maccum_phasereg_lut[6] , \dds_test_signal/phasereg<5>_rt_1050 , 
\dds_test_signal/Maccum_phasereg_lut[4] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<6>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[6] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_54.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_54.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_5  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_5/CLK ),
    .I(\dds_test_signal/Result [5]),
    .O(\dds_test_signal/phasereg [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \dds_test_signal/phasereg<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/phasereg<5>_rt_1050 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_319.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_319.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/phasereg_4  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/phasereg_4/CLK ),
    .I(\dds_test_signal/Result [4]),
    .O(\dds_test_signal/phasereg [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \dds_test_signal/Maccum_phasereg_lut<4>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_test_signal/phasereg [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\dds_test_signal/Maccum_phasereg_lut[4] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_55.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_55.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_6/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 64'h33CC666633CCCCCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<7>  (
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_A [7]),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_5/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y63" ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[7] , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<2> 
, \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LmR/fa_sum [7], \DUV/block_48kHz/seqmult_LmR/fa_sum [6], \DUV/block_48kHz/seqmult_LmR/fa_sum [5], 
\DUV/block_48kHz/seqmult_LmR/fa_sum [4]}),
    .S({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [7], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [6], 
\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [5], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 64'h3C3C66663C3CCCCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<6>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [6]),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_4/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 64'h0F550FFFF0AAF000 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<5>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [5]),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_3/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y63" ),
    .INIT ( 64'h663C66CC663C66CC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<4>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A [4]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [4])
  );
  X_BUF   \Mmult_n0132_Madd_15/Mmult_n0132_Madd_15_BMUX_Delay  (
    .I(Mmult_n0132_Madd_15),
    .O(Mmult_n0132_Madd_15_0)
  );
  X_BUF   \Mmult_n0132_Madd_15/Mmult_n0132_Madd_15_AMUX_Delay  (
    .I(Mmult_n0132_Madd_14),
    .O(Mmult_n0132_Madd_14_0)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y20" ))
  \Mmult_n0132_Madd_xor<11>  (
    .CI(\Mmult_n0132_Madd_cy[9] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd_xor<11>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd_xor<11>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd_xor<11>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd_xor<11>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd_xor<11>_DI[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd_xor<11>_DI[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd_xor<11>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_Mmult_n0132_Madd_xor<11>_O[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd_xor<11>_O[2]_UNCONNECTED , Mmult_n0132_Madd_15, Mmult_n0132_Madd_14}),
    .S({\NLW_Mmult_n0132_Madd_xor<11>_S[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd_xor<11>_S[2]_UNCONNECTED , 1'b1, 
\Mmult_n0132_P9out<7>_x_test440Hz<7>_not })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFF ))
  \RESET_N_OBUF_1_2.B6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_RESET_N_OBUF_1_2.B6LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \Mmult_n0132_P9out<7>_x_test440Hz<7>_not1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR4(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_19.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_19.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd_cy<5>/Mmult_n0132_Madd_cy<5>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_9),
    .O(Mmult_n0132_Madd_9_0)
  );
  X_BUF   \Mmult_n0132_Madd_cy<5>/Mmult_n0132_Madd_cy<5>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_8),
    .O(Mmult_n0132_Madd_8_0)
  );
  X_BUF   \Mmult_n0132_Madd_cy<5>/Mmult_n0132_Madd_cy<5>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_7),
    .O(Mmult_n0132_Madd_7_0)
  );
  X_BUF   \Mmult_n0132_Madd_cy<5>/Mmult_n0132_Madd_cy<5>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_6),
    .O(Mmult_n0132_Madd_6_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \Mmult_n0132_P9out<2>_x_test440Hz<7>_not1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [2]),
    .ADR4(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_14.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_14.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X30Y18" ))
  \ProtoComp53.CYINITGND  (
    .O(\ProtoComp53.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y18" ))
  \Mmult_n0132_Madd_cy<5>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp53.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd_cy[5] , \NLW_Mmult_n0132_Madd_cy<5>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd_cy<5>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd_cy<5>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1_102 , 1'b1}),
    .O({Mmult_n0132_Madd_9, Mmult_n0132_Madd_8, Mmult_n0132_Madd_7, Mmult_n0132_Madd_6}),
    .S({\Mmult_n0132_P9out<2>_x_test440Hz<7>_not , \Mmult_n0132_P9out<1>_x_test440Hz<7>_not , Mmult_n0132_Madd_lut[3], Mmult_n0132_Madd_lut[2]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 64'h55FF55FF55FF55FF ))
  \Mmult_n0132_P9out<1>_x_test440Hz<7>_not1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ioports16_1/out9 [1]),
    .ADR0(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_13.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_13.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 64'h935F935F935F935F ))
  \Mmult_n0132_Madd_lut<3>  (
    .ADR4(1'b1),
    .ADR0(\ioports16_1/out9 [6]),
    .ADR2(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR1(\ioports16_1/out9 [0]),
    .ADR3(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd_lut[3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 32'hA0A0A0A0 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1  (
    .ADR1(1'b1),
    .ADR0(\ioports16_1/out9 [6]),
    .ADR2(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand1_102 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \Mmult_n0132_Madd_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\ioports16_1/out9 [5]),
    .ADR2(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd_lut[2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y18" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF.A5LUT_O_UNCONNECTED )
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h00000051000000470000003C0000003100000025000000190000000C00000000 ),
    .INIT_01 ( 256'h0000007E0000007D0000007A00000075000000700000006A000000620000005A ),
    .INIT_02 ( 256'h000000620000006A00000070000000750000007A0000007D0000007E0000007F ),
    .INIT_03 ( 256'h0000000C0000001900000025000000310000003C00000047000000510000005A ),
    .INIT_04 ( 256'h000000AF000000B9000000C4000000CF000000DB000000E7000000F400000000 ),
    .INIT_05 ( 256'h0000008200000083000000860000008B00000090000000960000009E000000A6 ),
    .INIT_06 ( 256'h0000009E00000096000000900000008B00000086000000830000008200000081 ),
    .INIT_07 ( 256'h000000F4000000E7000000DB000000CF000000C4000000B9000000AF000000A6 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y22" ))
  \DUV/block_192kHz_dds_38/Mram_sineLUT1  (
    .CLKA(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKA ),
    .CLKB(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKB ),
    .ENA(1'b1),
    .ENB(1'b1),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({1'b0, 1'b0, 1'b0, \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [10], 
\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [9], \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [8], 
\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [7], \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [6], 
\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [5], \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[4]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRA[0]_UNCONNECTED }),
    .ADDRB({1'b0, 1'b0, 1'b0, \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [10], 
\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [9], \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [8], 
\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [7], \NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [6], 
\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [5], \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[4]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_ADDRB[0]_UNCONNECTED }),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[31]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[30]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[29]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[28]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[27]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[26]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[25]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[24]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[23]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[22]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[21]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[20]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[19]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[18]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[17]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[16]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[15]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[14]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[13]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[12]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[11]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[10]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[9]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[8]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[7]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[6]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[5]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[4]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIB[0]_UNCONNECTED }),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DIPB[0]_UNCONNECTED }),
    .DOA({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[31]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[30]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[29]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[28]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[27]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[26]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[25]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[24]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[23]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[22]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[21]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[20]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[19]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[18]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[17]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[16]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[15]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[14]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[13]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[12]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[11]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[10]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[9]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOA[8]_UNCONNECTED , 
\DUV/block_192kHz/outsine_38 [7], \DUV/block_192kHz/outsine_38 [6], \DUV/block_192kHz/outsine_38 [5], \DUV/block_192kHz/outsine_38 [4], 
\DUV/block_192kHz/outsine_38 [3], \DUV/block_192kHz/outsine_38 [2], \DUV/block_192kHz/outsine_38 [1], \DUV/block_192kHz/outsine_38 [0]}),
    .DOB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[31]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[30]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[29]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[28]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[27]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[26]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[25]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[24]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[23]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[22]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[21]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[20]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[19]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[18]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[17]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[16]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[15]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[14]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[13]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[12]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[11]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[10]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[9]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOB[8]_UNCONNECTED , 
\DUV/block_192kHz/outsine_19 [7], \DUV/block_192kHz/outsine_19 [6], \DUV/block_192kHz/outsine_19 [5], \DUV/block_192kHz/outsine_19 [4], 
\DUV/block_192kHz/outsine_19 [3], \DUV/block_192kHz/outsine_19 [2], \DUV/block_192kHz/outsine_19 [1], \DUV/block_192kHz/outsine_19 [0]}),
    .DOPA({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPA[0]_UNCONNECTED }),
    .DOPB({\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[3]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[1]_UNCONNECTED , \NLW_DUV/block_192kHz_dds_38/Mram_sineLUT1_DOPB[0]_UNCONNECTED }),
    .WEA({1'b0, 1'b0, 1'b0, 1'b0}),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_BUF   \Mmult_n0132_Madd_cy<9>/Mmult_n0132_Madd_cy<9>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_13),
    .O(Mmult_n0132_Madd_13_0)
  );
  X_BUF   \Mmult_n0132_Madd_cy<9>/Mmult_n0132_Madd_cy<9>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_12),
    .O(Mmult_n0132_Madd_12_0)
  );
  X_BUF   \Mmult_n0132_Madd_cy<9>/Mmult_n0132_Madd_cy<9>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_11),
    .O(Mmult_n0132_Madd_11_0)
  );
  X_BUF   \Mmult_n0132_Madd_cy<9>/Mmult_n0132_Madd_cy<9>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_10),
    .O(Mmult_n0132_Madd_10_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \Mmult_n0132_P9out<6>_x_test440Hz<7>_not1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out9 [6]),
    .ADR1(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_18.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_18.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y19" ))
  \Mmult_n0132_Madd_cy<9>  (
    .CI(\Mmult_n0132_Madd_cy[5] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd_cy[9] , \NLW_Mmult_n0132_Madd_cy<9>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd_cy<9>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd_cy<9>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Mmult_n0132_Madd_13, Mmult_n0132_Madd_12, Mmult_n0132_Madd_11, Mmult_n0132_Madd_10}),
    .S({\Mmult_n0132_P9out<6>_x_test440Hz<7>_not , \Mmult_n0132_P9out<5>_x_test440Hz<7>_not , \Mmult_n0132_P9out<4>_x_test440Hz<7>_not , 
\Mmult_n0132_P9out<3>_x_test440Hz<7>_not })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \Mmult_n0132_P9out<5>_x_test440Hz<7>_not1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\ioports16_1/out9 [5]),
    .ADR1(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_17.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_17.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 64'h3F3F3F3F3F3F3F3F ))
  \Mmult_n0132_P9out<4>_x_test440Hz<7>_not1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\ioports16_1/out9 [4]),
    .ADR2(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_16.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_16.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \Mmult_n0132_P9out<3>_x_test440Hz<7>_not1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [3]),
    .ADR3(\test440Hz[7] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<7>_not )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y19" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_15.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_15.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<11>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [11]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<11>_rt_193 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_114.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_114.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y42" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_12877 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_12886 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8> }),
    .S({\LM4550_controler_1/count_reg<11>_rt_193 , \LM4550_controler_1/count_reg<10>_rt_202 , \LM4550_controler_1/count_reg<9>_rt_208 , 
\LM4550_controler_1/count_reg<8>_rt_207 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<10>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [10]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<10>_rt_202 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_115.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_115.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<9>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [9]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<9>_rt_208 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_116.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_116.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<8>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [8]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<8>_rt_207 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_117.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_117.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<3>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [3]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<3>_rt_149 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_122.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_122.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X50Y40" ))
  \ProtoComp56.CYINITGND  (
    .O(\ProtoComp56.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y40" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp56.CYINITGND.0 ),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_12868 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0> }),
    .S({\LM4550_controler_1/count_reg<3>_rt_149 , \LM4550_controler_1/count_reg<2>_rt_156 , \LM4550_controler_1/count_reg<1>_rt_162 , 
\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<2>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<2>_rt_156 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_123.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_123.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<1>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [1]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<1>_rt_162 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_124.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_124.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 64'h3333333333333333 ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [0]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y40" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_16.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_16.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<7>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [7]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<7>_rt_171 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_118.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_118.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y41" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<3>_12868 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_12877 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4> }),
    .S({\LM4550_controler_1/count_reg<7>_rt_171 , \LM4550_controler_1/count_reg<6>_rt_180 , \LM4550_controler_1/count_reg<5>_rt_186 , 
\LM4550_controler_1/count_reg<4>_rt_185 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<6>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [6]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<6>_rt_180 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_119.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_119.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<5>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [5]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<5>_rt_186 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_120.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_120.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [4]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<4>_rt_185 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_121.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_121.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_H<2>/DUV/block_192kHz/seqmult_LI_R/reg_H<2>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/fa_sum<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 64'h66663CCC66663CCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<3>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [3]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X24Y42" ))
  \ProtoComp59.CYINITGND  (
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H<2>/ProtoComp59.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y42" ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_R/reg_H<2>/ProtoComp59.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[3] , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<2> , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_R/fa_sum [3], \DUV/block_192kHz/seqmult_LI_R/fa_sum [2], \DUV/block_192kHz/seqmult_LI_R/fa_sum [1], 
\DUV/block_192kHz/seqmult_LI_R/fa_sum [0]}),
    .S({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [3], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [2], 
\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [1], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 64'h3C3C33CC3C3CCCCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<2>  (
    .ADR0(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_A [2]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 64'h396C6C6C396C6C6C ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<1>  (
    .ADR5(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A [1]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y42" ),
    .INIT ( 64'h33C33CCC3CCC3CCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<0>  (
    .ADR0(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [0]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [0])
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<15>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [15]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<15>_rt_215 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_110.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_110.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y43" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<11>_12886 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_12895 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12> }),
    .S({\LM4550_controler_1/count_reg<15>_rt_215 , \LM4550_controler_1/count_reg<14>_rt_224 , \LM4550_controler_1/count_reg<13>_rt_230 , 
\LM4550_controler_1/count_reg<12>_rt_229 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<14>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [14]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<14>_rt_224 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_111.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_111.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<13>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [13]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<13>_rt_230 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_112.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_112.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<12>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [12]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<12>_rt_229 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_113.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_113.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<19>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [19]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<19>_rt_237 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_106.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_106.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y44" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<15>_12895 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_12904 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16> }),
    .S({\LM4550_controler_1/count_reg<19>_rt_237 , \LM4550_controler_1/count_reg<18>_rt_246 , \LM4550_controler_1/count_reg<17>_rt_252 , 
\LM4550_controler_1/count_reg<16>_rt_251 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<18>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [18]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<18>_rt_246 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_107.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_107.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<17>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [17]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<17>_rt_252 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_108.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_108.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<16>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [16]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<16>_rt_251 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_109.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_109.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21>_0 )
  );
  X_BUF 
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>/LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count_reg<23>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count_reg [23]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<23>_rt_259 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_102.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_102.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y45" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<19>_12904 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_12913 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20> }),
    .S({\LM4550_controler_1/count_reg<23>_rt_259 , \LM4550_controler_1/count_reg<22>_rt_268 , \LM4550_controler_1/count_reg<21>_rt_274 , 
\LM4550_controler_1/count_reg<20>_rt_273 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count_reg<22>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count_reg [22]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<22>_rt_268 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_103.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_103.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count_reg<21>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count_reg [21]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<21>_rt_274 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_104.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_104.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count_reg<20>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count_reg [20]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<20>_rt_273 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_105.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_105.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 64'h33CC33CC6666CCCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<7>  (
    .ADR2(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [7]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y43" ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[7] , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<2> , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_R/fa_sum [7], \DUV/block_192kHz/seqmult_LI_R/fa_sum [6], \DUV/block_192kHz/seqmult_LI_R/fa_sum [5], 
\DUV/block_192kHz/seqmult_LI_R/fa_sum [4]}),
    .S({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [7], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [6], 
\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [5], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 64'h3C3C33CC3C3CCCCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<6>  (
    .ADR0(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_A [6]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 64'h5A555AAA5AAA5AAA ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<5>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_A [5]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y43" ),
    .INIT ( 64'h663C66CC663C66CC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<4>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [4]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_10  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_10/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [11]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'h66663CCC66663CCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<11>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [11]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_9  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_9/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [10]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y44" ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[11] , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<2> , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_R/fa_sum [11], \DUV/block_192kHz/seqmult_LI_R/fa_sum [10], \DUV/block_192kHz/seqmult_LI_R/fa_sum [9], 
\DUV/block_192kHz/seqmult_LI_R/fa_sum [8]}),
    .S({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [11], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [10], 
\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [9], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'h3C3C66663C3CCCCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<10>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [10]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_8/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [9]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'h553F553FAAC0AAC0 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<9>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [9]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9>_0 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [8]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'h663C66CC663C66CC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<8>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [8]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_14  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_14/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [15]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'h33CC666633CCCCCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<15>  (
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_A [15]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_13  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_13/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [14]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y45" ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[15] , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<2> , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_R/fa_sum [15], \DUV/block_192kHz/seqmult_LI_R/fa_sum [14], \DUV/block_192kHz/seqmult_LI_R/fa_sum [13], 
\DUV/block_192kHz/seqmult_LI_R/fa_sum [12]}),
    .S({\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [15], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [14], 
\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [13], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'h3C3C66663C3CCCCC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<14>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [14]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_12  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_12/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [13]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'h0F550FFFF0AAF000 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<13>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [13]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13>_0 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_11  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_11/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [12]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'h663C66CC663C66CC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<12>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [12]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 64'h55AA5A5A55AAAAAA ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<7>  (
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y36" ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy[7] , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<2> , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_M/fa_sum [7], \DUV/block_192kHz/seqmult_LI_M/fa_sum [6], \DUV/block_192kHz/seqmult_LI_M/fa_sum [5], 
\DUV/block_192kHz/seqmult_LI_M/fa_sum [4]}),
    .S({\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [7], \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [6], 
\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [5], \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 64'h3C663C663CCC3CCC ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<6>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/reg_A [6]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 64'h3C333CCC3CCC3CCC ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<5>  (
    .ADR0(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_A [5]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y36" ),
    .INIT ( 64'h0FF078780FF07878 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<4>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [4]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [4])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_H<2>/DUV/block_192kHz/seqmult_LI_M/reg_H<2>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/fa_sum<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 64'h00FFFF003F3FC0C0 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<3>  (
    .ADR0(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3>_0 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X12Y35" ))
  \ProtoComp59.CYINITGND.1  (
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H<2>/ProtoComp59.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y35" ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_M/reg_H<2>/ProtoComp59.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy[3] , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<2> , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_M/fa_sum [3], \DUV/block_192kHz/seqmult_LI_M/fa_sum [2], \DUV/block_192kHz/seqmult_LI_M/fa_sum [1], 
\DUV/block_192kHz/seqmult_LI_M/fa_sum [0]}),
    .S({\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [3], \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [2], 
\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [1], \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 64'h3C3C3C3C33CCCCCC ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<2>  (
    .ADR0(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_A [2]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 64'h36363C3CC6C6CCCC ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<1>  (
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_A [1]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y35" ),
    .INIT ( 64'h663C66CC663C66CC ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<0>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_A [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_3  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_3/CLK ),
    .I(\DUV/interpol4x_LmR/Result [3]),
    .O(\DUV/interpol4x_LmR/accum [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [3]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<3>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X26Y52" ))
  \ProtoComp63.CYINITGND  (
    .O(\ProtoComp63.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_2  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_2/CLK ),
    .I(\DUV/interpol4x_LmR/Result [2]),
    .O(\DUV/interpol4x_LmR/accum [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y52" ))
  \DUV/interpol4x_LmR/Maccum_accum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp63.CYINITGND.0 ),
    .CO({\DUV/interpol4x_LmR/Maccum_accum_cy[3] , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Maccum_accum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<0> }),
    .O({\DUV/interpol4x_LmR/Result [3], \DUV/interpol4x_LmR/Result [2], \DUV/interpol4x_LmR/Result [1], \DUV/interpol4x_LmR/Result [0]}),
    .S({\DUV/interpol4x_LmR/Maccum_accum_lut [3], \DUV/interpol4x_LmR/Maccum_accum_lut [2], \DUV/interpol4x_LmR/Maccum_accum_lut [1], 
\DUV/interpol4x_LmR/Maccum_accum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [2]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<2>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_1  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_1/CLK ),
    .I(\DUV/interpol4x_LmR/Result [1]),
    .O(\DUV/interpol4x_LmR/accum [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [1]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<1>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_0  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_0/CLK ),
    .I(\DUV/interpol4x_LmR/Result [0]),
    .O(\DUV/interpol4x_LmR/accum [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y52" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [0]),
    .ADR4(1'b1),
    .ADR2(\DUV/interpol4x_LmR/diff<0>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_7  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_7/CLK ),
    .I(\DUV/interpol4x_LmR/Result [7]),
    .O(\DUV/interpol4x_LmR/accum [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [7]),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<7>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_6  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_6/CLK ),
    .I(\DUV/interpol4x_LmR/Result [6]),
    .O(\DUV/interpol4x_LmR/accum [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y53" ))
  \DUV/interpol4x_LmR/Maccum_accum_cy<7>  (
    .CI(\DUV/interpol4x_LmR/Maccum_accum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LmR/Maccum_accum_cy[7] , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Maccum_accum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<0> }),
    .O({\DUV/interpol4x_LmR/Result [7], \DUV/interpol4x_LmR/Result [6], \DUV/interpol4x_LmR/Result [5], \DUV/interpol4x_LmR/Result [4]}),
    .S({\DUV/interpol4x_LmR/Maccum_accum_lut [7], \DUV/interpol4x_LmR/Maccum_accum_lut [6], \DUV/interpol4x_LmR/Maccum_accum_lut [5], 
\DUV/interpol4x_LmR/Maccum_accum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [6]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<6>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_5  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_5/CLK ),
    .I(\DUV/interpol4x_LmR/Result [5]),
    .O(\DUV/interpol4x_LmR/accum [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [5]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<5>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_4  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_4/CLK ),
    .I(\DUV/interpol4x_LmR/Result [4]),
    .O(\DUV/interpol4x_LmR/accum [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y53" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [4]),
    .ADR4(1'b1),
    .ADR2(\DUV/interpol4x_LmR/diff<4>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_11  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_11/CLK ),
    .I(\DUV/interpol4x_LmR/Result [11]),
    .O(\DUV/interpol4x_LmR/accum [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [11]),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<11>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_10  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_10/CLK ),
    .I(\DUV/interpol4x_LmR/Result [10]),
    .O(\DUV/interpol4x_LmR/accum [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y54" ))
  \DUV/interpol4x_LmR/Maccum_accum_cy<11>  (
    .CI(\DUV/interpol4x_LmR/Maccum_accum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LmR/Maccum_accum_cy[11] , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Maccum_accum_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<0> }),
    .O({\DUV/interpol4x_LmR/Result [11], \DUV/interpol4x_LmR/Result [10], \DUV/interpol4x_LmR/Result [9], \DUV/interpol4x_LmR/Result [8]}),
    .S({\DUV/interpol4x_LmR/Maccum_accum_lut [11], \DUV/interpol4x_LmR/Maccum_accum_lut [10], \DUV/interpol4x_LmR/Maccum_accum_lut [9], 
\DUV/interpol4x_LmR/Maccum_accum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [10]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<10>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_9  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_9/CLK ),
    .I(\DUV/interpol4x_LmR/Result [9]),
    .O(\DUV/interpol4x_LmR/accum [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [9]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<9>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_8  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_8/CLK ),
    .I(\DUV/interpol4x_LmR/Result [8]),
    .O(\DUV/interpol4x_LmR/accum [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y54" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [8]),
    .ADR4(1'b1),
    .ADR2(\DUV/interpol4x_LmR/diff<8>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [8])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y37" ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>  (
    .CI(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[2]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[2]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_DI[0]_UNCONNECTED }),
    .O({\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_O[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_O[2]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_O[1]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_M/fa_sum [8]}),
    .S({\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_S[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_S[2]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_xor<8>_S[1]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [8]})
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_H_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/fa_sum [8]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .SRST(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y37" ),
    .INIT ( 64'h00FFFF003F3FC0C0 ))
  \DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut<8>  (
    .ADR0(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8>_0 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_17  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_17/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [18]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y46" ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[2]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_DI[2]_UNCONNECTED , \NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<0> }),
    .O({\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_O[3]_UNCONNECTED , \DUV/block_192kHz/seqmult_LI_R/fa_sum [18], 
\DUV/block_192kHz/seqmult_LI_R/fa_sum [17], \DUV/block_192kHz/seqmult_LI_R/fa_sum [16]}),
    .S({\NLW_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>_S[3]_UNCONNECTED , \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [18], 
\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [17], \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y46" ),
    .INIT ( 64'h55AA55AA3FC03FC0 ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<18>  (
    .ADR4(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18>_0 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_16  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_16/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y46" ),
    .INIT ( 64'h39396C6C6C6C6C6C ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<17>  (
    .ADR3(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H_15  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_15/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/fa_sum [16]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .SRST(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y46" ),
    .INIT ( 64'h663366CC66CC66CC ))
  \DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut<16>  (
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [16]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .O(\DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_lut [16])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_15  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_15/CLK ),
    .I(\DUV/interpol4x_LmR/Result [15]),
    .O(\DUV/interpol4x_LmR/accum [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [15]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<15>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_14  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_14/CLK ),
    .I(\DUV/interpol4x_LmR/Result [14]),
    .O(\DUV/interpol4x_LmR/accum [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y55" ))
  \DUV/interpol4x_LmR/Maccum_accum_cy<15>  (
    .CI(\DUV/interpol4x_LmR/Maccum_accum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LmR/Maccum_accum_cy[15] , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Maccum_accum_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Maccum_accum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<0> }),
    .O({\DUV/interpol4x_LmR/Result [15], \DUV/interpol4x_LmR/Result [14], \DUV/interpol4x_LmR/Result [13], \DUV/interpol4x_LmR/Result [12]}),
    .S({\DUV/interpol4x_LmR/Maccum_accum_lut [15], \DUV/interpol4x_LmR/Maccum_accum_lut [14], \DUV/interpol4x_LmR/Maccum_accum_lut [13], 
\DUV/interpol4x_LmR/Maccum_accum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<14>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [14]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<14>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_13  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_13/CLK ),
    .I(\DUV/interpol4x_LmR/Result [13]),
    .O(\DUV/interpol4x_LmR/accum [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [13]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<13>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_12  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_12/CLK ),
    .I(\DUV/interpol4x_LmR/Result [12]),
    .O(\DUV/interpol4x_LmR/accum [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y55" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [12]),
    .ADR4(1'b1),
    .ADR2(\DUV/interpol4x_LmR/diff<12>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [12])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_7/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q7 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 64'hCCCCCCCC00000000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<7>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/Q [7]),
    .ADR4(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [7])
  );
  X_FF #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_6/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q6 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X28Y62" ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [3]),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[3]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_xor<7>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LmR/Mcount_Q7 , \DUV/block_48kHz/seqmult_LmR/Mcount_Q6 , \DUV/block_48kHz/seqmult_LmR/Mcount_Q5 , 
\DUV/block_48kHz/seqmult_LmR/Mcount_Q4 }),
    .S({\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [7], \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [6], \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [5], 
\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<6>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [6]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_181.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_181.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_5/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q5 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [5]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_182.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_182.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_4/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q4 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 64'hFF000000FF000000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [4]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y62" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_183.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_183.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_3/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q3 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 64'hFF000000FF000000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [3]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_184.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_184.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_2/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q2 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X28Y61" ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CO({\DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy [3], \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Mcount_Q_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LmR/Mcount_Q3 , \DUV/block_48kHz/seqmult_LmR/Mcount_Q2 , \DUV/block_48kHz/seqmult_LmR/Mcount_Q1 , 
\DUV/block_48kHz/seqmult_LmR/Mcount_Q }),
    .S({\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [3], \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [2], \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [1], 
\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [2]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_185.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_185.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_1/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q1 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<1>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [1]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_186.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_186.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/Q_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_0/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/Mcount_Q ),
    .O(\DUV/block_48kHz/seqmult_LmR/Q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 64'hFFFF3333FFFF3333 ))
  \DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut<0>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [0]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Mcount_Q_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_187.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_187.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_3/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount3 ),
    .O(\clken48k192k/clkdivcount [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \clken48k192k/Mcount_clkdivcount_lut<3>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [3]),
    .ADR1(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_4.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_4.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_2/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount2 ),
    .O(\clken48k192k/clkdivcount [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y52" ))
  \clken48k192k/Mcount_clkdivcount_cy<3>  (
    .CI(1'b0),
    .CYINIT(run_genclock_inv_inv),
    .CO({\clken48k192k/Mcount_clkdivcount_cy[3] , \NLW_clken48k192k/Mcount_clkdivcount_cy<3>_CO[2]_UNCONNECTED , 
\NLW_clken48k192k/Mcount_clkdivcount_cy<3>_CO[1]_UNCONNECTED , \NLW_clken48k192k/Mcount_clkdivcount_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\clken48k192k/Mcount_clkdivcount3 , \clken48k192k/Mcount_clkdivcount2 , \clken48k192k/Mcount_clkdivcount1 , \clken48k192k/Mcount_clkdivcount 
}),
    .S({\clken48k192k/Mcount_clkdivcount_lut [3], \clken48k192k/Mcount_clkdivcount_lut [2], \clken48k192k/Mcount_clkdivcount_lut [1], 
\clken48k192k/Mcount_clkdivcount_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hFF000000FF000000 ))
  \clken48k192k/Mcount_clkdivcount_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [2]),
    .ADR3(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_3.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_3.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_1/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount1 ),
    .O(\clken48k192k/clkdivcount [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \clken48k192k/Mcount_clkdivcount_lut<1>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [1]),
    .ADR1(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_2.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_2.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_0/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount ),
    .O(\clken48k192k/clkdivcount [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hFF000000FF000000 ))
  \clken48k192k/Mcount_clkdivcount_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [0]),
    .ADR3(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_7/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount7 ),
    .O(\clken48k192k/clkdivcount [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hFF000000FF000000 ))
  \clken48k192k/Mcount_clkdivcount_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [7]),
    .ADR3(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_8.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_8.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_6/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount6 ),
    .O(\clken48k192k/clkdivcount [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y53" ))
  \clken48k192k/Mcount_clkdivcount_cy<7>  (
    .CI(\clken48k192k/Mcount_clkdivcount_cy[3] ),
    .CYINIT(1'b0),
    .CO({\clken48k192k/Mcount_clkdivcount_cy[7] , \NLW_clken48k192k/Mcount_clkdivcount_cy<7>_CO[2]_UNCONNECTED , 
\NLW_clken48k192k/Mcount_clkdivcount_cy<7>_CO[1]_UNCONNECTED , \NLW_clken48k192k/Mcount_clkdivcount_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\clken48k192k/Mcount_clkdivcount7 , \clken48k192k/Mcount_clkdivcount6 , \clken48k192k/Mcount_clkdivcount5 , \clken48k192k/Mcount_clkdivcount4 
}),
    .S({\clken48k192k/Mcount_clkdivcount_lut [7], \clken48k192k/Mcount_clkdivcount_lut [6], \clken48k192k/Mcount_clkdivcount_lut [5], 
\clken48k192k/Mcount_clkdivcount_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \clken48k192k/Mcount_clkdivcount_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\clken48k192k/clkdivcount [6]),
    .ADR2(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_7.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_7.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_5/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount5 ),
    .O(\clken48k192k/clkdivcount [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \clken48k192k/Mcount_clkdivcount_lut<5>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [5]),
    .ADR1(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_6.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_6.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 1'b0 ))
  \clken48k192k/clkdivcount_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48k192k/clkdivcount_4/CLK ),
    .I(\clken48k192k/Mcount_clkdivcount4 ),
    .O(\clken48k192k/clkdivcount [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \clken48k192k/Mcount_clkdivcount_lut<4>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\clken48k192k/clkdivcount [4]),
    .ADR1(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\clken48k192k/Mcount_clkdivcount_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_5.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_5.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_19  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_19/CLK ),
    .I(\DUV/interpol4x_LmR/Result [19]),
    .O(\DUV/interpol4x_LmR/accum [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<19>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [19]),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LmR/diff<18>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [19])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_18  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_18/CLK ),
    .I(\DUV/interpol4x_LmR/Result [18]),
    .O(\DUV/interpol4x_LmR/accum [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y56" ))
  \DUV/interpol4x_LmR/Maccum_accum_xor<19>  (
    .CI(\DUV/interpol4x_LmR/Maccum_accum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[3]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/interpol4x_LmR/Maccum_accum_xor<19>_DI[3]_UNCONNECTED , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<0> }),
    .O({\DUV/interpol4x_LmR/Result [19], \DUV/interpol4x_LmR/Result [18], \DUV/interpol4x_LmR/Result [17], \DUV/interpol4x_LmR/Result [16]}),
    .S({\DUV/interpol4x_LmR/Maccum_accum_lut [19], \DUV/interpol4x_LmR/Maccum_accum_lut [18], \DUV/interpol4x_LmR/Maccum_accum_lut [17], 
\DUV/interpol4x_LmR/Maccum_accum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [18]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LmR/diff<18>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_17  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_17/CLK ),
    .I(\DUV/interpol4x_LmR/Result [17]),
    .O(\DUV/interpol4x_LmR/accum [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/accum [17]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/diff<17>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/accum_16  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/accum_16/CLK ),
    .I(\DUV/interpol4x_LmR/Result [16]),
    .O(\DUV/interpol4x_LmR/accum [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y56" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \DUV/interpol4x_LmR/Maccum_accum_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LmR/accum [16]),
    .ADR4(1'b1),
    .ADR2(\DUV/interpol4x_LmR/diff<16>_0 ),
    .O(\DUV/interpol4x_LmR/Maccum_accum_lut [16])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_2/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [3]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 64'hBB47AA56BBB7FFF3 ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<3>  (
    .ADR3(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR5(rightins[3]),
    .ADR1(leftins[3]),
    .ADR0(sw1_IBUF_0),
    .ADR4(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [3])
  );
  X_ONE #(
    .LOC ( "SLICE_X44Y67" ))
  \ProtoComp83.CYINITVCC  (
    .O(\ProtoComp83.CYINITVCC.1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_1/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [2]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y67" ))
  \DUV/block_48kHz/Msub_temp_LmR_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp83.CYINITVCC.1 ),
    .CO({\DUV/block_48kHz/Msub_temp_LmR_cy[3] , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LmR [3], \DUV/block_48kHz/temp_LmR [2], \DUV/block_48kHz/temp_LmR [1], 
\NLW_DUV/block_48kHz/Msub_temp_LmR_cy<3>_O[0]_UNCONNECTED }),
    .S({\DUV/block_48kHz/Msub_temp_LmR_lut [3], \DUV/block_48kHz/Msub_temp_LmR_lut [2], \DUV/block_48kHz/Msub_temp_LmR_lut [1], 
\DUV/block_48kHz/Msub_temp_LmR_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 64'hF0FAF5FF0F36C6FF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<2>  (
    .ADR2(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR3(rightins[2]),
    .ADR4(leftins[2]),
    .ADR5(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_0/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [1]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 64'h99AFC9FF999CFAFF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<1>  (
    .ADR1(sw0_IBUF_0),
    .ADR5(sw2_IBUF_0),
    .ADR3(rightins[1]),
    .ADR4(leftins[1]),
    .ADR0(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y67" ),
    .INIT ( 64'hCC33DDD2EE1EFFFF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<0>  (
    .ADR1(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR5(rightins[0]),
    .ADR4(leftins[0]),
    .ADR3(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_10  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_10/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [11]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'hF20DF23EF7F7F73B ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<11>  (
    .ADR3(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR5(rightins[11]),
    .ADR1(leftins[11]),
    .ADR2(sw1_IBUF_0),
    .ADR0(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_9  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_9/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [10]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y69" ))
  \DUV/block_48kHz/Msub_temp_LmR_cy<11>  (
    .CI(\DUV/block_48kHz/Msub_temp_LmR_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/Msub_temp_LmR_cy[11] , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Msub_temp_LmR_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LmR [11], \DUV/block_48kHz/temp_LmR [10], \DUV/block_48kHz/temp_LmR [9], \DUV/block_48kHz/temp_LmR [8]}),
    .S({\DUV/block_48kHz/Msub_temp_LmR_lut [11], \DUV/block_48kHz/Msub_temp_LmR_lut [10], \DUV/block_48kHz/Msub_temp_LmR_lut [9], 
\DUV/block_48kHz/Msub_temp_LmR_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'h9ACF9F9F99FF9CAF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<10>  (
    .ADR1(sw0_IBUF_0),
    .ADR5(sw2_IBUF_0),
    .ADR2(rightins[10]),
    .ADR3(leftins[10]),
    .ADR0(sw1_IBUF_0),
    .ADR4(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_8  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_8/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [9]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'hF0F3FFF32D2E777B ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<9>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR1(rightins[9]),
    .ADR4(leftins[9]),
    .ADR2(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_7/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [8]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y69" ),
    .INIT ( 64'hCCFC3356CFFF9AFF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<8>  (
    .ADR1(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR3(rightins[8]),
    .ADR5(leftins[8]),
    .ADR4(sw1_IBUF_0),
    .ADR0(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_6/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [7]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 64'hABAB6754FBFB37FB ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<7>  (
    .ADR0(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR5(rightins[7]),
    .ADR1(leftins[7]),
    .ADR4(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_5/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [6]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y68" ))
  \DUV/block_48kHz/Msub_temp_LmR_cy<7>  (
    .CI(\DUV/block_48kHz/Msub_temp_LmR_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/Msub_temp_LmR_cy[7] , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Msub_temp_LmR_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LmR [7], \DUV/block_48kHz/temp_LmR [6], \DUV/block_48kHz/temp_LmR [5], \DUV/block_48kHz/temp_LmR [4]}),
    .S({\DUV/block_48kHz/Msub_temp_LmR_lut [7], \DUV/block_48kHz/Msub_temp_LmR_lut [6], \DUV/block_48kHz/Msub_temp_LmR_lut [5], 
\DUV/block_48kHz/Msub_temp_LmR_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 64'hFFFF05AF0C3FF66F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<6>  (
    .ADR5(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR2(rightins[6]),
    .ADR3(leftins[6]),
    .ADR4(sw1_IBUF_0),
    .ADR0(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_4/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [5]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 64'hAA55AF9CFA36FFFF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<5>  (
    .ADR0(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR5(rightins[5]),
    .ADR4(leftins[5]),
    .ADR3(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_3/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [4]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y68" ),
    .INIT ( 64'hF15BFD57F10EFDFD ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<4>  (
    .ADR2(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR4(rightins[4]),
    .ADR0(leftins[4]),
    .ADR3(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [4])
  );
  X_BUF   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>/Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_DMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<11> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<11>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 64'h3333333333333333 ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\n0162<12>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_52.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_52.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y60" ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>  (
    .CI(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_13248 ),
    .CYINIT(1'b0),
    .CO({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_13253 , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\mono_digital_mix[18]_unary_minus_24_OUT<11> , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_O[2]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_O[1]_UNCONNECTED , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_O[0]_UNCONNECTED 
}),
    .S({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<11> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10> , 
\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<11>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<10> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_51.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_51.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<10>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<9> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_50.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_50.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<9>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<8> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y60" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_49.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_49.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>/Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_DMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<15> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<15>_0 )
  );
  X_BUF   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>/Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<14> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<14>_0 )
  );
  X_BUF   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>/Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_BMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<13> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<13>_0 )
  );
  X_BUF   \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>/Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_AMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<12> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 64'h3333333333333333 ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\n0162<16>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_56.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_56.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y61" ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>  (
    .CI(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<11>_13253 ),
    .CYINIT(1'b0),
    .CO({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_13254 , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\mono_digital_mix[18]_unary_minus_24_OUT<15> , \mono_digital_mix[18]_unary_minus_24_OUT<14> , \mono_digital_mix[18]_unary_minus_24_OUT<13> , 
\mono_digital_mix[18]_unary_minus_24_OUT<12> }),
    .S({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<15> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> , 
\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<15>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<14> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_55.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_55.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<14>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<13> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_54.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_54.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<13>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<12> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y61" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_53.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_53.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_14  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_14/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 64'hABABFBFB675437FB ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<15>  (
    .ADR0(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR4(rightins[15]),
    .ADR1(leftins[15]),
    .ADR5(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_13  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_13/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y70" ))
  \DUV/block_48kHz/Msub_temp_LmR_cy<15>  (
    .CI(\DUV/block_48kHz/Msub_temp_LmR_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/Msub_temp_LmR_cy[15] , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Msub_temp_LmR_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LmR [15], \DUV/block_48kHz/temp_LmR [14], \DUV/block_48kHz/temp_LmR [13], \DUV/block_48kHz/temp_LmR [12]}),
    .S({\DUV/block_48kHz/Msub_temp_LmR_lut [15], \DUV/block_48kHz/Msub_temp_LmR_lut [14], \DUV/block_48kHz/Msub_temp_LmR_lut [13], 
\DUV/block_48kHz/Msub_temp_LmR_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 64'hCC39FF5FCF3ACF6F ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<14>  (
    .ADR3(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR2(rightins[14]),
    .ADR4(leftins[14]),
    .ADR1(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_12  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_12/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [13]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 64'hAA55EE1EBBB4FFFF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<13>  (
    .ADR3(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR5(rightins[13]),
    .ADR4(leftins[13]),
    .ADR0(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_11  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_11/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [12]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y70" ),
    .INIT ( 64'h9C99AFFF9F9A9FCF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<12>  (
    .ADR0(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR2(rightins[12]),
    .ADR4(leftins[12]),
    .ADR1(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_10  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_10/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [11]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 64'h666633CC6666CCCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<11>  (
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_A [11]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_9  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_9/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [10]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y64" ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[11] , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<3> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<2> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<1> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LmR/fa_sum [11], \DUV/block_48kHz/seqmult_LmR/fa_sum [10], \DUV/block_48kHz/seqmult_LmR/fa_sum [9], 
\DUV/block_48kHz/seqmult_LmR/fa_sum [8]}),
    .S({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [11], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [10], 
\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [9], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 64'h66663CCC66663CCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<10>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A [10]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_8  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_8/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [9]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 64'h0F330FFFF0CCF000 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<9>  (
    .ADR0(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [9]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_7/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [8]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y64" ),
    .INIT ( 64'h5A3C5A3C5AF05AF0 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<8>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [8]),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [8])
  );
  X_FF #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q3 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<3>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_255.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_255.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q2 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y45" ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [3], \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_R/Mcount_Q3 , \DUV/block_192kHz/seqmult_LI_R/Mcount_Q2 , \DUV/block_192kHz/seqmult_LI_R/Mcount_Q1 , 
\DUV/block_192kHz/seqmult_LI_R/Mcount_Q }),
    .S({\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [3], \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [2], 
\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [1], \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'hFF000000FF000000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [2]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_256.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_256.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q1 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<1>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [1]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_257.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_257.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 64'hFFFF0F0FFFFF0F0F ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_258.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_258.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_14  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_14/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 64'h33CC666633CCCCCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<15>  (
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_A [15]),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_13  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_13/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y65" ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[15] , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<3> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<2> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<1> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LmR/fa_sum [15], \DUV/block_48kHz/seqmult_LmR/fa_sum [14], \DUV/block_48kHz/seqmult_LmR/fa_sum [13], 
\DUV/block_48kHz/seqmult_LmR/fa_sum [12]}),
    .S({\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [15], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [14], 
\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [13], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 64'h3C3C66663C3CCCCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<14>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [14]),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_12  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_12/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [13]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 64'h0F550FFFF0AAF000 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<13>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [13]),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_11  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_11/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [12]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y65" ),
    .INIT ( 64'h663366CC66CC66CC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<12>  (
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_A [12]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_17  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_17/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [18]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X34Y66" ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[2]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_DI[2]_UNCONNECTED , \NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<1> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<0> }),
    .O({\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_O[3]_UNCONNECTED , \DUV/block_48kHz/seqmult_LmR/fa_sum [18], 
\DUV/block_48kHz/seqmult_LmR/fa_sum [17], \DUV/block_48kHz/seqmult_LmR/fa_sum [16]}),
    .S({\NLW_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>_S[3]_UNCONNECTED , \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [18], 
\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [17], \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 64'h66663CCC66663CCC ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<18>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>_0 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_16  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_16/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [16]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 64'h0F550FFFF0AAF000 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<17>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_H_15  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_15/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/fa_sum [16]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y66" ),
    .INIT ( 64'h1EB41EB45AF05AF0 ))
  \DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut<16>  (
    .ADR4(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [16]),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_H [16]),
    .O(\DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_lut [16])
  );
  X_FF #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q7 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'hFFFF000000000000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/Q [7]),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [7])
  );
  X_FF #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q6 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y46" ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_cy [3]),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[3]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[2]_UNCONNECTED 
, \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_R/Mcount_Q_xor<7>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_R/Mcount_Q7 , \DUV/block_192kHz/seqmult_LI_R/Mcount_Q6 , \DUV/block_192kHz/seqmult_LI_R/Mcount_Q5 , 
\DUV/block_192kHz/seqmult_LI_R/Mcount_Q4 }),
    .S({\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [7], \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [6], 
\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [5], \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<6>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_252.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_252.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q5 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_253.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_253.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/Q_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q4 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Mcount_Q_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_254.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_254.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\n0162<4>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_44.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_44.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X50Y58" ))
  \ProtoComp78.CYINITVCC  (
    .O(\ProtoComp78.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y58" ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp78.CYINITVCC.1 ),
    .CO({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_13243 , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_CO[1]_UNCONNECTED , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[3]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[2]_UNCONNECTED , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[1]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_O[0]_UNCONNECTED }),
    .S({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<3> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2> , 
\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<3>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_43.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_43.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\n0162<2>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_42.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_42.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 64'h3333333333333333 ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\n0162<1>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y58" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_41.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_41.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 64'h3333333333333333 ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\n0162<8>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_48.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_48.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y59" ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>  (
    .CI(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<3>_13243 ),
    .CYINIT(1'b0),
    .CO({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_13248 , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_CO[1]_UNCONNECTED , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_CO[0]_UNCONNECTED 
}),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[3]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[2]_UNCONNECTED , \NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[1]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<7>_O[0]_UNCONNECTED }),
    .S({\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<7> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6> , 
\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\n0162<7>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_47.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_47.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\n0162<6>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<5> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_46.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_46.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 64'h3333333333333333 ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\n0162<5>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y59" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_45.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_45.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_11  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_11/CLK ),
    .I(\uart_1/Result<11>1 ),
    .O(\uart_1/baudtxcount [11]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<11>_rt_2067 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_64.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_64.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_10  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_10/CLK ),
    .I(\uart_1/Result<10>1 ),
    .O(\uart_1/baudtxcount [10]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y94" ))
  \uart_1/Mcount_baudtxcount_cy<11>  (
    .CI(\uart_1/Mcount_baudtxcount_cy[7] ),
    .CYINIT(1'b0),
    .CO({\uart_1/Mcount_baudtxcount_cy[11] , \NLW_uart_1/Mcount_baudtxcount_cy<11>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudtxcount_cy<11>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\uart_1/Result<11>1 , \uart_1/Result<10>1 , \uart_1/Result<9>1 , \uart_1/Result<8>1 }),
    .S({\uart_1/baudtxcount<11>_rt_2067 , \uart_1/baudtxcount<10>_rt_2053 , \uart_1/baudtxcount<9>_rt_2060 , \uart_1/baudtxcount<8>_rt_2063 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<10>_rt_2053 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_65.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_65.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_9  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_9/CLK ),
    .I(\uart_1/Result<9>1 ),
    .O(\uart_1/baudtxcount [9]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<9>_rt_2060 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_66.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_66.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_8  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_8/CLK ),
    .I(\uart_1/Result<8>1 ),
    .O(\uart_1/baudtxcount [8]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<8>_rt_2063 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y94" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_67.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_67.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y95" ))
  \uart_1/Mcount_baudtxcount_xor<13>  (
    .CI(\uart_1/Mcount_baudtxcount_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_xor<13>_CO[0]_UNCONNECTED }),
    .DI({\NLW_uart_1/Mcount_baudtxcount_xor<13>_DI[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_xor<13>_DI[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudtxcount_xor<13>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_uart_1/Mcount_baudtxcount_xor<13>_O[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_xor<13>_O[2]_UNCONNECTED , \uart_1/Result<13>1 , 
\uart_1/Result<12>1 }),
    .S({\NLW_uart_1/Mcount_baudtxcount_xor<13>_S[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_xor<13>_S[2]_UNCONNECTED , 
\uart_1/baudtxcount<13>_rt_2083 , \uart_1/baudtxcount<12>_rt_2084 })
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y95" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_13  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_13/CLK ),
    .I(\uart_1/Result<13>1 ),
    .O(\uart_1/baudtxcount [13]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y95" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<13>_rt_2083 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y95" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_12  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_12/CLK ),
    .I(\uart_1/Result<12>1 ),
    .O(\uart_1/baudtxcount [12]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y95" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<12>_rt_2084 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y95" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_63.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_63.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \uart_1/baudtxcount<7>/uart_1/baudtxcount<7>_BMUX_Delay  (
    .I(\uart_1/Result<5>1 ),
    .O(\uart_1/Result<5>1_0 )
  );
  X_BUF   \uart_1/baudtxcount<7>/uart_1/baudtxcount<7>_AMUX_Delay  (
    .I(\uart_1/Result<4>1 ),
    .O(\uart_1/Result<4>1_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_7  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_7/CLK ),
    .I(\uart_1/Result<7>1 ),
    .O(\uart_1/baudtxcount [7]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<7>_rt_2022 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_68.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_68.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_6  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_6/CLK ),
    .I(\uart_1/Result<6>1 ),
    .O(\uart_1/baudtxcount [6]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y93" ))
  \uart_1/Mcount_baudtxcount_cy<7>  (
    .CI(\uart_1/Mcount_baudtxcount_cy[3] ),
    .CYINIT(1'b0),
    .CO({\uart_1/Mcount_baudtxcount_cy[7] , \NLW_uart_1/Mcount_baudtxcount_cy<7>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudtxcount_cy<7>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\uart_1/Result<7>1 , \uart_1/Result<6>1 , \uart_1/Result<5>1 , \uart_1/Result<4>1 }),
    .S({\uart_1/baudtxcount<7>_rt_2022 , \uart_1/baudtxcount<6>_rt_2037 , \uart_1/baudtxcount<5>_rt_2034 , \uart_1/baudtxcount<4>_rt_2041 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<6>_rt_2037 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_69.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_69.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\uart_1/baudtxcount [5]),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<5>_rt_2034 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_70.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_70.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\uart_1/baudtxcount [4]),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<4>_rt_2041 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y93" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_71.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_71.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_3/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<3> ),
    .O(\dds_carrier_1/phasereg [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 64'h55AAAA55AA5555AA ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\ioports16_1/out8 [3]),
    .ADR5(\dds_carrier_1/phasereg [3]),
    .ADR0(datamod[3]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X24Y17" ))
  \ProtoComp92.CYINITGND  (
    .O(\ProtoComp92.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_2/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<2> ),
    .O(\dds_carrier_1/phasereg [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y17" ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2  (
    .CI(1'b0),
    .CYINIT(\ProtoComp92.CYINITGND.0 ),
    .CO({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2_CO[2]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2_CO[1]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<3> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<2> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<1> , 1'b0}),
    .O({\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<3> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<2> , 
\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<1> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<0> }),
    .S({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>3_103 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 , 
\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_2107 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 64'h55AAAA55AA5555AA ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\ioports16_1/out8 [2]),
    .ADR0(\dds_carrier_1/phasereg [2]),
    .ADR5(\datamod<2>_0 ),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>2_100 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_1/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<1> ),
    .O(\dds_carrier_1/phasereg [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 64'h6969969669699696 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1  (
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR4(\ioports16_1/out8 [1]),
    .ADR0(\dds_carrier_1/phasereg [1]),
    .ADR2(datamod[1]),
    .ADR1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>1_97 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_0/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<0> ),
    .O(\dds_carrier_1/phasereg [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 64'hC33CC33CC33CC33C ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\ioports16_1/out8 [0]),
    .ADR2(\dds_carrier_1/phasereg [0]),
    .ADR3(\datamod<0>_0 ),
    .ADR5(1'b1),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>_2107 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y17" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_310.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_310.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \uart_1/baudtxcount<3>/uart_1/baudtxcount<3>_CMUX_Delay  (
    .I(\uart_1/Result<2>2 ),
    .O(\uart_1/Result<2>2_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_3  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_3/CLK ),
    .I(\uart_1/Result<3>2 ),
    .O(\uart_1/baudtxcount [3]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<3>_rt_2006 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_72.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_72.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X44Y92" ))
  \ProtoComp89.CYINITGND  (
    .O(\ProtoComp89.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y92" ))
  \uart_1/Mcount_baudtxcount_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp89.CYINITGND.0 ),
    .CO({\uart_1/Mcount_baudtxcount_cy[3] , \NLW_uart_1/Mcount_baudtxcount_cy<3>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudtxcount_cy<3>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudtxcount_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\uart_1/Result<3>2 , \uart_1/Result<2>2 , \uart_1/Result<1>2 , \uart_1/Result<0>2 }),
    .S({\uart_1/baudtxcount<3>_rt_2006 , \uart_1/baudtxcount<2>_rt_1994 , \uart_1/baudtxcount<1>_rt_2012 , \uart_1/Mcount_baudtxcount_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \uart_1/baudtxcount<2>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\uart_1/baudtxcount [2]),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<2>_rt_1994 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_73.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_73.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_1  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_1/CLK ),
    .I(\uart_1/Result<1>2 ),
    .O(\uart_1/baudtxcount [1]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudtxcount<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudtxcount<1>_rt_2012 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_74.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_74.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_0  (
    .CE(\uart_1/statetxbc_12587 ),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_0/CLK ),
    .I(\uart_1/Result<0>2 ),
    .O(\uart_1/baudtxcount [0]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable13_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \uart_1/Mcount_baudtxcount_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudtxcount [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/Mcount_baudtxcount_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y92" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_12.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_12.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y29" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[19] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_DI[0]_UNCONNECTED }),
    .O({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_O[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_O[1]_UNCONNECTED , \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [20]}),
    .S({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_S[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_S[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_xor<20>_S[1]_UNCONNECTED , \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [20]})
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y29" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_19  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_19/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [20]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y29" ),
    .INIT ( 64'h05F5FA0A0FFFF000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<20>  (
    .ADR1(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20>_0 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [20])
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<3>/DUV/interpol4x_LmR/Msub_diff_cy<3>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [3]),
    .O(\DUV/interpol4x_LmR/diff<3>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<3>/DUV/interpol4x_LmR/Msub_diff_cy<3>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [2]),
    .O(\DUV/interpol4x_LmR/diff<2>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<3>/DUV/interpol4x_LmR/Msub_diff_cy<3>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [1]),
    .O(\DUV/interpol4x_LmR/diff<1>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<3>/DUV/interpol4x_LmR/Msub_diff_cy<3>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [0]),
    .O(\DUV/interpol4x_LmR/diff<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y54" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \DUV/interpol4x_LmR/Msub_diff_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/interpol4x_LmR/r1 [3]),
    .ADR4(\DUV/interpol4x_LmR/r2<3>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [3])
  );
  X_ONE #(
    .LOC ( "SLICE_X24Y54" ))
  \ProtoComp86.CYINITVCC  (
    .O(\ProtoComp86.CYINITVCC.1_1690 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y54" ))
  \DUV/interpol4x_LmR/Msub_diff_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp86.CYINITVCC.1_1690 ),
    .CO({\DUV/interpol4x_LmR/Msub_diff_cy[3] , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Msub_diff_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<0> }),
    .O({\DUV/interpol4x_LmR/diff [3], \DUV/interpol4x_LmR/diff [2], \DUV/interpol4x_LmR/diff [1], \DUV/interpol4x_LmR/diff [0]}),
    .S({\DUV/interpol4x_LmR/Msub_diff_lut [3], \DUV/interpol4x_LmR/Msub_diff_lut [2], \DUV/interpol4x_LmR/Msub_diff_lut [1], 
\DUV/interpol4x_LmR/Msub_diff_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y54" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<2>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/r1 [2]),
    .ADR1(\DUV/interpol4x_LmR/r2<2>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y54" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [1]),
    .ADR3(\DUV/interpol4x_LmR/r2<1>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y54" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [0]),
    .ADR3(\DUV/interpol4x_LmR/r2<0>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [0])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/reg_H<2>/DUV/block_192kHz/seqmult_LI_FMout/reg_H<2>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 64'h5A5A5A5A3C3CF0F0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<3>  (
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [3]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X14Y24" ))
  \ProtoComp59.CYINITGND.3  (
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<2>/ProtoComp59.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y24" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<2>/ProtoComp59.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[3] , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [3], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [2], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [1], 
\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [0]}),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [3], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [2], 
\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [1], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 64'h3C3C33CC3C3CCCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<2>  (
    .ADR0(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [2]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 64'h3C663C663CCC3CCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<1>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [1]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y24" ),
    .INIT ( 64'h36363C3CC6C6CCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<0>  (
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [0]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_10  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_10/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [11]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 64'h5A5A5A5A3C3CF0F0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<11>  (
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [11]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_9  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_9/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [10]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y26" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[11] , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [11], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [10], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [9]
, \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [8]}),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [11], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [10], 
\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [9], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 64'h3C3C33CC3C3CCCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<10>  (
    .ADR0(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [10]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_8/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [9]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 64'h505FAFA05F5FA0A0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<9>  (
    .ADR1(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [9]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9>_0 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y26" ),
    .INIT ( 64'h663C66CC663C66CC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<8>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [8]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [8])
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<15>/DUV/interpol4x_LmR/Msub_diff_cy<15>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [15]),
    .O(\DUV/interpol4x_LmR/diff<15>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<15>/DUV/interpol4x_LmR/Msub_diff_cy<15>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [14]),
    .O(\DUV/interpol4x_LmR/diff<14>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<15>/DUV/interpol4x_LmR/Msub_diff_cy<15>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [13]),
    .O(\DUV/interpol4x_LmR/diff<13>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<15>/DUV/interpol4x_LmR/Msub_diff_cy<15>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [12]),
    .O(\DUV/interpol4x_LmR/diff<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y57" ),
    .INIT ( 64'hF00FF00FF00FF00F ))
  \DUV/interpol4x_LmR/Msub_diff_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(\DUV/interpol4x_LmR/r1 [15]),
    .ADR3(\DUV/interpol4x_LmR/r2<15>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [15])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y57" ))
  \DUV/interpol4x_LmR/Msub_diff_cy<15>  (
    .CI(\DUV/interpol4x_LmR/Msub_diff_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LmR/Msub_diff_cy[15] , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Msub_diff_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<0> }),
    .O({\DUV/interpol4x_LmR/diff [15], \DUV/interpol4x_LmR/diff [14], \DUV/interpol4x_LmR/diff [13], \DUV/interpol4x_LmR/diff [12]}),
    .S({\DUV/interpol4x_LmR/Msub_diff_lut [15], \DUV/interpol4x_LmR/Msub_diff_lut [14], \DUV/interpol4x_LmR/Msub_diff_lut [13], 
\DUV/interpol4x_LmR/Msub_diff_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y57" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<14>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/r1 [14]),
    .ADR1(\DUV/interpol4x_LmR/r2<14>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y57" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [13]),
    .ADR3(\DUV/interpol4x_LmR/r2<13>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y57" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [12]),
    .ADR3(\DUV/interpol4x_LmR/r2<12>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [12])
  );
  X_BUF   \DUV/interpol4x_LmR/diff<18>/DUV/interpol4x_LmR/diff<18>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [18]),
    .O(\DUV/interpol4x_LmR/diff<18>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/diff<18>/DUV/interpol4x_LmR/diff<18>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [17]),
    .O(\DUV/interpol4x_LmR/diff<17>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/diff<18>/DUV/interpol4x_LmR/diff<18>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [16]),
    .O(\DUV/interpol4x_LmR/diff<16>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y58" ))
  \DUV/interpol4x_LmR/Msub_diff_xor<18>  (
    .CI(\DUV/interpol4x_LmR/Msub_diff_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[3]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_DI[3]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_DI[2]_UNCONNECTED , 
\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<0> }),
    .O({\NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_O[3]_UNCONNECTED , \DUV/interpol4x_LmR/diff [18], \DUV/interpol4x_LmR/diff [17], 
\DUV/interpol4x_LmR/diff [16]}),
    .S({\NLW_DUV/interpol4x_LmR/Msub_diff_xor<18>_S[3]_UNCONNECTED , \DUV/interpol4x_LmR/Msub_diff_lut [18], \DUV/interpol4x_LmR/Msub_diff_lut [17], 
\DUV/interpol4x_LmR/Msub_diff_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y58" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \DUV/interpol4x_LmR/Msub_diff_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [17]),
    .ADR2(\DUV/interpol4x_LmR/r2<17>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y58" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/r1 [17]),
    .ADR5(\DUV/interpol4x_LmR/r2<17>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [17])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y58" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [16]),
    .ADR3(\DUV/interpol4x_LmR/r2<16>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [16])
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<11>/DUV/interpol4x_LmR/Msub_diff_cy<11>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [11]),
    .O(\DUV/interpol4x_LmR/diff<11>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<11>/DUV/interpol4x_LmR/Msub_diff_cy<11>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [10]),
    .O(\DUV/interpol4x_LmR/diff<10>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<11>/DUV/interpol4x_LmR/Msub_diff_cy<11>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [9]),
    .O(\DUV/interpol4x_LmR/diff<9>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<11>/DUV/interpol4x_LmR/Msub_diff_cy<11>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [8]),
    .O(\DUV/interpol4x_LmR/diff<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y56" ),
    .INIT ( 64'hF00FF00FF00FF00F ))
  \DUV/interpol4x_LmR/Msub_diff_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(\DUV/interpol4x_LmR/r1 [11]),
    .ADR3(\DUV/interpol4x_LmR/r2<11>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [11])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y56" ))
  \DUV/interpol4x_LmR/Msub_diff_cy<11>  (
    .CI(\DUV/interpol4x_LmR/Msub_diff_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LmR/Msub_diff_cy[11] , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Msub_diff_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<0> }),
    .O({\DUV/interpol4x_LmR/diff [11], \DUV/interpol4x_LmR/diff [10], \DUV/interpol4x_LmR/diff [9], \DUV/interpol4x_LmR/diff [8]}),
    .S({\DUV/interpol4x_LmR/Msub_diff_lut [11], \DUV/interpol4x_LmR/Msub_diff_lut [10], \DUV/interpol4x_LmR/Msub_diff_lut [9], 
\DUV/interpol4x_LmR/Msub_diff_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y56" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<10>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/r1 [10]),
    .ADR1(\DUV/interpol4x_LmR/r2<10>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y56" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [9]),
    .ADR3(\DUV/interpol4x_LmR/r2<9>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y56" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [8]),
    .ADR3(\DUV/interpol4x_LmR/r2<8>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y71" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_17  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_17/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [18]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y71" ))
  \DUV/block_48kHz/Msub_temp_LmR_xor<18>  (
    .CI(\DUV/block_48kHz/Msub_temp_LmR_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[3]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_DI[3]_UNCONNECTED , \NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_DI[2]_UNCONNECTED , 
\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<0> }),
    .O({\NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_O[3]_UNCONNECTED , \DUV/block_48kHz/temp_LmR [18], \DUV/block_48kHz/temp_LmR [17], 
\DUV/block_48kHz/temp_LmR [16]}),
    .S({\NLW_DUV/block_48kHz/Msub_temp_LmR_xor<18>_S[3]_UNCONNECTED , \DUV/block_48kHz/Msub_temp_LmR_lut [18], \DUV/block_48kHz/Msub_temp_LmR_lut [17]
, \DUV/block_48kHz/Msub_temp_LmR_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y71" ),
    .INIT ( 64'hF1FDF1FD5B570EFD ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<18>  (
    .ADR2(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR3(rightins[17]),
    .ADR0(\leftins<17>_0 ),
    .ADR5(sw1_IBUF_0),
    .ADR4(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y71" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_16  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_16/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [17]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y71" ),
    .INIT ( 64'hC3DDE1FFC3D2EEFF ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<17>  (
    .ADR1(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR4(rightins[17]),
    .ADR3(\leftins<17>_0 ),
    .ADR2(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y71" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Ai_15  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_15/CLK ),
    .I(\DUV/block_48kHz/temp_LmR [16]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Ai [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y71" ),
    .INIT ( 64'hFF33FF0F1BD71BEB ))
  \DUV/block_48kHz/Msub_temp_LmR_lut<16>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR2(rightins[16]),
    .ADR1(\leftins<16>_0 ),
    .ADR3(sw1_IBUF_0),
    .ADR4(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Msub_temp_LmR_lut [16])
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<7>/DUV/interpol4x_LmR/Msub_diff_cy<7>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [7]),
    .O(\DUV/interpol4x_LmR/diff<7>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<7>/DUV/interpol4x_LmR/Msub_diff_cy<7>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [6]),
    .O(\DUV/interpol4x_LmR/diff<6>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<7>/DUV/interpol4x_LmR/Msub_diff_cy<7>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [5]),
    .O(\DUV/interpol4x_LmR/diff<5>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/Msub_diff_cy<7>/DUV/interpol4x_LmR/Msub_diff_cy<7>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/diff [4]),
    .O(\DUV/interpol4x_LmR/diff<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y55" ),
    .INIT ( 64'hF00FF00FF00FF00F ))
  \DUV/interpol4x_LmR/Msub_diff_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(\DUV/interpol4x_LmR/r1 [7]),
    .ADR3(\DUV/interpol4x_LmR/r2<7>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [7])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y55" ))
  \DUV/interpol4x_LmR/Msub_diff_cy<7>  (
    .CI(\DUV/interpol4x_LmR/Msub_diff_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LmR/Msub_diff_cy[7] , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LmR/Msub_diff_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LmR/Msub_diff_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<0> }),
    .O({\DUV/interpol4x_LmR/diff [7], \DUV/interpol4x_LmR/diff [6], \DUV/interpol4x_LmR/diff [5], \DUV/interpol4x_LmR/diff [4]}),
    .S({\DUV/interpol4x_LmR/Msub_diff_lut [7], \DUV/interpol4x_LmR/Msub_diff_lut [6], \DUV/interpol4x_LmR/Msub_diff_lut [5], 
\DUV/interpol4x_LmR/Msub_diff_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y55" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LmR/Msub_diff_lut<6>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LmR/r1 [6]),
    .ADR1(\DUV/interpol4x_LmR/r2<6>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y55" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [5]),
    .ADR3(\DUV/interpol4x_LmR/r2<5>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y55" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LmR/Msub_diff_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LmR/r1 [4]),
    .ADR3(\DUV/interpol4x_LmR/r2<4>_0 ),
    .O(\DUV/interpol4x_LmR/Msub_diff_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 64'h5A5A0FF05A5AF0F0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<7>  (
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [7]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y25" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[7] , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [7], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [6], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [5], 
\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [4]}),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [7], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [6], 
\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [5], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 64'h663C663C66CC66CC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<6>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [6]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 64'h5A5A66665A5AAAAA ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<5>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [5]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y25" ),
    .INIT ( 64'h33CC3C3C33CCCCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<4>  (
    .ADR0(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [4]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_14  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_14/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [15]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 64'h5A5A3C3C5A5AF0F0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<15>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [15]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_13  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_13/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [14]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y27" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[15] , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [15], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [14], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [13]
, \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [12]}),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [15], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [14], 
\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [13], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 64'h3C333CCC3CCC3CCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<14>  (
    .ADR0(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [14]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_12  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_12/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [13]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 64'h5A555AAA5AAA5AAA ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<13>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [13]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_11  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_11/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [12]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y27" ),
    .INIT ( 64'h33CC6C6C33CC6C6C ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<12>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [12]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_18  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_18/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 64'h5A5A5A5A0FF0F0F0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<19>  (
    .ADR1(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [19])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_17  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_17/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [18]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y28" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy[19] , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<0> }),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [19], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [18], \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [17]
, \DUV/block_192kHz/seqmult_LI_FMout/fa_sum [16]}),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [19], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [18], 
\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [17], \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 64'h3C3C3C3C6666CCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<18>  (
    .ADR3(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [18]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_16  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_16/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [17]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 64'h505FAFA05F5FA0A0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<17>  (
    .ADR1(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [17]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17>_0 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H_15  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_15/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum [16]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .SRST(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 64'h663366CC66CC66CC ))
  \DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut<16>  (
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [16]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16>_0 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_lut [16])
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_H<2>/DUV/block_48kHz/seqmult_LpR/reg_H<2>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/fa_sum<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_2/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 64'h3C3C3C3C66CC66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<3>  (
    .ADR4(1'b1),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [3]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X44Y53" ))
  \ProtoComp59.CYINITGND.4  (
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H<2>/ProtoComp59.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_1/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y53" ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_48kHz/seqmult_LpR/reg_H<2>/ProtoComp59.CYINITGND.0 ),
    .CO({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[3] , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<2> 
, \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LpR/fa_sum [3], \DUV/block_48kHz/seqmult_LpR/fa_sum [2], \DUV/block_48kHz/seqmult_LpR/fa_sum [1], 
\DUV/block_48kHz/seqmult_LpR/fa_sum [0]}),
    .S({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [3], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [2], 
\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [1], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 64'h3C3C66CC3C3C66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<2>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [2]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_0/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 64'h3C663CCC3C663CCC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<1>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [1]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y53" ),
    .INIT ( 64'h663366CC66CC66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<0>  (
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_A [0]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_19/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<19> ),
    .O(\dds_carrier_1/phasereg [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 64'h1188EE77EE771188 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19  (
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out8 [19]),
    .ADR3(\datamod<13>_0 ),
    .ADR5(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [18]),
    .ADR0(\ioports16_1/out8 [18]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19_151 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_18  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_18/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<18> ),
    .O(\dds_carrier_1/phasereg [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y21" ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18  (
    .CI(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 ),
    .CYINIT(1'b0),
    .CO({\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[3]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[2]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[1]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_CO[0]_UNCONNECTED }),
    .DI({\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18_DI[3]_UNCONNECTED , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<2> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<1> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<0> }),
    .O({\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<19> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<18> , 
\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<17> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<16> }),
    .S({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>19_151 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 , 
\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 64'h5A5AA5A5A5A55A5A ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR5(\ioports16_1/out8 [18]),
    .ADR0(\dds_carrier_1/phasereg [18]),
    .ADR2(\datamod<13>_0 ),
    .ADR4(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>18_148 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_17  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_17/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<17> ),
    .O(\dds_carrier_1/phasereg [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 64'h6699996666999966 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17  (
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(\ioports16_1/out8 [17]),
    .ADR0(\dds_carrier_1/phasereg [17]),
    .ADR1(\datamod<13>_0 ),
    .ADR4(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>17_145 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_16  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_16/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<16> ),
    .O(\dds_carrier_1/phasereg [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 64'h33CCCC33CC3333CC ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out8 [16]),
    .ADR5(\dds_carrier_1/phasereg [16]),
    .ADR1(\datamod<13>_0 ),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>16_142 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_11/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<11> ),
    .O(\dds_carrier_1/phasereg [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 64'h0FF0F00FF00F0FF0 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\ioports16_1/out8 [11]),
    .ADR4(\dds_carrier_1/phasereg [11]),
    .ADR2(\datamod<11>_0 ),
    .ADR5(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_10/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<10> ),
    .O(\dds_carrier_1/phasereg [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y19" ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10  (
    .CI(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 ),
    .CYINIT(1'b0),
    .CO({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10_CO[2]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10_CO[1]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<3> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<2> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<1> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<0> }),
    .O({\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<11> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<10> , 
\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<9> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<8> }),
    .S({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>11_127 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 , 
\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 64'h55AAAA55AA5555AA ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\ioports16_1/out8 [10]),
    .ADR0(\dds_carrier_1/phasereg [10]),
    .ADR5(datamod[10]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>10_124 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_9/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<9> ),
    .O(\dds_carrier_1/phasereg [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 64'h5A5AA5A5A5A55A5A ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\ioports16_1/out8 [9]),
    .ADR5(\dds_carrier_1/phasereg [9]),
    .ADR0(datamod[9]),
    .ADR4(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>9_121 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_8/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<8> ),
    .O(\dds_carrier_1/phasereg [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 64'h33CCCC33CC3333CC ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out8 [8]),
    .ADR5(\dds_carrier_1/phasereg [8]),
    .ADR4(datamod[8]),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>8_118 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_6/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 64'h66663CCC66663CCC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<7>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A [7]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_5/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y54" ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[7] , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<2> 
, \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LpR/fa_sum [7], \DUV/block_48kHz/seqmult_LpR/fa_sum [6], \DUV/block_48kHz/seqmult_LpR/fa_sum [5], 
\DUV/block_48kHz/seqmult_LpR/fa_sum [4]}),
    .S({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [7], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [6], 
\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [5], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 64'h3C3C3C3C66CC66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<6>  (
    .ADR4(1'b1),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [6]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_4/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [5]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 64'h1B1B5F5FE4E4A0A0 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<5>  (
    .ADR3(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [5]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_3/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y54" ),
    .INIT ( 64'h36C636C63CCC3CCC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<4>  (
    .ADR4(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [4]),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_15/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<15> ),
    .O(\dds_carrier_1/phasereg [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'h55AAAA55AA5555AA ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\ioports16_1/out8 [15]),
    .ADR5(\dds_carrier_1/phasereg [15]),
    .ADR4(\datamod<13>_0 ),
    .ADR3(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_14/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<14> ),
    .O(\dds_carrier_1/phasereg [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y20" ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14  (
    .CI(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>11 ),
    .CYINIT(1'b0),
    .CO({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>15 , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14_CO[2]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14_CO[1]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<3> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<2> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<1> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<0> }),
    .O({\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<15> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<14> , 
\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<13> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<12> }),
    .S({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>15_139 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 , 
\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'h3CC3C33C3CC3C33C ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(\ioports16_1/out8 [14]),
    .ADR4(\dds_carrier_1/phasereg [14]),
    .ADR3(\datamod<13>_0 ),
    .ADR1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>14_136 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_13/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<13> ),
    .O(\dds_carrier_1/phasereg [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'h6699996666999966 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13  (
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR0(\ioports16_1/out8 [13]),
    .ADR4(\dds_carrier_1/phasereg [13]),
    .ADR3(\datamod<13>_0 ),
    .ADR1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>13_133 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_12/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<12> ),
    .O(\dds_carrier_1/phasereg [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'h6699669999669966 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\ioports16_1/out8 [12]),
    .ADR5(\dds_carrier_1/phasereg [12]),
    .ADR3(datamod[12]),
    .ADR1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>12_130 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_7/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<7> ),
    .O(\dds_carrier_1/phasereg [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 64'h0FF0F00FF00F0FF0 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\ioports16_1/out8 [7]),
    .ADR5(\dds_carrier_1/phasereg [7]),
    .ADR3(\datamod<7>_0 ),
    .ADR4(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_6/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<6> ),
    .O(\dds_carrier_1/phasereg [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y18" ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6  (
    .CI(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>3 ),
    .CYINIT(1'b0),
    .CO({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>7 , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6_CO[2]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6_CO[1]_UNCONNECTED , 
\NLW_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<3> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<2> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<1> , 
\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<0> }),
    .O({\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<7> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<6> , 
\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<5> , \dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<4> }),
    .S({\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>7_115 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 , 
\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 , \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 64'h33CCCC33CC3333CC ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR5(\ioports16_1/out8 [6]),
    .ADR4(\dds_carrier_1/phasereg [6]),
    .ADR3(datamod[6]),
    .ADR1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>6_112 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_5/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<5> ),
    .O(\dds_carrier_1/phasereg [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 64'h55AAAA55AA5555AA ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\ioports16_1/out8 [5]),
    .ADR0(\dds_carrier_1/phasereg [5]),
    .ADR5(\datamod<5>_0 ),
    .ADR4(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>5_109 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/phasereg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/phasereg_4/CLK ),
    .I(\dds_carrier_1/phasereg[19]_phasein[13]_add_3_OUT<4> ),
    .O(\dds_carrier_1/phasereg [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y18" ),
    .INIT ( 64'h33CCCC33CC3333CC ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out8 [4]),
    .ADR5(\dds_carrier_1/phasereg [4]),
    .ADR3(\datamod<4>_0 ),
    .ADR1(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_lut<0>4_106 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_14  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_14/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [15]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 64'h55AA6A6A55AA6A6A ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<15>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A [15]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_13  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_13/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [14]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y56" ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[15] , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<3> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<2> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<1> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LpR/fa_sum [15], \DUV/block_48kHz/seqmult_LpR/fa_sum [14], \DUV/block_48kHz/seqmult_LpR/fa_sum [13], 
\DUV/block_48kHz/seqmult_LpR/fa_sum [12]}),
    .S({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [15], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [14], 
\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [13], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 64'h66663CCC66663CCC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<14>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A [14]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_12  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_12/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [13]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 64'h0F550FFFF0AAF000 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<13>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [13]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_11  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_11/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [12]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y56" ),
    .INIT ( 64'h5A3C5A3C5AF05AF0 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<12>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [12]),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_17  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_17/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [18]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y57" ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[2]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_DI[2]_UNCONNECTED , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<1> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<0> }),
    .O({\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_O[3]_UNCONNECTED , \DUV/block_48kHz/seqmult_LpR/fa_sum [18], 
\DUV/block_48kHz/seqmult_LpR/fa_sum [17], \DUV/block_48kHz/seqmult_LpR/fa_sum [16]}),
    .S({\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>_S[3]_UNCONNECTED , \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [18], 
\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [17], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y57" ),
    .INIT ( 64'h66663C3C6666CCCC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<18>  (
    .ADR3(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_A<17>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18>_0 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_16  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_16/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [16]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y57" ),
    .INIT ( 64'h0F550FFFF0AAF000 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<17>  (
    .ADR1(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A<17>_0 ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_15  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_15/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y57" ),
    .INIT ( 64'h663C663C66CC66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<16>  (
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A<16>_0 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [16])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [12]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<12>_rt_2505 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_213.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_213.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y44" ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<11>  (
    .CI(\DUV/block_192kHz/dds_19/Maccum_phase_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/dds_19/Maccum_phase_cy[11] , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<11>_O[0]_UNCONNECTED }),
    .S({\DUV/block_192kHz/dds_38/phase<12>_rt_2505 , \DUV/block_192kHz/dds_19/Maccum_phase_lut[10] , \DUV/block_192kHz/dds_38/phase<10>_rt_2504 , 
\DUV/block_192kHz/dds_19/Maccum_phase_lut[8] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<10>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [11]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[10] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_27.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_27.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [10]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<10>_rt_2504 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_214.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_214.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<8>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [9]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[8] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y44" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_28.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_28.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_10  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_10/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [11]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 64'h55AA55AA5A5AAAAA ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<11>  (
    .ADR1(1'b1),
    .ADR5(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A [11]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_9  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_9/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [10]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y55" ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy[11] , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<3> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<2> , \NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<1> , 
\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<0> }),
    .O({\DUV/block_48kHz/seqmult_LpR/fa_sum [11], \DUV/block_48kHz/seqmult_LpR/fa_sum [10], \DUV/block_48kHz/seqmult_LpR/fa_sum [9], 
\DUV/block_48kHz/seqmult_LpR/fa_sum [8]}),
    .S({\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [11], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [10], 
\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [9], \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 64'h3C3C66CC3C3C66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<10>  (
    .ADR5(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [10]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_8  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_8/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 64'h0F77F0880F77F088 ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<9>  (
    .ADR5(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [9]),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9>_0 ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_7/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/fa_sum [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .SRST(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y55" ),
    .INIT ( 64'h663366CC66CC66CC ))
  \DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut<8>  (
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_A [8]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8>_0 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_lut [8])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [8]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<8>_rt_2487 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_215.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_215.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y43" ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<7>  (
    .CI(\DUV/block_192kHz/dds_19/Maccum_phase_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/dds_19/Maccum_phase_cy[7] , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<7>_O[0]_UNCONNECTED }),
    .S({\DUV/block_192kHz/dds_38/phase<8>_rt_2487 , \DUV/block_192kHz/dds_19/Maccum_phase_lut[6] , \DUV/block_192kHz/dds_38/phase<6>_rt_2486 , 
\DUV/block_192kHz/dds_19/Maccum_phase_lut[4] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<6>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [7]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[6] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_29.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_29.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [6]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<6>_rt_2486 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_216.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_216.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<4>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/dds_38/phase [5]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[4] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y43" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_30.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_30.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [4]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<4>_rt_2474 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_217.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_217.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X16Y42" ))
  \ProtoComp95.CYINITGND  (
    .O(\ProtoComp95.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y42" ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp95.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/dds_19/Maccum_phase_cy[3] , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<3>_O[0]_UNCONNECTED }),
    .S({\DUV/block_192kHz/dds_38/phase<4>_rt_2474 , \DUV/block_192kHz/dds_19/Maccum_phase_lut[2] , \DUV/block_192kHz/dds_38/phase<2>_rt_2471 , 
\DUV/block_192kHz/dds_19/Maccum_phase_lut[0] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<2>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [3]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[2] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_31.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_31.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [2]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<2>_rt_2471 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_218.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_218.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/dds_38/phase [1]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[0] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_32.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_32.A5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [16]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<16>_rt_2515 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_211.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_211.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y45" ))
  \DUV/block_192kHz/dds_19/Maccum_phase_cy<15>  (
    .CI(\DUV/block_192kHz/dds_19/Maccum_phase_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/dds_19/Maccum_phase_cy[15] , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b1, 1'b0}),
    .O({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_cy<15>_O[0]_UNCONNECTED }),
    .S({\DUV/block_192kHz/dds_38/phase<16>_rt_2515 , \DUV/block_192kHz/dds_19/Maccum_phase_lut[14] , \DUV/block_192kHz/dds_19/Maccum_phase_lut[13] , 
\DUV/block_192kHz/dds_38/phase<13>_rt_2521 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<14>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [15]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[14] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_25.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_25.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_19/Maccum_phase_lut<13>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [14]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/Maccum_phase_lut[13] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_26.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_26.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [13]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<13>_rt_2521 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_212.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_212.A5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y46" ))
  \DUV/block_192kHz/dds_19/Maccum_phase_xor<17>  (
    .CI(\DUV/block_192kHz/dds_19/Maccum_phase_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_DI[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_DI[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_O[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_O[2]_UNCONNECTED , 
\DUV/block_192kHz/Result [17], \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_O[0]_UNCONNECTED }),
    .S({\NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_S[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_19/Maccum_phase_xor<17>_S[2]_UNCONNECTED , 
\DUV/block_192kHz/dds_19/phase<17>_rt_2539 , \DUV/block_192kHz/dds_38/phase<17>_rt_2541 })
  );
  X_SFF #(
    .LOC ( "SLICE_X16Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_19/phase_17  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_19/phase_17/CLK ),
    .I(\DUV/block_192kHz/Result [17]),
    .O(\DUV/block_192kHz/dds_19/phase [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_19/phase<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_19/phase [17]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_19/phase<17>_rt_2539 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y46" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \DUV/block_192kHz/dds_38/phase<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/dds_38/phase [17]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<17>_rt_2541 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_210.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_210.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd3_cy<9>/Mmult_n0132_Madd3_cy<9>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_93),
    .O(Mmult_n0132_Madd_93_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<9>/Mmult_n0132_Madd3_cy<9>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_83),
    .O(Mmult_n0132_Madd_83_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<9>/Mmult_n0132_Madd3_cy<9>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_73),
    .O(Mmult_n0132_Madd_73_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<9>/Mmult_n0132_Madd3_cy<9>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_63),
    .O(Mmult_n0132_Madd_63_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 64'h66AACC0066AACC00 ))
  \Mmult_n0132_Madd3_lut<9>  (
    .ADR2(1'b1),
    .ADR0(\ioports16_1/out9 [4]),
    .ADR4(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR3(\ioports16_1/out9 [3]),
    .ADR1(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[9])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 32'hAAAA0000 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1  (
    .ADR1(1'b1),
    .ADR0(\ioports16_1/out9 [4]),
    .ADR4(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1_2648 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y11" ))
  \Mmult_n0132_Madd3_cy<9>  (
    .CI(\Mmult_n0132_Madd3_cy[5] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd3_cy[9] , \NLW_Mmult_n0132_Madd3_cy<9>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd3_cy<9>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd3_cy<9>_CO[0]_UNCONNECTED }),
    .DI({\Mmult_n0132_P9out<4>_x_test440Hz<5>_mand1_2648 , \Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1_2661 , 
\Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1_2670 , \Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1_2676 }),
    .O({Mmult_n0132_Madd_93, Mmult_n0132_Madd_83, Mmult_n0132_Madd_73, Mmult_n0132_Madd_63}),
    .S({Mmult_n0132_Madd3_lut[9], Mmult_n0132_Madd3_lut[8], Mmult_n0132_Madd3_lut[7], Mmult_n0132_Madd3_lut[6]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 64'h3CCCF0003CCCF000 ))
  \Mmult_n0132_Madd3_lut<8>  (
    .ADR0(1'b1),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR4(\ioports16_1/out9 [2]),
    .ADR1(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 32'hF000F000 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1  (
    .ADR0(1'b1),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<5>_mand1_2661 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 64'h5AAAF0005AAAF000 ))
  \Mmult_n0132_Madd3_lut<7>  (
    .ADR1(1'b1),
    .ADR0(\ioports16_1/out9 [2]),
    .ADR4(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR3(\ioports16_1/out9 [1]),
    .ADR2(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 32'hAAAA0000 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1  (
    .ADR1(1'b1),
    .ADR0(\ioports16_1/out9 [2]),
    .ADR4(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<5>_mand1_2670 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 64'h7788888877888888 ))
  \Mmult_n0132_Madd3_lut<6>  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [1]),
    .ADR0(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR4(\ioports16_1/out9 [0]),
    .ADR3(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y11" ),
    .INIT ( 32'h88888888 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [1]),
    .ADR0(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<5>_mand1_2676 )
  );
  X_BUF   \Mmult_n0132_Madd1_cy<13>/Mmult_n0132_Madd1_cy<13>_BMUX_Delay  (
    .I(\Mmult_n0132_Madd1_cy[13] ),
    .O(\Mmult_n0132_Madd1_cy<13>_0 )
  );
  X_BUF   \Mmult_n0132_Madd1_cy<13>/Mmult_n0132_Madd1_cy<13>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_131),
    .O(Mmult_n0132_Madd_131_0)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y18" ))
  \Mmult_n0132_Madd1_cy<13>  (
    .CI(\Mmult_n0132_Madd1_cy[12] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd1_cy<13>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<13>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd1_cy<13>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<13>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd1_cy<13>_DI[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<13>_DI[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd1_cy<13>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_Mmult_n0132_Madd1_cy<13>_O[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<13>_O[2]_UNCONNECTED , \Mmult_n0132_Madd1_cy[13] , 
Mmult_n0132_Madd_131}),
    .S({\NLW_Mmult_n0132_Madd1_cy<13>_S[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<13>_S[2]_UNCONNECTED , 1'b0, \Mmult_n0132_P9out<7>_x_test440Hz<6> 
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y18" ),
    .INIT ( 64'h0000000000000000 ))
  \PhysOnlyGnd.B6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_PhysOnlyGnd.B6LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y18" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<6>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [7]),
    .ADR4(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y18" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_26.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_26.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd4_cy<6>/Mmult_n0132_Madd4_cy<6>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_64),
    .O(Mmult_n0132_Madd_64_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<6>/Mmult_n0132_Madd4_cy<6>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_54),
    .O(Mmult_n0132_Madd_54_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<6>/Mmult_n0132_Madd4_cy<6>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_44),
    .O(Mmult_n0132_Madd_44_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<6>/Mmult_n0132_Madd4_cy<6>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_34),
    .O(Mmult_n0132_Madd_34_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y12" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \Mmult_n0132_Madd4_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(Mmult_n0132_Madd_62_0),
    .ADR4(Mmult_n0132_Madd_63_0),
    .O(Mmult_n0132_Madd4_lut[6])
  );
  X_ZERO #(
    .LOC ( "SLICE_X24Y12" ))
  \ProtoComp104.CYINITGND  (
    .O(\ProtoComp104.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y12" ))
  \Mmult_n0132_Madd4_cy<6>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp104.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd4_cy[6] , \NLW_Mmult_n0132_Madd4_cy<6>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd4_cy<6>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd4_cy<6>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<0> }),
    .O({Mmult_n0132_Madd_64, Mmult_n0132_Madd_54, Mmult_n0132_Madd_44, Mmult_n0132_Madd_34}),
    .S({Mmult_n0132_Madd4_lut[6], Mmult_n0132_Madd4_lut[5], Mmult_n0132_Madd4_lut[4], Mmult_n0132_Madd4_lut[3]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y12" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \Mmult_n0132_Madd4_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_52_0),
    .ADR2(Mmult_n0132_Madd_53_0),
    .O(Mmult_n0132_Madd4_lut[5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y12" ),
    .INIT ( 64'h0FF00FF00FF00FF0 ))
  \Mmult_n0132_Madd4_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(Mmult_n0132_Madd_42_0),
    .ADR2(Mmult_n0132_Madd_43_0),
    .O(Mmult_n0132_Madd4_lut[4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y12" ),
    .INIT ( 64'h0F0FFFFFF0F00000 ))
  \Mmult_n0132_Madd4_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\ioports16_1/out9 [0]),
    .ADR2(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR5(Mmult_n0132_Madd_33_0),
    .O(Mmult_n0132_Madd4_lut[3])
  );
  X_BUF   \Mmult_n0132_Madd1_cy<12>/Mmult_n0132_Madd1_cy<12>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_121),
    .O(Mmult_n0132_Madd_121_0)
  );
  X_BUF   \Mmult_n0132_Madd1_cy<12>/Mmult_n0132_Madd1_cy<12>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_111),
    .O(Mmult_n0132_Madd_111_0)
  );
  X_BUF   \Mmult_n0132_Madd1_cy<12>/Mmult_n0132_Madd1_cy<12>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_101),
    .O(Mmult_n0132_Madd_101_0)
  );
  X_BUF   \Mmult_n0132_Madd1_cy<12>/Mmult_n0132_Madd1_cy<12>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_91),
    .O(Mmult_n0132_Madd_91_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 64'hFF000000FF000000 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<5>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out9 [7]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<5> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_25.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_25.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y17" ))
  \Mmult_n0132_Madd1_cy<12>  (
    .CI(\Mmult_n0132_Madd1_cy[8] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd1_cy[12] , \NLW_Mmult_n0132_Madd1_cy<12>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<12>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd1_cy<12>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({Mmult_n0132_Madd_121, Mmult_n0132_Madd_111, Mmult_n0132_Madd_101, Mmult_n0132_Madd_91}),
    .S({\Mmult_n0132_P9out<7>_x_test440Hz<5> , \Mmult_n0132_P9out<7>_x_test440Hz<4> , \Mmult_n0132_P9out<7>_x_test440Hz<3> , 
\Mmult_n0132_P9out<7>_x_test440Hz<2> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 64'hC0C0C0C0C0C0C0C0 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<4>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\ioports16_1/out9 [7]),
    .ADR2(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_24.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_24.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<3>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR0(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_23.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_23.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 64'hF000F000F000F000 ))
  \Mmult_n0132_P9out<7>_x_test440Hz<2>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<7>_x_test440Hz<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y17" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_22.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_22.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd3_cy<12>/Mmult_n0132_Madd3_cy<12>_DMUX_Delay  (
    .I(\Mmult_n0132_Madd3_cy[12] ),
    .O(\Mmult_n0132_Madd3_cy<12>_0 )
  );
  X_BUF   \Mmult_n0132_Madd3_cy<12>/Mmult_n0132_Madd3_cy<12>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_123),
    .O(Mmult_n0132_Madd_123_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<12>/Mmult_n0132_Madd3_cy<12>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_113),
    .O(Mmult_n0132_Madd_113_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<12>/Mmult_n0132_Madd3_cy<12>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_103),
    .O(Mmult_n0132_Madd_103_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 64'h0000000000000000 ))
  \PhysOnlyGnd.D6LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_PhysOnlyGnd.D6LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y12" ))
  \Mmult_n0132_Madd3_cy<12>  (
    .CI(\Mmult_n0132_Madd3_cy[9] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd3_cy<12>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd3_cy<12>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd3_cy<12>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd3_cy<12>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd3_cy<12>_DI[3]_UNCONNECTED , 1'b0, \Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1_2693 , 
\Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1_2690 }),
    .O({\Mmult_n0132_Madd3_cy[12] , Mmult_n0132_Madd_123, Mmult_n0132_Madd_113, Mmult_n0132_Madd_103}),
    .S({1'b0, \Mmult_n0132_P9out<6>_x_test440Hz<6> , Mmult_n0132_Madd3_lut[11], Mmult_n0132_Madd3_lut[10]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<6>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out9 [6]),
    .ADR1(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_32.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_32.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 64'h5AF0AA005AF0AA00 ))
  \Mmult_n0132_Madd3_lut<11>  (
    .ADR1(1'b1),
    .ADR3(\ioports16_1/out9 [6]),
    .ADR0(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR4(\ioports16_1/out9 [5]),
    .ADR2(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[11])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 32'hAA00AA00 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1  (
    .ADR2(1'b1),
    .ADR3(\ioports16_1/out9 [6]),
    .ADR0(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<5>_mand1_2693 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 64'h3FC0C0C03FC0C0C0 ))
  \Mmult_n0132_Madd3_lut<10>  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/out9 [5]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR4(\ioports16_1/out9 [4]),
    .ADR3(\test440Hz[6] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[10])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y12" ),
    .INIT ( 32'hC0C0C0C0 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/out9 [5]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<5>_mand1_2690 )
  );
  X_BUF   \Mmult_n0132_Madd1_cy<8>/Mmult_n0132_Madd1_cy<8>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_81),
    .O(Mmult_n0132_Madd_81_0)
  );
  X_BUF   \Mmult_n0132_Madd1_cy<8>/Mmult_n0132_Madd1_cy<8>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_71),
    .O(Mmult_n0132_Madd_71_0)
  );
  X_BUF   \Mmult_n0132_Madd1_cy<8>/Mmult_n0132_Madd1_cy<8>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_61),
    .O(Mmult_n0132_Madd_61_0)
  );
  X_BUF   \Mmult_n0132_Madd1_cy<8>/Mmult_n0132_Madd1_cy<8>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_51),
    .O(Mmult_n0132_Madd_51_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 64'h7878888878788888 ))
  \Mmult_n0132_Madd1_lut<8>  (
    .ADR3(1'b1),
    .ADR1(\ioports16_1/out9 [6]),
    .ADR0(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR4(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd1_lut[8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 32'h88888888 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [6]),
    .ADR0(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1_2557 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X32Y16" ))
  \ProtoComp99.CYINITGND  (
    .O(\ProtoComp99.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y16" ))
  \Mmult_n0132_Madd1_cy<8>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp99.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd1_cy[8] , \NLW_Mmult_n0132_Madd1_cy<8>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd1_cy<8>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd1_cy<8>_CO[0]_UNCONNECTED }),
    .DI({\Mmult_n0132_P9out<6>_x_test440Hz<2>_mand1_2557 , \Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1_2548 , 
\Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1_2572 , \Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1_2563 }),
    .O({Mmult_n0132_Madd_81, Mmult_n0132_Madd_71, Mmult_n0132_Madd_61, Mmult_n0132_Madd_51}),
    .S({Mmult_n0132_Madd1_lut[8], Mmult_n0132_Madd1_lut[7], Mmult_n0132_Madd1_lut[6], Mmult_n0132_Madd1_lut[5]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 64'h5FA0A0A05FA0A0A0 ))
  \Mmult_n0132_Madd1_lut<7>  (
    .ADR1(1'b1),
    .ADR4(\ioports16_1/out9 [5]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [7]),
    .ADR0(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd1_lut[7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 32'hFF000000 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [5]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<2>_mand1_2548 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 64'h7888788878887888 ))
  \Mmult_n0132_Madd1_lut<6>  (
    .ADR4(1'b1),
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(\ioports16_1/out9 [6]),
    .ADR3(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd1_lut[6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 32'h88888888 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1  (
    .ADR2(1'b1),
    .ADR0(\ioports16_1/out9 [4]),
    .ADR1(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<2>_mand1_2572 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 64'h3FC0C0C03FC0C0C0 ))
  \Mmult_n0132_Madd1_lut<5>  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/out9 [3]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(\ioports16_1/out9 [5]),
    .ADR4(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd1_lut[5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y16" ),
    .INIT ( 32'hC0C0C0C0 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/out9 [3]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<2>_mand1_2563 )
  );
  X_BUF   \Mmult_n0132_Madd3_cy<5>/Mmult_n0132_Madd3_cy<5>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_53),
    .O(Mmult_n0132_Madd_53_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<5>/Mmult_n0132_Madd3_cy<5>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_43),
    .O(Mmult_n0132_Madd_43_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<5>/Mmult_n0132_Madd3_cy<5>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_33),
    .O(Mmult_n0132_Madd_33_0)
  );
  X_BUF   \Mmult_n0132_Madd3_cy<5>/Mmult_n0132_Madd3_cy<5>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_23),
    .O(Mmult_n0132_Madd_23_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 64'h3CCCF0003CCCF000 ))
  \Mmult_n0132_Madd3_lut<5>  (
    .ADR0(1'b1),
    .ADR3(\ioports16_1/out9 [0]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR1(\ioports16_1/out9 [4]),
    .ADR4(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 32'hF000F000 ))
  \Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1  (
    .ADR0(1'b1),
    .ADR3(\ioports16_1/out9 [0]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1_2626 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X22Y10" ))
  \ProtoComp99.CYINITGND.1  (
    .O(\Mmult_n0132_Madd3_cy<5>/ProtoComp99.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y10" ))
  \Mmult_n0132_Madd3_cy<5>  (
    .CI(1'b0),
    .CYINIT(\Mmult_n0132_Madd3_cy<5>/ProtoComp99.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd3_cy[5] , \NLW_Mmult_n0132_Madd3_cy<5>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd3_cy<5>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd3_cy<5>_CO[0]_UNCONNECTED }),
    .DI({\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand1_2626 , \Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1_2617 , 
\Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1_2641 , \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1_2632 }),
    .O({Mmult_n0132_Madd_53, Mmult_n0132_Madd_43, Mmult_n0132_Madd_33, Mmult_n0132_Madd_23}),
    .S({Mmult_n0132_Madd3_lut[5], Mmult_n0132_Madd3_lut[4], Mmult_n0132_Madd3_lut[3], Mmult_n0132_Madd3_lut[2]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 64'h3FC0C0C03FC0C0C0 ))
  \Mmult_n0132_Madd3_lut<4>  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [2]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR1(\ioports16_1/out9 [3]),
    .ADR2(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 32'hFF000000 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [2]),
    .ADR3(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<2>_mand1_2617 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 64'h3CF0CC003CF0CC00 ))
  \Mmult_n0132_Madd3_lut<3>  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [1]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 32'hF0F00000 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [1]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<2>_mand1_2641 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 64'h6A6AC0C06A6AC0C0 ))
  \Mmult_n0132_Madd3_lut<2>  (
    .ADR3(1'b1),
    .ADR1(\ioports16_1/out9 [0]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR4(\ioports16_1/out9 [1]),
    .ADR0(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd3_lut[2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y10" ),
    .INIT ( 32'hC0C0C0C0 ))
  \Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/out9 [0]),
    .ADR2(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand1_2632 )
  );
  X_BUF   \Mmult_n0132_Madd5_cy<3>/Mmult_n0132_Madd5_cy<3>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_35),
    .O(Mmult_n0132_Madd_35_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<3>/Mmult_n0132_Madd5_cy<3>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_25),
    .O(Mmult_n0132_Madd_25_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<3>/Mmult_n0132_Madd5_cy<3>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_115),
    .O(Mmult_n0132_Madd_115_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<3>/Mmult_n0132_Madd5_cy<3>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_05),
    .O(Mmult_n0132_Madd_05_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \Mmult_n0132_Madd5_lut<3>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out9 [3]),
    .ADR1(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd5_lut[3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_6.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_6.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X30Y14" ))
  \ProtoComp107.CYINITGND  (
    .O(\ProtoComp107.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y14" ))
  \Mmult_n0132_Madd5_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp107.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd5_cy[3] , \NLW_Mmult_n0132_Madd5_cy<3>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd5_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd5_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b1, 1'b1, 1'b1, 1'b1}),
    .O({Mmult_n0132_Madd_35, Mmult_n0132_Madd_25, Mmult_n0132_Madd_115, Mmult_n0132_Madd_05}),
    .S({Mmult_n0132_Madd5_lut[3], Mmult_n0132_Madd5_lut[2], Mmult_n0132_Madd5_lut[1], Mmult_n0132_Madd5_lut[0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 64'h7777777777777777 ))
  \Mmult_n0132_Madd5_lut<2>  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\ioports16_1/out9 [2]),
    .ADR1(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd5_lut[2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_5.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_5.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \Mmult_n0132_Madd5_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\ioports16_1/out9 [1]),
    .ADR2(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd5_lut[1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_4.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_4.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \Mmult_n0132_Madd5_lut<0>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/out9 [0]),
    .ADR3(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd5_lut[0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y14" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_3.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_3.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd5_cy<11>/Mmult_n0132_Madd5_cy<11>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_116),
    .O(Mmult_n0132_Madd_116_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<11>/Mmult_n0132_Madd5_cy<11>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_105),
    .O(Mmult_n0132_Madd_105_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<11>/Mmult_n0132_Madd5_cy<11>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_95),
    .O(Mmult_n0132_Madd_95_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<11>/Mmult_n0132_Madd5_cy<11>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_85),
    .O(Mmult_n0132_Madd_85_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y16" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \Mmult_n0132_Madd5_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(Mmult_n0132_Madd_111_0),
    .ADR5(Mmult_n0132_Madd_11_0),
    .O(Mmult_n0132_Madd5_lut[11])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y16" ))
  \Mmult_n0132_Madd5_cy<11>  (
    .CI(\Mmult_n0132_Madd5_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd5_cy[11] , \NLW_Mmult_n0132_Madd5_cy<11>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd5_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd5_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<0> }),
    .O({Mmult_n0132_Madd_116, Mmult_n0132_Madd_105, Mmult_n0132_Madd_95, Mmult_n0132_Madd_85}),
    .S({Mmult_n0132_Madd5_lut[11], Mmult_n0132_Madd5_lut[10], Mmult_n0132_Madd5_lut[9], Mmult_n0132_Madd5_lut[8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y16" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \Mmult_n0132_Madd5_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(Mmult_n0132_Madd_101_0),
    .ADR5(Mmult_n0132_Madd_10_0),
    .O(Mmult_n0132_Madd5_lut[10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y16" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \Mmult_n0132_Madd5_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(Mmult_n0132_Madd_91_0),
    .ADR4(Mmult_n0132_Madd_9_0),
    .O(Mmult_n0132_Madd5_lut[9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y16" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \Mmult_n0132_Madd5_lut<8>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_81_0),
    .ADR1(Mmult_n0132_Madd_8_0),
    .O(Mmult_n0132_Madd5_lut[8])
  );
  X_BUF   \Mmult_n0132_Madd5_cy<7>/Mmult_n0132_Madd5_cy<7>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_75),
    .O(Mmult_n0132_Madd_75_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<7>/Mmult_n0132_Madd5_cy<7>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_65),
    .O(Mmult_n0132_Madd_65_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<7>/Mmult_n0132_Madd5_cy<7>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_55),
    .O(Mmult_n0132_Madd_55_0)
  );
  X_BUF   \Mmult_n0132_Madd5_cy<7>/Mmult_n0132_Madd5_cy<7>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_45),
    .O(Mmult_n0132_Madd_45_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y15" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \Mmult_n0132_Madd5_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(Mmult_n0132_Madd_71_0),
    .ADR5(Mmult_n0132_Madd_7_0),
    .O(Mmult_n0132_Madd5_lut[7])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y15" ))
  \Mmult_n0132_Madd5_cy<7>  (
    .CI(\Mmult_n0132_Madd5_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd5_cy[7] , \NLW_Mmult_n0132_Madd5_cy<7>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd5_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd5_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd5_cy<7>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd5_cy<7>/DI<2> , 1'b1, 1'b1}),
    .O({Mmult_n0132_Madd_75, Mmult_n0132_Madd_65, Mmult_n0132_Madd_55, Mmult_n0132_Madd_45}),
    .S({Mmult_n0132_Madd5_lut[7], Mmult_n0132_Madd5_lut[6], Mmult_n0132_Madd5_lut[5], Mmult_n0132_Madd5_lut[4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y15" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \Mmult_n0132_Madd5_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(Mmult_n0132_Madd_61_0),
    .ADR5(Mmult_n0132_Madd_6_0),
    .O(Mmult_n0132_Madd5_lut[6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y15" ),
    .INIT ( 64'h00FF00FF00FF00FF ))
  \Mmult_n0132_Madd5_lut<5>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(Mmult_n0132_Madd_51_0),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd5_lut[5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y15" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_8.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_8.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y15" ),
    .INIT ( 64'h5F5F5F5F5F5F5F5F ))
  \Mmult_n0132_Madd5_lut<4>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0(\ioports16_1/out9 [4]),
    .ADR2(\test440Hz[0] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd5_lut[4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y15" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_7.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_7.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A [7]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2890 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_244.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_244.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y44" ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13672 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13673 , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<7> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<6> , 
\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<5> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<4> }),
    .S({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2890 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2900 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2894 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2903 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [6]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_2900 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_245.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_245.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [5]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2894 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_246.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_246.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [4]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_2903 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_247.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_247.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_A [3]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2877 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_248.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_248.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X22Y43" ))
  \ProtoComp110.CYINITVCC  (
    .O(\ProtoComp110.CYINITVCC.1_2864 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y43" ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp110.CYINITVCC.1_2864 ),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13672 , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<3> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<2> , 
\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<1> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<0> }),
    .S({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2877 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2866 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2867 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2878 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [2]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2866 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_249.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_249.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [1]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2867 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_250.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_250.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2878 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_251.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_251.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd4_cy<10>/Mmult_n0132_Madd4_cy<10>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_104),
    .O(Mmult_n0132_Madd_104_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<10>/Mmult_n0132_Madd4_cy<10>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_94),
    .O(Mmult_n0132_Madd_94_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<10>/Mmult_n0132_Madd4_cy<10>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_84),
    .O(Mmult_n0132_Madd_84_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<10>/Mmult_n0132_Madd4_cy<10>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_74),
    .O(Mmult_n0132_Madd_74_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y13" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \Mmult_n0132_Madd4_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(Mmult_n0132_Madd_102_0),
    .ADR4(Mmult_n0132_Madd_103_0),
    .O(Mmult_n0132_Madd4_lut[10])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y13" ))
  \Mmult_n0132_Madd4_cy<10>  (
    .CI(\Mmult_n0132_Madd4_cy[6] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd4_cy[10] , \NLW_Mmult_n0132_Madd4_cy<10>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd4_cy<10>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd4_cy<10>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<0> }),
    .O({Mmult_n0132_Madd_104, Mmult_n0132_Madd_94, Mmult_n0132_Madd_84, Mmult_n0132_Madd_74}),
    .S({Mmult_n0132_Madd4_lut[10], Mmult_n0132_Madd4_lut[9], Mmult_n0132_Madd4_lut[8], Mmult_n0132_Madd4_lut[7]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y13" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \Mmult_n0132_Madd4_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_92_0),
    .ADR2(Mmult_n0132_Madd_93_0),
    .O(Mmult_n0132_Madd4_lut[9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y13" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \Mmult_n0132_Madd4_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(Mmult_n0132_Madd_82_0),
    .ADR2(Mmult_n0132_Madd_83_0),
    .O(Mmult_n0132_Madd4_lut[8])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y13" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \Mmult_n0132_Madd4_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(Mmult_n0132_Madd_72_0),
    .ADR4(Mmult_n0132_Madd_73_0),
    .O(Mmult_n0132_Madd4_lut[7])
  );
  X_BUF   \Mmult_n0132_Madd4_cy<13>/Mmult_n0132_Madd4_cy<13>_DMUX_Delay  (
    .I(\Mmult_n0132_Madd4_cy[13] ),
    .O(\Mmult_n0132_Madd4_cy<13>_0 )
  );
  X_BUF   \Mmult_n0132_Madd4_cy<13>/Mmult_n0132_Madd4_cy<13>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_133),
    .O(Mmult_n0132_Madd_133_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<13>/Mmult_n0132_Madd4_cy<13>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_124),
    .O(Mmult_n0132_Madd_124_0)
  );
  X_BUF   \Mmult_n0132_Madd4_cy<13>/Mmult_n0132_Madd4_cy<13>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_114),
    .O(Mmult_n0132_Madd_114_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y14" ),
    .INIT ( 64'h0000000000000000 ))
  \PhysOnlyGnd.D6LUT.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_PhysOnlyGnd.D6LUT.1_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y14" ))
  \Mmult_n0132_Madd4_cy<13>  (
    .CI(\Mmult_n0132_Madd4_cy[10] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd4_cy<13>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd4_cy<13>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd4_cy<13>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd4_cy<13>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd4_cy<13>_DI[3]_UNCONNECTED , 1'b0, 1'b0, \NlwBufferSignal_Mmult_n0132_Madd4_cy<13>/DI<0> }),
    .O({\Mmult_n0132_Madd4_cy[13] , Mmult_n0132_Madd_133, Mmult_n0132_Madd_124, Mmult_n0132_Madd_114}),
    .S({1'b0, \Mmult_n0132_Madd3_cy<12>_rt_2763 , Mmult_n0132_Madd_123_rt_2757, Mmult_n0132_Madd4_lut[11]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y14" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \Mmult_n0132_Madd3_cy<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Mmult_n0132_Madd3_cy<12>_0 ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_Madd3_cy<12>_rt_2763 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y14" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_36.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_36.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y14" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  Mmult_n0132_Madd_123_rt (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(Mmult_n0132_Madd_123_0),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd_123_rt_2757)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y14" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_35.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_35.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y14" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \Mmult_n0132_Madd4_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(\Mmult_n0132_Madd2_cy<9>_0 ),
    .ADR4(Mmult_n0132_Madd_113_0),
    .O(Mmult_n0132_Madd4_lut[11])
  );
  X_BUF   \Mmult_n0132_Madd_153/Mmult_n0132_Madd_153_DMUX_Delay  (
    .I(Mmult_n0132_Madd_153),
    .O(Mmult_n0132_Madd_153_0)
  );
  X_BUF   \Mmult_n0132_Madd_153/Mmult_n0132_Madd_153_CMUX_Delay  (
    .I(Mmult_n0132_Madd_144),
    .O(Mmult_n0132_Madd_144_0)
  );
  X_BUF   \Mmult_n0132_Madd_153/Mmult_n0132_Madd_153_BMUX_Delay  (
    .I(Mmult_n0132_Madd_134),
    .O(Mmult_n0132_Madd_134_0)
  );
  X_BUF   \Mmult_n0132_Madd_153/Mmult_n0132_Madd_153_AMUX_Delay  (
    .I(Mmult_n0132_Madd_125),
    .O(Mmult_n0132_Madd_125_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y17" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  Mmult_n0132_Madd_15_rt (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR3(Mmult_n0132_Madd_15_0),
    .O(Mmult_n0132_Madd_15_rt_2853)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y17" ))
  \Mmult_n0132_Madd5_xor<15>  (
    .CI(\Mmult_n0132_Madd5_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd5_xor<15>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd5_xor<15>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd5_xor<15>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd5_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd5_xor<15>_DI[3]_UNCONNECTED , \NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<0> }),
    .O({Mmult_n0132_Madd_153, Mmult_n0132_Madd_144, Mmult_n0132_Madd_134, Mmult_n0132_Madd_125}),
    .S({Mmult_n0132_Madd_15_rt_2853, Mmult_n0132_Madd5_lut[14], Mmult_n0132_Madd5_lut[13], Mmult_n0132_Madd5_lut[12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y17" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \Mmult_n0132_Madd5_lut<14>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(\Mmult_n0132_Madd1_cy<13>_0 ),
    .ADR3(Mmult_n0132_Madd_14_0),
    .O(Mmult_n0132_Madd5_lut[14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y17" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \Mmult_n0132_Madd5_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(Mmult_n0132_Madd_131_0),
    .ADR4(Mmult_n0132_Madd_13_0),
    .O(Mmult_n0132_Madd5_lut[13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y17" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \Mmult_n0132_Madd5_lut<12>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_121_0),
    .ADR1(Mmult_n0132_Madd_12_0),
    .O(Mmult_n0132_Madd5_lut[12])
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [11]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2916 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_240.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_240.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y45" ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13673 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13674 , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<11> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<10> , 
\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<9> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<8> }),
    .S({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_2916 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2926 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2920 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2929 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [10]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_2926 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_241.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_241.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [9]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_2920 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_242.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_242.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [8]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_2929 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_243.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_243.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_DMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_BMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_AMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/interpol4x_LpR/accum [11]),
    .ADR5(\DUV/block_192kHz/out_mult_LI_M_scaled [9]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3629 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X24Y35" ))
  \ProtoComp119.CYINITGND  (
    .O(\ProtoComp119.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y35" ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp119.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_13718 , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<0> }),
    .O({\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9> , \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8> , 
\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7> , \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6> }),
    .S({\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<9>_3629 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3646 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3633 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3647 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [10]),
    .ADR2(\DUV/block_192kHz/out_mult_LI_M_scaled [8]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<8>_3646 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [9]),
    .ADR0(\DUV/block_192kHz/out_mult_LI_M_scaled [7]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<7>_3633 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [8]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [6]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<6>_3647 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_DMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_BMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_AMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y37" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/interpol4x_LpR/accum [19]),
    .ADR4(\DUV/block_192kHz/out_mult_LI_M_scaled [17]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3686 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y37" ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>  (
    .CI(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_13727 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_13736 , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<0> }),
    .O({\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17> , \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16> , 
\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15> , \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14> }),
    .S({\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<17>_3686 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3688 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3683 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3678 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y37" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [18]),
    .ADR5(\DUV/block_192kHz/out_mult_LI_M_scaled [16]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<16>_3688 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y37" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [17]),
    .ADR5(\DUV/block_192kHz/out_mult_LI_M_scaled [15]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<15>_3683 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y37" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [16]),
    .ADR3(\DUV/block_192kHz/out_mult_LI_M_scaled [14]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<14>_3678 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_6/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 64'h3322CC2D1100E100 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<7>  (
    .ADR1(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR5(rightins[7]),
    .ADR3(leftins[7]),
    .ADR4(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_5/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y63" ))
  \DUV/block_48kHz/Madd_temp_LpR_cy<7>  (
    .CI(\DUV/block_48kHz/Madd_temp_LpR_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/Madd_temp_LpR_cy[7] , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Madd_temp_LpR_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LpR [7], \DUV/block_48kHz/temp_LpR [6], \DUV/block_48kHz/temp_LpR [5], \DUV/block_48kHz/temp_LpR [4]}),
    .S({\DUV/block_48kHz/Madd_temp_LpR_lut [7], \DUV/block_48kHz/Madd_temp_LpR_lut [6], \DUV/block_48kHz/Madd_temp_LpR_lut [5], 
\DUV/block_48kHz/Madd_temp_LpR_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 64'h323298CD0202A802 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<6>  (
    .ADR4(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR0(rightins[6]),
    .ADR5(leftins[6]),
    .ADR1(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_4/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [5]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 64'h590C5A0048484B44 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<5>  (
    .ADR2(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR1(rightins[5]),
    .ADR3(leftins[5]),
    .ADR0(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_3/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y63" ),
    .INIT ( 64'h55005050A6C0A390 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<4>  (
    .ADR0(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR3(rightins[4]),
    .ADR2(leftins[4]),
    .ADR5(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [4])
  );
  X_BUF   \Madd_n0162_cy<18>/Madd_n0162_cy<18>_DMUX_Delay  (
    .I(\Madd_n0162_cy[18] ),
    .O(\Madd_n0162_cy<18>_0 )
  );
  X_BUF   \Madd_n0162_cy<18>/Madd_n0162_cy<18>_CMUX_Delay  (
    .I(n0162[18]),
    .O(\n0162<18>_0 )
  );
  X_BUF   \Madd_n0162_cy<18>/Madd_n0162_cy<18>_BMUX_Delay  (
    .I(n0162[17]),
    .O(\n0162<17>_0 )
  );
  X_BUF   \Madd_n0162_cy<18>/Madd_n0162_cy<18>_AMUX_Delay  (
    .I(n0162[16]),
    .O(\n0162<16>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y66" ),
    .INIT ( 64'h0000000000000000 ))
  \PhysOnlyGnd.D6LUT.2  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_PhysOnlyGnd.D6LUT.2_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X48Y66" ))
  \Madd_n0162_cy<18>  (
    .CI(\Madd_n0162_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_Madd_n0162_cy<18>_CO[3]_UNCONNECTED , \NLW_Madd_n0162_cy<18>_CO[2]_UNCONNECTED , \NLW_Madd_n0162_cy<18>_CO[1]_UNCONNECTED , 
\NLW_Madd_n0162_cy<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Madd_n0162_cy<18>_DI[3]_UNCONNECTED , \NlwBufferSignal_Madd_n0162_cy<18>/DI<2> , \NlwBufferSignal_Madd_n0162_cy<18>/DI<1> , 
\NlwBufferSignal_Madd_n0162_cy<18>/DI<0> }),
    .O({\Madd_n0162_cy[18] , n0162[18], n0162[17], n0162[16]}),
    .S({1'b0, Madd_n0162_lut[18], Madd_n0162_lut[17], Madd_n0162_lut[16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y66" ),
    .INIT ( 64'h00AFEE4100A02282 ))
  \Madd_n0162_lut<18>  (
    .ADR3(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR0(rightins[17]),
    .ADR5(\leftins<17>_0 ),
    .ADR4(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y66" ),
    .INIT ( 64'h00AFEE4100A02282 ))
  \Madd_n0162_lut<17>1  (
    .ADR4(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR5(rightins[17]),
    .ADR0(\leftins<17>_0 ),
    .ADR3(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[17])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y66" ),
    .INIT ( 64'h5A5A0C5956030000 ))
  \Madd_n0162_lut<16>  (
    .ADR2(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR5(rightins[16]),
    .ADR4(\leftins<16>_0 ),
    .ADR0(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(Madd_n0162_lut[16])
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_3  (
    .CE(\uart_1/baudtxclock ),
    .CLK(\NlwBufferSignal_uart_1/bittxcount_3/CLK ),
    .I(\uart_1/Result<3>3 ),
    .O(\uart_1/bittxcount [3]),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \uart_1/bittxcount<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\uart_1/bittxcount [3]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\uart_1/bittxcount<3>_rt_3603 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X42Y91" ))
  \ProtoComp118.CYINITGND  (
    .O(\ProtoComp118.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_2  (
    .CE(\uart_1/baudtxclock ),
    .CLK(\NlwBufferSignal_uart_1/bittxcount_2/CLK ),
    .I(\uart_1/Result<2>3 ),
    .O(\uart_1/bittxcount [2]),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y91" ))
  \uart_1/Mcount_bittxcount_xor<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp118.CYINITGND.0 ),
    .CO({\NLW_uart_1/Mcount_bittxcount_xor<3>_CO[3]_UNCONNECTED , \NLW_uart_1/Mcount_bittxcount_xor<3>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_bittxcount_xor<3>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_bittxcount_xor<3>_CO[0]_UNCONNECTED }),
    .DI({\NLW_uart_1/Mcount_bittxcount_xor<3>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b1}),
    .O({\uart_1/Result<3>3 , \uart_1/Result<2>3 , \uart_1/Result<1>3 , \uart_1/Result<0>3 }),
    .S({\uart_1/bittxcount<3>_rt_3603 , \uart_1/bittxcount<2>_rt_3613 , \uart_1/bittxcount<1>_rt_3612 , \uart_1/Mcount_bittxcount_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/bittxcount<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/bittxcount [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/bittxcount<2>_rt_3613 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_59.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_59.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_1  (
    .CE(\uart_1/baudtxclock ),
    .CLK(\NlwBufferSignal_uart_1/bittxcount_1/CLK ),
    .I(\uart_1/Result<1>3 ),
    .O(\uart_1/bittxcount [1]),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/bittxcount<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/bittxcount [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/bittxcount<1>_rt_3612 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_60.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_60.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 1'b0 ))
  \uart_1/bittxcount_0  (
    .CE(\uart_1/baudtxclock ),
    .CLK(\NlwBufferSignal_uart_1/bittxcount_0/CLK ),
    .I(\uart_1/Result<0>3 ),
    .O(\uart_1/bittxcount [0]),
    .SRST(\uart_1/Mcount_bittxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 64'h3333333333333333 ))
  \uart_1/Mcount_bittxcount_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\uart_1/bittxcount [0]),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/Mcount_bittxcount_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y91" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_11.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_11.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_DMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_BMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_AMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y36" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/interpol4x_LpR/accum [15]),
    .ADR5(\DUV/block_192kHz/out_mult_LI_M_scaled [13]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3664 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y36" ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>  (
    .CI(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>_13718 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_13727 , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<3> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<2> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<1> , 
\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<0> }),
    .O({\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13> , \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12> , 
\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11> , \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10> }),
    .S({\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<13>_3664 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3666 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3661 , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3656 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y36" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [14]),
    .ADR2(\DUV/block_192kHz/out_mult_LI_M_scaled [12]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<12>_3666 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y36" ),
    .INIT ( 64'h5555AAAA5555AAAA ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [13]),
    .ADR0(\DUV/block_192kHz/out_mult_LI_M_scaled [11]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<11>_3661 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y36" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [12]),
    .ADR1(\DUV/block_192kHz/out_mult_LI_M_scaled [10]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<10>_3656 )
  );
  X_BUF 
  \DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>/DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>_AMUX_Delay  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> ),
    .O(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X24Y38" ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>  (
    .CI(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>_13736 ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_DI[0]_UNCONNECTED }),
    .O({\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_O[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_O[1]_UNCONNECTED , 
\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18> }),
    .S({\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_S[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_S[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_xor<18>_S[1]_UNCONNECTED , 
\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>_3697 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y38" ),
    .INIT ( 64'h55AA55AA55AA55AA ))
  \DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LpR/accum [19]),
    .ADR0(\DUV/block_192kHz/out_mult_LI_M_scaled [17]),
    .O(\DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_lut<18>_3697 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_2/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [3]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 64'h5410A4E05410AB10 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<3>  (
    .ADR4(sw0_IBUF_0),
    .ADR5(sw2_IBUF_0),
    .ADR2(rightins[3]),
    .ADR3(leftins[3]),
    .ADR0(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X44Y62" ))
  \ProtoComp121.CYINITGND  (
    .O(\ProtoComp121.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_1/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [2]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y62" ))
  \DUV/block_48kHz/Madd_temp_LpR_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp121.CYINITGND.0 ),
    .CO({\DUV/block_48kHz/Madd_temp_LpR_cy[3] , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LpR [3], \DUV/block_48kHz/temp_LpR [2], \DUV/block_48kHz/temp_LpR [1], 
\NLW_DUV/block_48kHz/Madd_temp_LpR_cy<3>_O[0]_UNCONNECTED }),
    .S({\DUV/block_48kHz/Madd_temp_LpR_lut [3], \DUV/block_48kHz/Madd_temp_LpR_lut [2], \DUV/block_48kHz/Madd_temp_LpR_lut [1], 
\DUV/block_48kHz/Madd_temp_LpR_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 64'h5544AA4B1100E100 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<2>  (
    .ADR4(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR3(rightins[2]),
    .ADR5(leftins[2]),
    .ADR0(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_0/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [1]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 64'h3300C6A03030C590 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<1>  (
    .ADR1(sw0_IBUF_0),
    .ADR5(sw2_IBUF_0),
    .ADR3(rightins[1]),
    .ADR2(leftins[1]),
    .ADR4(sw1_IBUF_0),
    .ADR0(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y62" ),
    .INIT ( 64'h4455B8A94400480C ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<0>  (
    .ADR0(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR1(rightins[0]),
    .ADR5(leftins[0]),
    .ADR4(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [0])
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [7]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2994 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_200.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_200.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y55" ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13676 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13677 , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<7> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<6> , 
\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<5> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<4> }),
    .S({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_2994 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3004 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2998 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3007 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [6]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3004 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_201.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_201.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_A [5]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_2998 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_202.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_202.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [4]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3007 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y55" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_203.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_203.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [3]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3085 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_177.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_177.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X36Y63" ))
  \ProtoComp110.CYINITVCC.2  (
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y63" ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ),
    .CO({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13680 , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<3> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<2> , 
\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<1> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<0> }),
    .S({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_3085 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3074 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3075 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3086 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 64'h55FF55FF55FF55FF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [2]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_3074 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_178.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_178.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A [1]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_3075 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_179.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_179.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 64'h3F3F3F3F3F3F3F3F ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A [0]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_3086 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y63" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_180.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_180.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [11]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3020 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_196.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_196.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y56" ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13677 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13678 , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<11> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<10> , 
\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<9> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<8> }),
    .S({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3020 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3030 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3024 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3033 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [10]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3030 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_197.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_197.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [9]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3024 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_198.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_198.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [8]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3033 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y56" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_199.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_199.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [7]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3098 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_173.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_173.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y64" ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13680 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13681 , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<7> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<6> , 
\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<5> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<4> }),
    .S({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<7>_3098 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3108 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3102 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3111 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [6]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<6>_3108 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_174.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_174.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [5]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<5>_3102 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_175.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_175.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [4]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<4>_3111 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y64" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_176.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_176.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [15]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2942 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_236.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_236.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y46" ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13674 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13675 , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<15> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<14> , 
\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<13> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<12> }),
    .S({\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_2942 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2952 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2946 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2955 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_A [14]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_2952 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_237.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_237.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [13]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_2946 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_238.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_238.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_A [12]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_2955 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_239.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_239.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [3]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2981 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_204.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_204.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X42Y54" ))
  \ProtoComp110.CYINITVCC.1  (
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y54" ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ),
    .CO({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_13676 , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<3> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<2> , 
\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<1> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<0> }),
    .S({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<3>_2981 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2970 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2971 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2982 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [2]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<2>_2970 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_205.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_205.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_A [1]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<1>_2971 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_206.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_206.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [0]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<0>_2982 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y54" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_207.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_207.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [15]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3046 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_192.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_192.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y57" ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13678 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13679 , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<15> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<14> , 
\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<13> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<12> }),
    .S({\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3046 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3056 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3050 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3059 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A [14]),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3056 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_193.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_193.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [13]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3050 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_194.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_194.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_A [12]),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3059 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y57" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_195.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_195.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 1'b0 ))
  testmodlong_3 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_3/CLK ),
    .I(n0132[3]),
    .O(testmodlong[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \Mmult_n0132_Madd6_lut<3>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_34_0),
    .ADR1(Mmult_n0132_Madd_35_0),
    .O(Mmult_n0132_Madd6_lut[3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X26Y11" ))
  \ProtoComp112.CYINITGND  (
    .O(\ProtoComp112.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 1'b0 ))
  testmodlong_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_2/CLK ),
    .I(n0132[2]),
    .O(testmodlong[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y11" ))
  \Mmult_n0132_Madd6_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp112.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd6_cy[3] , \NLW_Mmult_n0132_Madd6_cy<3>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd6_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd6_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<1> , 1'b1}),
    .O({n0132[3], n0132[2], \NLW_Mmult_n0132_Madd6_cy<3>_O[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd6_cy<3>_O[0]_UNCONNECTED }),
    .S({Mmult_n0132_Madd6_lut[3], Mmult_n0132_Madd6_lut[2], Mmult_n0132_Madd6_lut[1], Mmult_n0132_Madd6_lut[0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \Mmult_n0132_Madd6_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR4(Mmult_n0132_Madd_23_0),
    .ADR3(Mmult_n0132_Madd_25_0),
    .O(Mmult_n0132_Madd6_lut[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 64'h0F0FF0F0FFFF0000 ))
  \Mmult_n0132_Madd6_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\ioports16_1/out9 [0]),
    .ADR2(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .ADR4(Mmult_n0132_Madd_115_0),
    .O(Mmult_n0132_Madd6_lut[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Mmult_n0132_Madd6_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(Mmult_n0132_Madd_05_0),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd6_lut[0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y11" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_9.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_9.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [15]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3150 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_165.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_165.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y66" ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13682 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13683 , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<15> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<14> , 
\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<13> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<12> }),
    .S({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<15>_3150 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3160 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3154 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3163 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [14]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<14>_3160 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_166.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_166.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [13]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<13>_3154 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_167.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_167.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [12]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<12>_3163 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y66" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_168.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_168.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>/DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>_0 )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>/DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17>_0 )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>/DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y67" ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13683 ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[2]_UNCONNECTED , 1'b0, 1'b0}),
    .O({\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_O[3]_UNCONNECTED , 
\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<18> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<17> , 
\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<16> }),
    .S({\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_S[3]_UNCONNECTED , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_3176 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3175 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3182 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_3176 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_3175 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_163.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_163.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_A [16]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_3182 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y67" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_164.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_164.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 1'b0 ))
  testmodlong_7 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_7/CLK ),
    .I(n0132[7]),
    .O(testmodlong[7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \Mmult_n0132_Madd6_lut<7>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_74_0),
    .ADR1(Mmult_n0132_Madd_75_0),
    .O(Mmult_n0132_Madd6_lut[7])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 1'b0 ))
  testmodlong_6 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_6/CLK ),
    .I(n0132[6]),
    .O(testmodlong[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y12" ))
  \Mmult_n0132_Madd6_cy<7>  (
    .CI(\Mmult_n0132_Madd6_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd6_cy[7] , \NLW_Mmult_n0132_Madd6_cy<7>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd6_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd6_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<0> }),
    .O({n0132[7], n0132[6], n0132[5], n0132[4]}),
    .S({Mmult_n0132_Madd6_lut[7], Mmult_n0132_Madd6_lut[6], Mmult_n0132_Madd6_lut[5], Mmult_n0132_Madd6_lut[4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 64'h0FF00FF00FF00FF0 ))
  \Mmult_n0132_Madd6_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(Mmult_n0132_Madd_64_0),
    .ADR3(Mmult_n0132_Madd_65_0),
    .O(Mmult_n0132_Madd6_lut[6])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 1'b0 ))
  testmodlong_5 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_5/CLK ),
    .I(n0132[5]),
    .O(testmodlong[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \Mmult_n0132_Madd6_lut<5>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(Mmult_n0132_Madd_54_0),
    .ADR1(Mmult_n0132_Madd_55_0),
    .O(Mmult_n0132_Madd6_lut[5])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 1'b0 ))
  testmodlong_4 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_4/CLK ),
    .I(n0132[4]),
    .O(testmodlong[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y12" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \Mmult_n0132_Madd6_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_44_0),
    .ADR2(Mmult_n0132_Madd_45_0),
    .O(Mmult_n0132_Madd6_lut[4])
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9>_0 )
  );
  X_BUF 
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>/DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_A [11]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3124 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_169.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_169.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X36Y65" ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>  (
    .CI(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<7>_13681 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_13682 , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<11> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<10> , 
\DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<9> , \DUV/block_48kHz/seqmult_LmR/reg_A[17]_unary_minus_33_OUT<8> }),
    .S({\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<11>_3124 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3134 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3128 , 
\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3137 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h55FF55FF55FF55FF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_A [10]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<10>_3134 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_170.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_170.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_A [9]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<9>_3128 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_171.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_171.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 64'h3F3F3F3F3F3F3F3F ))
  \DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_A [8]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/Msub_reg_A[17]_unary_minus_33_OUT_lut<8>_3137 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y65" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_172.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_172.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 1'b0 ))
  testmodlong_11 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_11/CLK ),
    .I(n0132[11]),
    .O(testmodlong[11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \Mmult_n0132_Madd6_lut<11>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_114_0),
    .ADR1(Mmult_n0132_Madd_116_0),
    .O(Mmult_n0132_Madd6_lut[11])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 1'b0 ))
  testmodlong_10 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_10/CLK ),
    .I(n0132[10]),
    .O(testmodlong[10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y13" ))
  \Mmult_n0132_Madd6_cy<11>  (
    .CI(\Mmult_n0132_Madd6_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Mmult_n0132_Madd6_cy[11] , \NLW_Mmult_n0132_Madd6_cy<11>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd6_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd6_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<3> , \NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<0> }),
    .O({n0132[11], n0132[10], n0132[9], n0132[8]}),
    .S({Mmult_n0132_Madd6_lut[11], Mmult_n0132_Madd6_lut[10], Mmult_n0132_Madd6_lut[9], Mmult_n0132_Madd6_lut[8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 64'h0FF00FF00FF00FF0 ))
  \Mmult_n0132_Madd6_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .ADR2(Mmult_n0132_Madd_104_0),
    .ADR3(Mmult_n0132_Madd_105_0),
    .O(Mmult_n0132_Madd6_lut[10])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 1'b0 ))
  testmodlong_9 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_9/CLK ),
    .I(n0132[9]),
    .O(testmodlong[9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \Mmult_n0132_Madd6_lut<9>  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(Mmult_n0132_Madd_94_0),
    .ADR1(Mmult_n0132_Madd_95_0),
    .O(Mmult_n0132_Madd6_lut[9])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 1'b0 ))
  testmodlong_8 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_8/CLK ),
    .I(n0132[8]),
    .O(testmodlong[8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y13" ),
    .INIT ( 64'h0F0F0F0FF0F0F0F0 ))
  \Mmult_n0132_Madd6_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(Mmult_n0132_Madd_84_0),
    .ADR2(Mmult_n0132_Madd_85_0),
    .O(Mmult_n0132_Madd6_lut[8])
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \LM4550_controler_1/count<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/count<3>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<3>_rt_3270 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_154.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_154.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X58Y37" ))
  \ProtoComp56.CYINITGND.1  (
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/ProtoComp56.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y37" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>/ProtoComp56.CYINITGND.0 ),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_13701 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0> }),
    .S({\LM4550_controler_1/count<3>_rt_3270 , \LM4550_controler_1/count<2>_rt_3277 , \LM4550_controler_1/count<1>_rt_3283 , 
\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<2>_rt_3277 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_155.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_155.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<1>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count<1>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<1>_rt_3283 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_156.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_156.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 64'h5555555555555555 ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0>_INV_0  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count [0]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y37" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_17.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_17.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count<7>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<7>_rt_3292 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_150.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_150.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y38" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<3>_13701 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_13702 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4> }),
    .S({\LM4550_controler_1/count<7>_rt_3292 , \LM4550_controler_1/count<6>_rt_3301 , \LM4550_controler_1/count<5>_rt_3307 , 
\LM4550_controler_1/count<4>_rt_3306 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count [6]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<6>_rt_3301 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_151.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_151.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count<5>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<5>_rt_3307 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_152.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_152.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count<4>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count [4]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<4>_rt_3306 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y38" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_153.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_153.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<15>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count [15]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<15>_rt_3314 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_142.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_142.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y40" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_13703 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_13704 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12> }),
    .S({\LM4550_controler_1/count<15>_rt_3314 , \LM4550_controler_1/count<14>_rt_3323 , \LM4550_controler_1/count<13>_rt_3329 , 
\LM4550_controler_1/count<12>_rt_3328 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<14>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count<14>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<14>_rt_3323 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_143.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_143.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count [13]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<13>_rt_3329 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_144.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_144.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count<12>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<12>_rt_3328 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y40" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_145.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_145.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<23>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count<23>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<23>_rt_3358 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_134.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_134.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y42" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_13705 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_13706 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20> }),
    .S({\LM4550_controler_1/count<23>_rt_3358 , \LM4550_controler_1/count<22>_rt_3367 , \LM4550_controler_1/count<21>_rt_3373 , 
\LM4550_controler_1/count<20>_rt_3372 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<22>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count [22]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<22>_rt_3367 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_135.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_135.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<21>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count<21>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<21>_rt_3373 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_136.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_136.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count<20>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count [20]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<20>_rt_3372 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y42" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_137.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_137.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count<19>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count [19]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<19>_rt_3336 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_138.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_138.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y41" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<15>_13704 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_13705 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<19>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16> }),
    .S({\LM4550_controler_1/count<19>_rt_3336 , \LM4550_controler_1/count<18>_rt_3345 , \LM4550_controler_1/count<17>_rt_3351 , 
\LM4550_controler_1/count<16>_rt_3350 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<18>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count<18>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<18>_rt_3345 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_139.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_139.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \LM4550_controler_1/count<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/count [17]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<17>_rt_3351 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_140.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_140.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count<16>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<16>_rt_3350 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y41" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_141.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_141.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25>_0 )
  );
  X_BUF   \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>/LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<27>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count<27>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<27>_rt_3380 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_130.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_130.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y43" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<23>_13706 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_13707 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24> }),
    .S({\LM4550_controler_1/count<27>_rt_3380 , \LM4550_controler_1/count<26>_rt_3389 , \LM4550_controler_1/count<25>_rt_3395 , 
\LM4550_controler_1/count<24>_rt_3394 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count<26>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count [26]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<26>_rt_3389 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_131.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_131.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \LM4550_controler_1/count<25>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/count<25>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<25>_rt_3395 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_132.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_132.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<24>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count [24]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<24>_rt_3394 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_133.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_133.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Madd_n0162_cy<15>/Madd_n0162_cy<15>_DMUX_Delay  (
    .I(n0162[15]),
    .O(\n0162<15>_0 )
  );
  X_BUF   \Madd_n0162_cy<15>/Madd_n0162_cy<15>_CMUX_Delay  (
    .I(n0162[14]),
    .O(\n0162<14>_0 )
  );
  X_BUF   \Madd_n0162_cy<15>/Madd_n0162_cy<15>_BMUX_Delay  (
    .I(n0162[13]),
    .O(\n0162<13>_0 )
  );
  X_BUF   \Madd_n0162_cy<15>/Madd_n0162_cy<15>_AMUX_Delay  (
    .I(n0162[12]),
    .O(\n0162<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y65" ),
    .INIT ( 64'h00AFEE4100A02282 ))
  \Madd_n0162_lut<15>  (
    .ADR3(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR0(rightins[15]),
    .ADR5(leftins[15]),
    .ADR4(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[15])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X48Y65" ))
  \Madd_n0162_cy<15>  (
    .CI(\Madd_n0162_cy[11] ),
    .CYINIT(1'b0),
    .CO({\Madd_n0162_cy[15] , \NLW_Madd_n0162_cy<15>_CO[2]_UNCONNECTED , \NLW_Madd_n0162_cy<15>_CO[1]_UNCONNECTED , 
\NLW_Madd_n0162_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Madd_n0162_cy<15>/DI<3> , \NlwBufferSignal_Madd_n0162_cy<15>/DI<2> , \NlwBufferSignal_Madd_n0162_cy<15>/DI<1> , 
\NlwBufferSignal_Madd_n0162_cy<15>/DI<0> }),
    .O({n0162[15], n0162[14], n0162[13], n0162[12]}),
    .S({Madd_n0162_lut[15], Madd_n0162_lut[14], Madd_n0162_lut[13], Madd_n0162_lut[12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y65" ),
    .INIT ( 64'h5505AAC950006300 ))
  \Madd_n0162_lut<14>  (
    .ADR0(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR3(rightins[14]),
    .ADR5(leftins[14]),
    .ADR4(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y65" ),
    .INIT ( 64'h33CC11E1222D0000 ))
  \Madd_n0162_lut<13>  (
    .ADR1(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR4(rightins[13]),
    .ADR5(leftins[13]),
    .ADR3(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y65" ),
    .INIT ( 64'h504450449C88A0B4 ))
  \Madd_n0162_lut<12>  (
    .ADR5(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR1(rightins[12]),
    .ADR2(leftins[12]),
    .ADR0(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(Madd_n0162_lut[12])
  );
  X_BUF   \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>/LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_0 )
  );
  X_BUF   \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>/LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30>_0 )
  );
  X_BUF   \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>/LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29>_0 )
  );
  X_BUF   \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>/LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \LM4550_controler_1/count<31>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(\LM4550_controler_1/count [31]),
    .O(\LM4550_controler_1/count<31>_rt_3405 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y44" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<27>_13707 ),
    .CYINIT(1'b0),
    .CO({\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[3]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_CO[0]_UNCONNECTED }),
    .DI({\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_xor<31>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28> }),
    .S({\LM4550_controler_1/count<31>_rt_3405 , \LM4550_controler_1/count<30>_rt_3404 , \LM4550_controler_1/count<29>_rt_3413 , 
\LM4550_controler_1/count<28>_rt_3415 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count<30>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count<30>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<30>_rt_3404 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_127.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_127.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \LM4550_controler_1/count<29>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/count<29>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<29>_rt_3413 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_128.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_128.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count<28>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count [28]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<28>_rt_3415 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_129.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_129.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Madd_n0162_cy<7>/Madd_n0162_cy<7>_DMUX_Delay  (
    .I(n0162[7]),
    .O(\n0162<7>_0 )
  );
  X_BUF   \Madd_n0162_cy<7>/Madd_n0162_cy<7>_CMUX_Delay  (
    .I(n0162[6]),
    .O(\n0162<6>_0 )
  );
  X_BUF   \Madd_n0162_cy<7>/Madd_n0162_cy<7>_BMUX_Delay  (
    .I(n0162[5]),
    .O(\n0162<5>_0 )
  );
  X_BUF   \Madd_n0162_cy<7>/Madd_n0162_cy<7>_AMUX_Delay  (
    .I(n0162[4]),
    .O(\n0162<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y63" ),
    .INIT ( 64'h50AC55A950600030 ))
  \Madd_n0162_lut<7>  (
    .ADR0(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR2(rightins[7]),
    .ADR5(leftins[7]),
    .ADR3(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[7])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X48Y63" ))
  \Madd_n0162_cy<7>  (
    .CI(\Madd_n0162_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Madd_n0162_cy[7] , \NLW_Madd_n0162_cy<7>_CO[2]_UNCONNECTED , \NLW_Madd_n0162_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Madd_n0162_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Madd_n0162_cy<7>/DI<3> , \NlwBufferSignal_Madd_n0162_cy<7>/DI<2> , \NlwBufferSignal_Madd_n0162_cy<7>/DI<1> , 
\NlwBufferSignal_Madd_n0162_cy<7>/DI<0> }),
    .O({n0162[7], n0162[6], n0162[5], n0162[4]}),
    .S({Madd_n0162_lut[7], Madd_n0162_lut[6], Madd_n0162_lut[5], Madd_n0162_lut[4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y63" ),
    .INIT ( 64'h0F030C00F0A95900 ))
  \Madd_n0162_lut<6>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR4(rightins[6]),
    .ADR3(leftins[6]),
    .ADR2(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y63" ),
    .INIT ( 64'h2222D8283300C90A ))
  \Madd_n0162_lut<5>  (
    .ADR1(sw0_IBUF_0),
    .ADR5(sw2_IBUF_0),
    .ADR0(rightins[5]),
    .ADR3(leftins[5]),
    .ADR4(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y63" ),
    .INIT ( 64'h3033CAC930006050 ))
  \Madd_n0162_lut<4>  (
    .ADR4(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR5(rightins[4]),
    .ADR2(leftins[4]),
    .ADR1(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(Madd_n0162_lut[4])
  );
  X_BUF   \Madd_n0162_cy<11>/Madd_n0162_cy<11>_DMUX_Delay  (
    .I(n0162[11]),
    .O(\n0162<11>_0 )
  );
  X_BUF   \Madd_n0162_cy<11>/Madd_n0162_cy<11>_CMUX_Delay  (
    .I(n0162[10]),
    .O(\n0162<10>_0 )
  );
  X_BUF   \Madd_n0162_cy<11>/Madd_n0162_cy<11>_BMUX_Delay  (
    .I(n0162[9]),
    .O(\n0162<9>_0 )
  );
  X_BUF   \Madd_n0162_cy<11>/Madd_n0162_cy<11>_AMUX_Delay  (
    .I(n0162[8]),
    .O(\n0162<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y64" ),
    .INIT ( 64'h33300300CC65A900 ))
  \Madd_n0162_lut<11>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR3(rightins[11]),
    .ADR4(leftins[11]),
    .ADR1(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[11])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X48Y64" ))
  \Madd_n0162_cy<11>  (
    .CI(\Madd_n0162_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Madd_n0162_cy[11] , \NLW_Madd_n0162_cy<11>_CO[2]_UNCONNECTED , \NLW_Madd_n0162_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Madd_n0162_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Madd_n0162_cy<11>/DI<3> , \NlwBufferSignal_Madd_n0162_cy<11>/DI<2> , \NlwBufferSignal_Madd_n0162_cy<11>/DI<1> , 
\NlwBufferSignal_Madd_n0162_cy<11>/DI<0> }),
    .O({n0162[11], n0162[10], n0162[9], n0162[8]}),
    .S({Madd_n0162_lut[11], Madd_n0162_lut[10], Madd_n0162_lut[9], Madd_n0162_lut[8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y64" ),
    .INIT ( 64'h0F000C0CD288D184 ))
  \Madd_n0162_lut<10>  (
    .ADR2(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR3(rightins[10]),
    .ADR1(leftins[10]),
    .ADR5(sw1_IBUF_0),
    .ADR0(sw3_IBUF_0),
    .O(Madd_n0162_lut[10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y64" ),
    .INIT ( 64'h5A5A444B1E110000 ))
  \Madd_n0162_lut<9>  (
    .ADR2(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR4(rightins[9]),
    .ADR5(leftins[9]),
    .ADR0(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y64" ),
    .INIT ( 64'h0000FC30F5A00990 ))
  \Madd_n0162_lut<8>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR2(rightins[8]),
    .ADR3(leftins[8]),
    .ADR4(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(Madd_n0162_lut[8])
  );
  X_BUF   \Madd_n0162_cy<3>/Madd_n0162_cy<3>_DMUX_Delay  (
    .I(n0162[3]),
    .O(\n0162<3>_0 )
  );
  X_BUF   \Madd_n0162_cy<3>/Madd_n0162_cy<3>_CMUX_Delay  (
    .I(n0162[2]),
    .O(\n0162<2>_0 )
  );
  X_BUF   \Madd_n0162_cy<3>/Madd_n0162_cy<3>_BMUX_Delay  (
    .I(n0162[1]),
    .O(\n0162<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y62" ),
    .INIT ( 64'h55AA05C950630000 ))
  \Madd_n0162_lut<3>  (
    .ADR3(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR5(rightins[3]),
    .ADR4(leftins[3]),
    .ADR0(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X48Y62" ))
  \ProtoComp115.CYINITGND  (
    .O(\ProtoComp115.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X48Y62" ))
  \Madd_n0162_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp115.CYINITGND.0 ),
    .CO({\Madd_n0162_cy[3] , \NLW_Madd_n0162_cy<3>_CO[2]_UNCONNECTED , \NLW_Madd_n0162_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Madd_n0162_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Madd_n0162_cy<3>/DI<3> , \NlwBufferSignal_Madd_n0162_cy<3>/DI<2> , \NlwBufferSignal_Madd_n0162_cy<3>/DI<1> , 
\NlwBufferSignal_Madd_n0162_cy<3>/DI<0> }),
    .O({n0162[3], n0162[2], n0162[1], \NLW_Madd_n0162_cy<3>_O[0]_UNCONNECTED }),
    .S({Madd_n0162_lut[3], Madd_n0162_lut[2], Madd_n0162_lut[1], Madd_n0162_lut[0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y62" ),
    .INIT ( 64'h6656660330006500 ))
  \Madd_n0162_lut<2>  (
    .ADR0(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR5(rightins[2]),
    .ADR3(leftins[2]),
    .ADR1(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y62" ),
    .INIT ( 64'h00FCDD21000C8884 ))
  \Madd_n0162_lut<1>  (
    .ADR4(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR1(rightins[1]),
    .ADR5(leftins[1]),
    .ADR3(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(Madd_n0162_lut[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y62" ),
    .INIT ( 64'h6360506066650030 ))
  \Madd_n0162_lut<0>  (
    .ADR1(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR4(rightins[0]),
    .ADR2(leftins[0]),
    .ADR0(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(Madd_n0162_lut[0])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_7  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_7/CLK ),
    .I(\DUV/interpol4x_LpR/Result [7]),
    .O(\DUV/interpol4x_LpR/accum [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [7]),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<7>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_6  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_6/CLK ),
    .I(\DUV/interpol4x_LpR/Result [6]),
    .O(\DUV/interpol4x_LpR/accum [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y37" ))
  \DUV/interpol4x_LpR/Maccum_accum_cy<7>  (
    .CI(\DUV/interpol4x_LpR/Maccum_accum_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LpR/Maccum_accum_cy[7] , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Maccum_accum_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<0> }),
    .O({\DUV/interpol4x_LpR/Result [7], \DUV/interpol4x_LpR/Result [6], \DUV/interpol4x_LpR/Result [5], \DUV/interpol4x_LpR/Result [4]}),
    .S({\DUV/interpol4x_LpR/Maccum_accum_lut [7], \DUV/interpol4x_LpR/Maccum_accum_lut [6], \DUV/interpol4x_LpR/Maccum_accum_lut [5], 
\DUV/interpol4x_LpR/Maccum_accum_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [6]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/diff<6>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_5  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_5/CLK ),
    .I(\DUV/interpol4x_LpR/Result [5]),
    .O(\DUV/interpol4x_LpR/accum [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [5]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<5>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_4  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_4/CLK ),
    .I(\DUV/interpol4x_LpR/Result [4]),
    .O(\DUV/interpol4x_LpR/accum [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y37" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [4]),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/diff<4>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_3  (
    .CE(\uart_1/baudrxclock ),
    .CLK(\NlwBufferSignal_uart_1/bitrxcount_3/CLK ),
    .I(\uart_1/Result [3]),
    .O(\uart_1/bitrxcount [3]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \uart_1/bitrxcount<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\uart_1/bitrxcount [3]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\uart_1/bitrxcount<3>_rt_4280 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X32Y49" ))
  \ProtoComp118.CYINITGND.1  (
    .O(\uart_1/bitrxcount<3>/ProtoComp118.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_2  (
    .CE(\uart_1/baudrxclock ),
    .CLK(\NlwBufferSignal_uart_1/bitrxcount_2/CLK ),
    .I(\uart_1/Result [2]),
    .O(\uart_1/bitrxcount [2]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y49" ))
  \uart_1/Mcount_bitrxcount_xor<3>  (
    .CI(1'b0),
    .CYINIT(\uart_1/bitrxcount<3>/ProtoComp118.CYINITGND.0 ),
    .CO({\NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[3]_UNCONNECTED , \NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_bitrxcount_xor<3>_CO[0]_UNCONNECTED }),
    .DI({\NLW_uart_1/Mcount_bitrxcount_xor<3>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b1}),
    .O({\uart_1/Result [3], \uart_1/Result [2], \uart_1/Result [1], \uart_1/Result [0]}),
    .S({\uart_1/bitrxcount<3>_rt_4280 , \uart_1/bitrxcount<2>_rt_4290 , \uart_1/bitrxcount<1>_rt_4289 , \uart_1/Mcount_bitrxcount_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/bitrxcount<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/bitrxcount [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/bitrxcount<2>_rt_4290 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_77.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_77.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_1  (
    .CE(\uart_1/baudrxclock ),
    .CLK(\NlwBufferSignal_uart_1/bitrxcount_1/CLK ),
    .I(\uart_1/Result [1]),
    .O(\uart_1/bitrxcount [1]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/bitrxcount<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/bitrxcount [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/bitrxcount<1>_rt_4289 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_78.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_78.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 1'b0 ))
  \uart_1/bitrxcount_0  (
    .CE(\uart_1/baudrxclock ),
    .CLK(\NlwBufferSignal_uart_1/bitrxcount_0/CLK ),
    .I(\uart_1/Result [0]),
    .O(\uart_1/bitrxcount [0]),
    .SRST(\uart_1/Mcount_bitrxcount_val ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \uart_1/Mcount_bitrxcount_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/bitrxcount [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/Mcount_bitrxcount_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y49" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_13.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_13.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Mmult_n0132_Madd2_cy<9>/Mmult_n0132_Madd2_cy<9>_DMUX_Delay  (
    .I(\Mmult_n0132_Madd2_cy[9] ),
    .O(\Mmult_n0132_Madd2_cy<9>_0 )
  );
  X_BUF   \Mmult_n0132_Madd2_cy<9>/Mmult_n0132_Madd2_cy<9>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_102),
    .O(Mmult_n0132_Madd_102_0)
  );
  X_BUF   \Mmult_n0132_Madd2_cy<9>/Mmult_n0132_Madd2_cy<9>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_92),
    .O(Mmult_n0132_Madd_92_0)
  );
  X_BUF   \Mmult_n0132_Madd2_cy<9>/Mmult_n0132_Madd2_cy<9>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_82),
    .O(Mmult_n0132_Madd_82_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 64'h0000000000000000 ))
  \PhysOnlyGnd.D6LUT.3  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(\NLW_PhysOnlyGnd.D6LUT.3_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y14" ))
  \Mmult_n0132_Madd2_cy<9>  (
    .CI(\Mmult_n0132_Madd2_cy[6] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd2_cy<9>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd2_cy<9>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd2_cy<9>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd2_cy<9>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd2_cy<9>_DI[3]_UNCONNECTED , 1'b0, \Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1_4265 , 
\Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1_4262 }),
    .O({\Mmult_n0132_Madd2_cy[9] , Mmult_n0132_Madd_102, Mmult_n0132_Madd_92, Mmult_n0132_Madd_82}),
    .S({1'b0, \Mmult_n0132_P9out<6>_x_test440Hz<4> , Mmult_n0132_Madd2_lut[8], Mmult_n0132_Madd2_lut[7]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<4>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out9 [6]),
    .ADR0(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_29.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_29.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 64'h66AACC0066AACC00 ))
  \Mmult_n0132_Madd2_lut<8>  (
    .ADR2(1'b1),
    .ADR3(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR4(\ioports16_1/out9 [5]),
    .ADR0(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd2_lut[8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 32'hCC00CC00 ))
  \Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1  (
    .ADR0(1'b1),
    .ADR3(\ioports16_1/out9 [6]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<3>_mand1_4265 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 64'h7788888877888888 ))
  \Mmult_n0132_Madd2_lut<7>  (
    .ADR2(1'b1),
    .ADR4(\ioports16_1/out9 [5]),
    .ADR3(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR1(\ioports16_1/out9 [4]),
    .ADR0(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd2_lut[7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y14" ),
    .INIT ( 32'hFF000000 ))
  \Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [5]),
    .ADR3(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\Mmult_n0132_P9out<5>_x_test440Hz<3>_mand1_4262 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y53" ))
  \uart_1/Mcount_baudrxcount_xor<13>  (
    .CI(\uart_1/Mcount_baudrxcount_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_xor<13>_CO[0]_UNCONNECTED }),
    .DI({\NLW_uart_1/Mcount_baudrxcount_xor<13>_DI[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_xor<13>_DI[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudrxcount_xor<13>_DI[1]_UNCONNECTED , 1'b0}),
    .O({\NLW_uart_1/Mcount_baudrxcount_xor<13>_O[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_xor<13>_O[2]_UNCONNECTED , \uart_1/Result [13], 
\uart_1/Result [12]}),
    .S({\NLW_uart_1/Mcount_baudrxcount_xor<13>_S[3]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_xor<13>_S[2]_UNCONNECTED , 
\uart_1/baudrxcount<13>_rt_4214 , \uart_1/baudrxcount<12>_rt_4215 })
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y53" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_13  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_13/CLK ),
    .I(\uart_1/Result [13]),
    .O(\uart_1/baudrxcount [13]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y53" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<13>_rt_4214 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y53" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_12  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_12/CLK ),
    .I(\uart_1/Result [12]),
    .O(\uart_1/baudrxcount [12]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y53" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<12>_rt_4215 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y53" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_81.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_81.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_3  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_3/CLK ),
    .I(\DUV/interpol4x_LpR/Result [3]),
    .O(\DUV/interpol4x_LpR/accum [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [3]),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<3>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X30Y36" ))
  \ProtoComp63.CYINITGND.1  (
    .O(\DUV/interpol4x_LpR/accum<3>/ProtoComp63.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_2  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_2/CLK ),
    .I(\DUV/interpol4x_LpR/Result [2]),
    .O(\DUV/interpol4x_LpR/accum [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y36" ))
  \DUV/interpol4x_LpR/Maccum_accum_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/interpol4x_LpR/accum<3>/ProtoComp63.CYINITGND.0 ),
    .CO({\DUV/interpol4x_LpR/Maccum_accum_cy[3] , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Maccum_accum_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<0> }),
    .O({\DUV/interpol4x_LpR/Result [3], \DUV/interpol4x_LpR/Result [2], \DUV/interpol4x_LpR/Result [1], \DUV/interpol4x_LpR/Result [0]}),
    .S({\DUV/interpol4x_LpR/Maccum_accum_lut [3], \DUV/interpol4x_LpR/Maccum_accum_lut [2], \DUV/interpol4x_LpR/Maccum_accum_lut [1], 
\DUV/interpol4x_LpR/Maccum_accum_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [2]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/diff<2>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_1  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_1/CLK ),
    .I(\DUV/interpol4x_LpR/Result [1]),
    .O(\DUV/interpol4x_LpR/accum [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [1]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<1>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_0  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_0/CLK ),
    .I(\DUV/interpol4x_LpR/Result [0]),
    .O(\DUV/interpol4x_LpR/accum [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y36" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [0]),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/diff<0>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [0])
  );
  X_BUF   \Mmult_n0132_Madd2_cy<6>/Mmult_n0132_Madd2_cy<6>_DMUX_Delay  (
    .I(Mmult_n0132_Madd_72),
    .O(Mmult_n0132_Madd_72_0)
  );
  X_BUF   \Mmult_n0132_Madd2_cy<6>/Mmult_n0132_Madd2_cy<6>_CMUX_Delay  (
    .I(Mmult_n0132_Madd_62),
    .O(Mmult_n0132_Madd_62_0)
  );
  X_BUF   \Mmult_n0132_Madd2_cy<6>/Mmult_n0132_Madd2_cy<6>_BMUX_Delay  (
    .I(Mmult_n0132_Madd_52),
    .O(Mmult_n0132_Madd_52_0)
  );
  X_BUF   \Mmult_n0132_Madd2_cy<6>/Mmult_n0132_Madd2_cy<6>_AMUX_Delay  (
    .I(Mmult_n0132_Madd_42),
    .O(Mmult_n0132_Madd_42_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 64'h6CA06CA06CA06CA0 ))
  \Mmult_n0132_Madd2_lut<6>  (
    .ADR4(1'b1),
    .ADR2(\ioports16_1/out9 [4]),
    .ADR0(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR3(\ioports16_1/out9 [3]),
    .ADR1(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd2_lut[6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 32'hA0A0A0A0 ))
  \Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1  (
    .ADR1(1'b1),
    .ADR2(\ioports16_1/out9 [4]),
    .ADR0(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1_4232 )
  );
  X_ZERO #(
    .LOC ( "SLICE_X22Y13" ))
  \ProtoComp99.CYINITGND.2  (
    .O(\Mmult_n0132_Madd2_cy<6>/ProtoComp99.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y13" ))
  \Mmult_n0132_Madd2_cy<6>  (
    .CI(1'b0),
    .CYINIT(\Mmult_n0132_Madd2_cy<6>/ProtoComp99.CYINITGND.0 ),
    .CO({\Mmult_n0132_Madd2_cy[6] , \NLW_Mmult_n0132_Madd2_cy<6>_CO[2]_UNCONNECTED , \NLW_Mmult_n0132_Madd2_cy<6>_CO[1]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd2_cy<6>_CO[0]_UNCONNECTED }),
    .DI({\Mmult_n0132_P9out<4>_x_test440Hz<3>_mand1_4232 , \Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1_4223 , 
\Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1_4247 , \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1_4238 }),
    .O({Mmult_n0132_Madd_72, Mmult_n0132_Madd_62, Mmult_n0132_Madd_52, Mmult_n0132_Madd_42}),
    .S({Mmult_n0132_Madd2_lut[6], Mmult_n0132_Madd2_lut[5], Mmult_n0132_Madd2_lut[4], Mmult_n0132_Madd2_lut[3]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 64'h5FA0A0A05FA0A0A0 ))
  \Mmult_n0132_Madd2_lut<5>  (
    .ADR1(1'b1),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR0(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR3(\ioports16_1/out9 [2]),
    .ADR4(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd2_lut[5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 32'hA0A0A0A0 ))
  \Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1  (
    .ADR1(1'b1),
    .ADR2(\ioports16_1/out9 [3]),
    .ADR0(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<3>_x_test440Hz<3>_mand1_4223 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 64'h6C6CA0A06C6CA0A0 ))
  \Mmult_n0132_Madd2_lut<4>  (
    .ADR3(1'b1),
    .ADR4(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(\ioports16_1/out9 [1]),
    .ADR0(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd2_lut[4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 32'hCCCC0000 ))
  \Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1  (
    .ADR0(1'b1),
    .ADR4(\ioports16_1/out9 [2]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\Mmult_n0132_P9out<2>_x_test440Hz<3>_mand1_4247 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 64'h3CF0CC003CF0CC00 ))
  \Mmult_n0132_Madd2_lut<3>  (
    .ADR0(1'b1),
    .ADR3(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR4(\ioports16_1/out9 [0]),
    .ADR2(\test440Hz[4] ),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd2_lut[3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y13" ),
    .INIT ( 32'hCC00CC00 ))
  \Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1  (
    .ADR0(1'b1),
    .ADR3(\ioports16_1/out9 [1]),
    .ADR1(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand1_4238 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_19  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_19/CLK ),
    .I(\DUV/interpol4x_LpR/Result [19]),
    .O(\DUV/interpol4x_LpR/accum [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 64'h33333333CCCCCCCC ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<19>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [19]),
    .ADR4(1'b1),
    .ADR1(\DUV/interpol4x_LpR/diff<18>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [19])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_18  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_18/CLK ),
    .I(\DUV/interpol4x_LpR/Result [18]),
    .O(\DUV/interpol4x_LpR/accum [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y40" ))
  \DUV/interpol4x_LpR/Maccum_accum_xor<19>  (
    .CI(\DUV/interpol4x_LpR/Maccum_accum_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[3]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/interpol4x_LpR/Maccum_accum_xor<19>_DI[3]_UNCONNECTED , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<0> }),
    .O({\DUV/interpol4x_LpR/Result [19], \DUV/interpol4x_LpR/Result [18], \DUV/interpol4x_LpR/Result [17], \DUV/interpol4x_LpR/Result [16]}),
    .S({\DUV/interpol4x_LpR/Maccum_accum_lut [19], \DUV/interpol4x_LpR/Maccum_accum_lut [18], \DUV/interpol4x_LpR/Maccum_accum_lut [17], 
\DUV/interpol4x_LpR/Maccum_accum_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [18]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/diff<18>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_17  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_17/CLK ),
    .I(\DUV/interpol4x_LpR/Result [17]),
    .O(\DUV/interpol4x_LpR/accum [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [17]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<17>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_16  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_16/CLK ),
    .I(\DUV/interpol4x_LpR/Result [16]),
    .O(\DUV/interpol4x_LpR/accum [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y40" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [16]),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/diff<16>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [16])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_11  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_11/CLK ),
    .I(\DUV/interpol4x_LpR/Result [11]),
    .O(\DUV/interpol4x_LpR/accum [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [11]),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<11>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_10  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_10/CLK ),
    .I(\DUV/interpol4x_LpR/Result [10]),
    .O(\DUV/interpol4x_LpR/accum [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y38" ))
  \DUV/interpol4x_LpR/Maccum_accum_cy<11>  (
    .CI(\DUV/interpol4x_LpR/Maccum_accum_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LpR/Maccum_accum_cy[11] , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Maccum_accum_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<0> }),
    .O({\DUV/interpol4x_LpR/Result [11], \DUV/interpol4x_LpR/Result [10], \DUV/interpol4x_LpR/Result [9], \DUV/interpol4x_LpR/Result [8]}),
    .S({\DUV/interpol4x_LpR/Maccum_accum_lut [11], \DUV/interpol4x_LpR/Maccum_accum_lut [10], \DUV/interpol4x_LpR/Maccum_accum_lut [9], 
\DUV/interpol4x_LpR/Maccum_accum_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [10]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/diff<10>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_9  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_9/CLK ),
    .I(\DUV/interpol4x_LpR/Result [9]),
    .O(\DUV/interpol4x_LpR/accum [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [9]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<9>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_8  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_8/CLK ),
    .I(\DUV/interpol4x_LpR/Result [8]),
    .O(\DUV/interpol4x_LpR/accum [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y38" ),
    .INIT ( 64'h55555555AAAAAAAA ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<8>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [8]),
    .ADR4(1'b1),
    .ADR0(\DUV/interpol4x_LpR/diff<8>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_15  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_15/CLK ),
    .I(\DUV/interpol4x_LpR/Result [15]),
    .O(\DUV/interpol4x_LpR/accum [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 64'h00FF00FFFF00FF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [15]),
    .ADR4(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<15>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_14  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_14/CLK ),
    .I(\DUV/interpol4x_LpR/Result [14]),
    .O(\DUV/interpol4x_LpR/accum [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X30Y39" ))
  \DUV/interpol4x_LpR/Maccum_accum_cy<15>  (
    .CI(\DUV/interpol4x_LpR/Maccum_accum_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LpR/Maccum_accum_cy[15] , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Maccum_accum_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Maccum_accum_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<0> }),
    .O({\DUV/interpol4x_LpR/Result [15], \DUV/interpol4x_LpR/Result [14], \DUV/interpol4x_LpR/Result [13], \DUV/interpol4x_LpR/Result [12]}),
    .S({\DUV/interpol4x_LpR/Maccum_accum_lut [15], \DUV/interpol4x_LpR/Maccum_accum_lut [14], \DUV/interpol4x_LpR/Maccum_accum_lut [13], 
\DUV/interpol4x_LpR/Maccum_accum_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<14>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [14]),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/diff<14>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_13  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_13/CLK ),
    .I(\DUV/interpol4x_LpR/Result [13]),
    .O(\DUV/interpol4x_LpR/accum [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 64'h00FFFF0000FFFF00 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/accum [13]),
    .ADR5(1'b1),
    .ADR3(\DUV/interpol4x_LpR/diff<13>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/accum_12  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/accum_12/CLK ),
    .I(\DUV/interpol4x_LpR/Result [12]),
    .O(\DUV/interpol4x_LpR/accum [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y39" ),
    .INIT ( 64'h0000FFFFFFFF0000 ))
  \DUV/interpol4x_LpR/Maccum_accum_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/interpol4x_LpR/accum [12]),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/diff<12>_0 ),
    .O(\DUV/interpol4x_LpR/Maccum_accum_lut [12])
  );
  X_FF #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q3 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<3>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_301.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_301.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q2 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y25" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [3], \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q3 , \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q2 , \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q1 , 
\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [3], \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [2], 
\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [1], \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 64'hFF000000FF000000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [2]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_302.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_302.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q1 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<1>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [1]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_303.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_303.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 64'hFFFF0F0FFFFF0F0F ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_304.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_304.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q7 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 64'hFFFF000000000000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/Q [7]),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [7])
  );
  X_FF #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q6 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X18Y26" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_cy [3]),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[2]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_xor<7>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q7 , \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q6 , \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q5 , 
\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q4 }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [7], \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [6], 
\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [5], \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<6>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_298.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_298.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q5 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_299.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_299.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Q_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q4 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/Q [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Mcount_Q_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_300.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_300.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_10  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_10/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [11]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 64'h50AC55A950600030 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<11>  (
    .ADR0(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR2(rightins[11]),
    .ADR5(leftins[11]),
    .ADR3(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_9  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_9/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [10]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y64" ))
  \DUV/block_48kHz/Madd_temp_LpR_cy<11>  (
    .CI(\DUV/block_48kHz/Madd_temp_LpR_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/Madd_temp_LpR_cy[11] , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Madd_temp_LpR_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LpR [11], \DUV/block_48kHz/temp_LpR [10], \DUV/block_48kHz/temp_LpR [9], \DUV/block_48kHz/temp_LpR [8]}),
    .S({\DUV/block_48kHz/Madd_temp_LpR_lut [11], \DUV/block_48kHz/Madd_temp_LpR_lut [10], \DUV/block_48kHz/Madd_temp_LpR_lut [9], 
\DUV/block_48kHz/Madd_temp_LpR_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 64'h59485A4B0C480044 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<10>  (
    .ADR0(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR5(rightins[10]),
    .ADR1(leftins[10]),
    .ADR2(sw1_IBUF_0),
    .ADR4(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_8  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_8/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 64'h0000FC0CDD882184 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<9>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR1(rightins[9]),
    .ADR3(leftins[9]),
    .ADR4(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_7/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y64" ),
    .INIT ( 64'h30333000CAC96050 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<8>  (
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR4(rightins[8]),
    .ADR2(leftins[8]),
    .ADR1(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_14  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_14/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [15]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 64'h3330C6C50030A090 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<15>  (
    .ADR4(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR2(rightins[15]),
    .ADR5(leftins[15]),
    .ADR1(sw1_IBUF_0),
    .ADR3(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_13  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_13/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [14]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y65" ))
  \DUV/block_48kHz/Madd_temp_LpR_cy<15>  (
    .CI(\DUV/block_48kHz/Madd_temp_LpR_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_48kHz/Madd_temp_LpR_cy[15] , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Madd_temp_LpR_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<3> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<0> }),
    .O({\DUV/block_48kHz/temp_LpR [15], \DUV/block_48kHz/temp_LpR [14], \DUV/block_48kHz/temp_LpR [13], \DUV/block_48kHz/temp_LpR [12]}),
    .S({\DUV/block_48kHz/Madd_temp_LpR_lut [15], \DUV/block_48kHz/Madd_temp_LpR_lut [14], \DUV/block_48kHz/Madd_temp_LpR_lut [13], 
\DUV/block_48kHz/Madd_temp_LpR_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 64'h55500050A6A3C090 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<14>  (
    .ADR0(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR4(rightins[14]),
    .ADR2(leftins[14]),
    .ADR5(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_12  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_12/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [13]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 64'h6656300066036500 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<13>  (
    .ADR1(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR3(rightins[13]),
    .ADR4(leftins[13]),
    .ADR0(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_11  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_11/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [12]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y65" ),
    .INIT ( 64'h4540BA404540898C ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<12>  (
    .ADR0(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR1(rightins[12]),
    .ADR3(leftins[12]),
    .ADR4(sw1_IBUF_0),
    .ADR5(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_8  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_8/CLK ),
    .I(\DUV/block_192kHz/Result<8>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<8>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<8>/DUV/block_192kHz/dds_38/phase<8>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_224.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_224.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_7  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_7/CLK ),
    .I(\DUV/block_192kHz/Result<7>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y44" ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<8>  (
    .CI(\DUV/block_192kHz/dds_38/Maccum_phase_cy[4] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/dds_38/Maccum_phase_cy[8] , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<8>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\DUV/block_192kHz/Result<8>1 , \DUV/block_192kHz/Result<7>1 , \DUV/block_192kHz/Result<6>1 , \DUV/block_192kHz/Result<5>1 }),
    .S({\DUV/block_192kHz/dds_38/phase<8>/DUV/block_192kHz/dds_38/phase<8>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[7] , 
\DUV/block_192kHz/dds_38/phase<8>/DUV/block_192kHz/dds_38/phase<6>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[5] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<7>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[7] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_37.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_37.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_6  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_6/CLK ),
    .I(\DUV/block_192kHz/Result<6>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<6>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<8>/DUV/block_192kHz/dds_38/phase<6>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_225.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_225.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_5  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_5/CLK ),
    .I(\DUV/block_192kHz/Result<5>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<5>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [5]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[5] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y44" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_38.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_38.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_17  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_17/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [18]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X44Y66" ))
  \DUV/block_48kHz/Madd_temp_LpR_xor<18>  (
    .CI(\DUV/block_48kHz/Madd_temp_LpR_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[3]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[1]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_DI[3]_UNCONNECTED , \NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_DI[2]_UNCONNECTED , 
\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<1> , \NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<0> }),
    .O({\NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_O[3]_UNCONNECTED , \DUV/block_48kHz/temp_LpR [18], \DUV/block_48kHz/temp_LpR [17], 
\DUV/block_48kHz/temp_LpR [16]}),
    .S({\NLW_DUV/block_48kHz/Madd_temp_LpR_xor<18>_S[3]_UNCONNECTED , \DUV/block_48kHz/Madd_temp_LpR_lut [18], \DUV/block_48kHz/Madd_temp_LpR_lut [17]
, \DUV/block_48kHz/Madd_temp_LpR_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y66" ),
    .INIT ( 64'h0000CACAAACC6006 ))
  \Madd_n0162_lut<17>  (
    .ADR5(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR0(rightins[17]),
    .ADR1(\leftins<17>_0 ),
    .ADR4(sw1_IBUF_0),
    .ADR2(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_16  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_16/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y66" ),
    .INIT ( 64'h55AA506305C90000 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<17>  (
    .ADR0(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR5(rightins[17]),
    .ADR4(\leftins<17>_0 ),
    .ADR3(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai_15  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_15/CLK ),
    .I(\DUV/block_48kHz/temp_LpR [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y66" ),
    .INIT ( 64'h0FF00A3905C90000 ))
  \DUV/block_48kHz/Madd_temp_LpR_lut<16>  (
    .ADR2(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR5(rightins[16]),
    .ADR4(\leftins<16>_0 ),
    .ADR3(sw1_IBUF_0),
    .ADR1(sw3_IBUF_0),
    .O(\DUV/block_48kHz/Madd_temp_LpR_lut [16])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_4  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_4/CLK ),
    .I(\DUV/block_192kHz/Result<4>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<4>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [4]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<4>/DUV/block_192kHz/dds_38/phase<4>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_226.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_226.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X14Y43" ))
  \ProtoComp74.CYINITGND.1  (
    .O(\DUV/block_192kHz/dds_38/phase<4>/ProtoComp74.CYINITGND.0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_3  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_3/CLK ),
    .I(\DUV/block_192kHz/Result<3>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y43" ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<4>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/dds_38/phase<4>/ProtoComp74.CYINITGND.0 ),
    .CO({\DUV/block_192kHz/dds_38/Maccum_phase_cy[4] , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<4>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\DUV/block_192kHz/Result<4>1 , \DUV/block_192kHz/Result<3>1 , \DUV/block_192kHz/Result<2>1 , \DUV/block_192kHz/Result<1>1 }),
    .S({\DUV/block_192kHz/dds_38/phase<4>/DUV/block_192kHz/dds_38/phase<4>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[3] , 
\DUV/block_192kHz/dds_38/phase<4>/DUV/block_192kHz/dds_38/phase<2>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[1] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<3>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[3] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_39.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_39.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_2  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_2/CLK ),
    .I(\DUV/block_192kHz/Result<2>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<2>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [2]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<4>/DUV/block_192kHz/dds_38/phase<2>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_227.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_227.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_1  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_1/CLK ),
    .I(\DUV/block_192kHz/Result<1>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<1>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[1] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y43" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_40.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_40.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \uart_1/baudrxcount<3>/uart_1/baudrxcount<3>_CMUX_Delay  (
    .I(\uart_1/Result<2>1 ),
    .O(\uart_1/Result<2>1_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_3  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_3/CLK ),
    .I(\uart_1/Result<3>1 ),
    .O(\uart_1/baudrxcount [3]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [3]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<3>_rt_4137 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_90.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_90.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X32Y50" ))
  \ProtoComp89.CYINITGND.1  (
    .O(\uart_1/baudrxcount<3>/ProtoComp89.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y50" ))
  \uart_1/Mcount_baudrxcount_cy<3>  (
    .CI(1'b0),
    .CYINIT(\uart_1/baudrxcount<3>/ProtoComp89.CYINITGND.0 ),
    .CO({\uart_1/Mcount_baudrxcount_cy[3] , \NLW_uart_1/Mcount_baudrxcount_cy<3>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudrxcount_cy<3>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\uart_1/Result<3>1 , \uart_1/Result<2>1 , \uart_1/Result<1>1 , \uart_1/Result<0>1 }),
    .S({\uart_1/baudrxcount<3>_rt_4137 , \uart_1/baudrxcount<2>_rt_4125 , \uart_1/baudrxcount<1>_rt_4143 , \uart_1/Mcount_baudrxcount_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \uart_1/baudrxcount<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\uart_1/baudrxcount [2]),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<2>_rt_4125 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_91.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_91.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_1  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_1/CLK ),
    .I(\uart_1/Result<1>1 ),
    .O(\uart_1/baudrxcount [1]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [1]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<1>_rt_4143 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_92.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_92.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_0  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_0/CLK ),
    .I(\uart_1/Result<0>1 ),
    .O(\uart_1/baudrxcount [0]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \uart_1/Mcount_baudrxcount_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [0]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/Mcount_baudrxcount_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y50" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_14.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_14.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<7>/DUV/interpol4x_LpR/Msub_diff_cy<7>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [7]),
    .O(\DUV/interpol4x_LpR/diff<7>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<7>/DUV/interpol4x_LpR/Msub_diff_cy<7>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [6]),
    .O(\DUV/interpol4x_LpR/diff<6>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<7>/DUV/interpol4x_LpR/Msub_diff_cy<7>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [5]),
    .O(\DUV/interpol4x_LpR/diff<5>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<7>/DUV/interpol4x_LpR/Msub_diff_cy<7>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [4]),
    .O(\DUV/interpol4x_LpR/diff<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y41" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<7>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR1(\DUV/interpol4x_LpR/r1 [7]),
    .ADR3(\DUV/interpol4x_LpR/r2<7>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [7])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y41" ))
  \DUV/interpol4x_LpR/Msub_diff_cy<7>  (
    .CI(\DUV/interpol4x_LpR/Msub_diff_cy[3] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LpR/Msub_diff_cy[7] , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Msub_diff_cy<7>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<0> }),
    .O({\DUV/interpol4x_LpR/diff [7], \DUV/interpol4x_LpR/diff [6], \DUV/interpol4x_LpR/diff [5], \DUV/interpol4x_LpR/diff [4]}),
    .S({\DUV/interpol4x_LpR/Msub_diff_lut [7], \DUV/interpol4x_LpR/Msub_diff_lut [6], \DUV/interpol4x_LpR/Msub_diff_lut [5], 
\DUV/interpol4x_LpR/Msub_diff_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y41" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<6>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [6]),
    .ADR2(\DUV/interpol4x_LpR/r2<6>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y41" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<5>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [5]),
    .ADR2(\DUV/interpol4x_LpR/r2<5>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y41" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LpR/Msub_diff_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LpR/r1 [4]),
    .ADR3(\DUV/interpol4x_LpR/r2<4>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [4])
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<11>/DUV/interpol4x_LpR/Msub_diff_cy<11>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [11]),
    .O(\DUV/interpol4x_LpR/diff<11>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<11>/DUV/interpol4x_LpR/Msub_diff_cy<11>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [10]),
    .O(\DUV/interpol4x_LpR/diff<10>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<11>/DUV/interpol4x_LpR/Msub_diff_cy<11>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [9]),
    .O(\DUV/interpol4x_LpR/diff<9>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<11>/DUV/interpol4x_LpR/Msub_diff_cy<11>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [8]),
    .O(\DUV/interpol4x_LpR/diff<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y42" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<11>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR1(\DUV/interpol4x_LpR/r1 [11]),
    .ADR3(\DUV/interpol4x_LpR/r2<11>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [11])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y42" ))
  \DUV/interpol4x_LpR/Msub_diff_cy<11>  (
    .CI(\DUV/interpol4x_LpR/Msub_diff_cy[7] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LpR/Msub_diff_cy[11] , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Msub_diff_cy<11>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<0> }),
    .O({\DUV/interpol4x_LpR/diff [11], \DUV/interpol4x_LpR/diff [10], \DUV/interpol4x_LpR/diff [9], \DUV/interpol4x_LpR/diff [8]}),
    .S({\DUV/interpol4x_LpR/Msub_diff_lut [11], \DUV/interpol4x_LpR/Msub_diff_lut [10], \DUV/interpol4x_LpR/Msub_diff_lut [9], 
\DUV/interpol4x_LpR/Msub_diff_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y42" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<10>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [10]),
    .ADR2(\DUV/interpol4x_LpR/r2<10>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y42" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<9>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [9]),
    .ADR2(\DUV/interpol4x_LpR/r2<9>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y42" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LpR/Msub_diff_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LpR/r1 [8]),
    .ADR3(\DUV/interpol4x_LpR/r2<8>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [8])
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<15>/DUV/interpol4x_LpR/Msub_diff_cy<15>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [15]),
    .O(\DUV/interpol4x_LpR/diff<15>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<15>/DUV/interpol4x_LpR/Msub_diff_cy<15>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [14]),
    .O(\DUV/interpol4x_LpR/diff<14>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<15>/DUV/interpol4x_LpR/Msub_diff_cy<15>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [13]),
    .O(\DUV/interpol4x_LpR/diff<13>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<15>/DUV/interpol4x_LpR/Msub_diff_cy<15>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [12]),
    .O(\DUV/interpol4x_LpR/diff<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y43" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<15>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR1(\DUV/interpol4x_LpR/r1 [15]),
    .ADR3(\DUV/interpol4x_LpR/r2<15>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [15])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y43" ))
  \DUV/interpol4x_LpR/Msub_diff_cy<15>  (
    .CI(\DUV/interpol4x_LpR/Msub_diff_cy[11] ),
    .CYINIT(1'b0),
    .CO({\DUV/interpol4x_LpR/Msub_diff_cy[15] , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Msub_diff_cy<15>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<15>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<0> }),
    .O({\DUV/interpol4x_LpR/diff [15], \DUV/interpol4x_LpR/diff [14], \DUV/interpol4x_LpR/diff [13], \DUV/interpol4x_LpR/diff [12]}),
    .S({\DUV/interpol4x_LpR/Msub_diff_lut [15], \DUV/interpol4x_LpR/Msub_diff_lut [14], \DUV/interpol4x_LpR/Msub_diff_lut [13], 
\DUV/interpol4x_LpR/Msub_diff_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y43" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<14>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [14]),
    .ADR2(\DUV/interpol4x_LpR/r2<14>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y43" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<13>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [13]),
    .ADR2(\DUV/interpol4x_LpR/r2<13>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y43" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LpR/Msub_diff_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LpR/r1 [12]),
    .ADR3(\DUV/interpol4x_LpR/r2<12>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_12  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_12/CLK ),
    .I(\DUV/block_192kHz/Result<12>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<12>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [12]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<12>/DUV/block_192kHz/dds_38/phase<12>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_222.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_222.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_11  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_11/CLK ),
    .I(\DUV/block_192kHz/Result<11>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y45" ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<12>  (
    .CI(\DUV/block_192kHz/dds_38/Maccum_phase_cy[8] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/dds_38/Maccum_phase_cy[12] , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<12>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b0, 1'b1}),
    .O({\DUV/block_192kHz/Result<12>1 , \DUV/block_192kHz/Result<11>1 , \DUV/block_192kHz/Result<10>1 , \DUV/block_192kHz/Result<9>1 }),
    .S({\DUV/block_192kHz/dds_38/phase<12>/DUV/block_192kHz/dds_38/phase<12>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[11] , 
\DUV/block_192kHz/dds_38/phase<12>/DUV/block_192kHz/dds_38/phase<10>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[9] })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<11>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[11] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_35.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_35.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_10  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_10/CLK ),
    .I(\DUV/block_192kHz/Result<10>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<10>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<12>/DUV/block_192kHz/dds_38/phase<10>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_223.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_223.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_9  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_9/CLK ),
    .I(\DUV/block_192kHz/Result<9>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<9>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[9] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y45" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_36.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_36.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<3>/DUV/interpol4x_LpR/Msub_diff_cy<3>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [3]),
    .O(\DUV/interpol4x_LpR/diff<3>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<3>/DUV/interpol4x_LpR/Msub_diff_cy<3>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [2]),
    .O(\DUV/interpol4x_LpR/diff<2>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<3>/DUV/interpol4x_LpR/Msub_diff_cy<3>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [1]),
    .O(\DUV/interpol4x_LpR/diff<1>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/Msub_diff_cy<3>/DUV/interpol4x_LpR/Msub_diff_cy<3>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [0]),
    .O(\DUV/interpol4x_LpR/diff<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y40" ),
    .INIT ( 64'hCC33CC33CC33CC33 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<3>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR1(\DUV/interpol4x_LpR/r1 [3]),
    .ADR3(\DUV/interpol4x_LpR/r2<3>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [3])
  );
  X_ONE #(
    .LOC ( "SLICE_X32Y40" ))
  \ProtoComp86.CYINITVCC.1  (
    .O(\DUV/interpol4x_LpR/Msub_diff_cy<3>/ProtoComp86.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y40" ))
  \DUV/interpol4x_LpR/Msub_diff_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/interpol4x_LpR/Msub_diff_cy<3>/ProtoComp86.CYINITVCC.1 ),
    .CO({\DUV/interpol4x_LpR/Msub_diff_cy[3] , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Msub_diff_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<3> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<2> , 
\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<0> }),
    .O({\DUV/interpol4x_LpR/diff [3], \DUV/interpol4x_LpR/diff [2], \DUV/interpol4x_LpR/diff [1], \DUV/interpol4x_LpR/diff [0]}),
    .S({\DUV/interpol4x_LpR/Msub_diff_lut [3], \DUV/interpol4x_LpR/Msub_diff_lut [2], \DUV/interpol4x_LpR/Msub_diff_lut [1], 
\DUV/interpol4x_LpR/Msub_diff_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y40" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<2>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [2]),
    .ADR2(\DUV/interpol4x_LpR/r2<2>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y40" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<1>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\DUV/interpol4x_LpR/r1 [1]),
    .ADR2(\DUV/interpol4x_LpR/r2<1>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y40" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \DUV/interpol4x_LpR/Msub_diff_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/interpol4x_LpR/r1 [0]),
    .ADR3(\DUV/interpol4x_LpR/r2<0>_0 ),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [0])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y47" ))
  \DUV/block_192kHz/dds_38/Maccum_phase_xor<17>  (
    .CI(\DUV/block_192kHz/dds_38/Maccum_phase_cy[16] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_DI[0]_UNCONNECTED }),
    .O({\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_O[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_O[1]_UNCONNECTED , \DUV/block_192kHz/Result<17>1 }),
    .S({\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_S[3]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_S[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_xor<17>_S[1]_UNCONNECTED , \DUV/block_192kHz/dds_38/phase<17>/DUV/block_192kHz/dds_38/phase<17>_rt })
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_17  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_17/CLK ),
    .I(\DUV/block_192kHz/Result<17>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y47" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \DUV/block_192kHz/dds_38/phase<17>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/block_192kHz/dds_38/phase [17]),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<17>/DUV/block_192kHz/dds_38/phase<17>_rt )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_16  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_16/CLK ),
    .I(\DUV/block_192kHz/Result<16>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<16>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [16]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<16>/DUV/block_192kHz/dds_38/phase<16>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_220.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_220.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_15  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_15/CLK ),
    .I(\DUV/block_192kHz/Result<15>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y46" ))
  \DUV/block_192kHz/dds_38/Maccum_phase_cy<16>  (
    .CI(\DUV/block_192kHz/dds_38/Maccum_phase_cy[12] ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/dds_38/Maccum_phase_cy[16] , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/dds_38/Maccum_phase_cy<16>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b1, 1'b1, 1'b0}),
    .O({\DUV/block_192kHz/Result<16>1 , \DUV/block_192kHz/Result<15>1 , \DUV/block_192kHz/Result<14>1 , \DUV/block_192kHz/Result<13>1 }),
    .S({\DUV/block_192kHz/dds_38/phase<16>/DUV/block_192kHz/dds_38/phase<16>_rt , \DUV/block_192kHz/dds_38/Maccum_phase_lut[15] , 
\DUV/block_192kHz/dds_38/Maccum_phase_lut[14] , \DUV/block_192kHz/dds_38/phase<16>/DUV/block_192kHz/dds_38/phase<13>_rt })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<15>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [15]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[15] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_33.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_33.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_14  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_14/CLK ),
    .I(\DUV/block_192kHz/Result<14>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \DUV/block_192kHz/dds_38/Maccum_phase_lut<14>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [14]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/Maccum_phase_lut[14] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 32'hFFFFFFFF ))
  \RESET_N_OBUF_1_34.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_RESET_N_OBUF_1_34.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/dds_38/phase_13  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_13/CLK ),
    .I(\DUV/block_192kHz/Result<13>1 ),
    .O(\DUV/block_192kHz/dds_38/phase [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \DUV/block_192kHz/dds_38/phase<13>_rt.1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/dds_38/phase [13]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/dds_38/phase<16>/DUV/block_192kHz/dds_38/phase<13>_rt )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_221.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_221.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_11  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_11/CLK ),
    .I(\uart_1/Result [11]),
    .O(\uart_1/baudrxcount [11]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [11]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<11>_rt_4198 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_82.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_82.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_10  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_10/CLK ),
    .I(\uart_1/Result [10]),
    .O(\uart_1/baudrxcount [10]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y52" ))
  \uart_1/Mcount_baudrxcount_cy<11>  (
    .CI(\uart_1/Mcount_baudrxcount_cy[7] ),
    .CYINIT(1'b0),
    .CO({\uart_1/Mcount_baudrxcount_cy[11] , \NLW_uart_1/Mcount_baudrxcount_cy<11>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudrxcount_cy<11>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\uart_1/Result [11], \uart_1/Result [10], \uart_1/Result [9], \uart_1/Result [8]}),
    .S({\uart_1/baudrxcount<11>_rt_4198 , \uart_1/baudrxcount<10>_rt_4184 , \uart_1/baudrxcount<9>_rt_4191 , \uart_1/baudrxcount<8>_rt_4194 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [10]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<10>_rt_4184 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_83.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_83.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_9  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_9/CLK ),
    .I(\uart_1/Result [9]),
    .O(\uart_1/baudrxcount [9]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [9]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<9>_rt_4191 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_84.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_84.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_8  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_8/CLK ),
    .I(\uart_1/Result [8]),
    .O(\uart_1/baudrxcount [8]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [8]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<8>_rt_4194 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y52" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_85.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_85.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \uart_1/baudrxcount<7>/uart_1/baudrxcount<7>_BMUX_Delay  (
    .I(\uart_1/Result [5]),
    .O(\uart_1/Result<5>_0 )
  );
  X_BUF   \uart_1/baudrxcount<7>/uart_1/baudrxcount<7>_AMUX_Delay  (
    .I(\uart_1/Result [4]),
    .O(\uart_1/Result<4>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_7  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_7/CLK ),
    .I(\uart_1/Result [7]),
    .O(\uart_1/baudrxcount [7]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [7]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<7>_rt_4153 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_86.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_86.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_6  (
    .CE(\uart_1/staterxbc_13823 ),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_6/CLK ),
    .I(\uart_1/Result [6]),
    .O(\uart_1/baudrxcount [6]),
    .SRST(\uart_1/Reset_OR_DriverANDClockEnable10 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y51" ))
  \uart_1/Mcount_baudrxcount_cy<7>  (
    .CI(\uart_1/Mcount_baudrxcount_cy[3] ),
    .CYINIT(1'b0),
    .CO({\uart_1/Mcount_baudrxcount_cy[7] , \NLW_uart_1/Mcount_baudrxcount_cy<7>_CO[2]_UNCONNECTED , 
\NLW_uart_1/Mcount_baudrxcount_cy<7>_CO[1]_UNCONNECTED , \NLW_uart_1/Mcount_baudrxcount_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\uart_1/Result [7], \uart_1/Result [6], \uart_1/Result [5], \uart_1/Result [4]}),
    .S({\uart_1/baudrxcount<7>_rt_4153 , \uart_1/baudrxcount<6>_rt_4168 , \uart_1/baudrxcount<5>_rt_4165 , \uart_1/baudrxcount<4>_rt_4172 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \uart_1/baudrxcount<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/baudrxcount [6]),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<6>_rt_4168 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_87.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_87.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \uart_1/baudrxcount<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\uart_1/baudrxcount [5]),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<5>_rt_4165 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_88.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_88.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \uart_1/baudrxcount<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\uart_1/baudrxcount [4]),
    .ADR5(1'b1),
    .O(\uart_1/baudrxcount<4>_rt_4172 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y51" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_89.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_89.A5LUT_O_UNCONNECTED )
  );
  X_IPAD #(
    .LOC ( "PAD340" ))
  btnc_1708 (
    .PAD(btnc)
  );
  X_BUF #(
    .LOC ( "PAD340" ))
  btnc_IBUF (
    .O(btnc_IBUF_4811),
    .I(btnc)
  );
  X_BUF #(
    .LOC ( "PAD340" ))
  \ProtoComp127.IMUX.8  (
    .I(btnc_IBUF_4811),
    .O(btnc_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD339" ))
  btnr_1720 (
    .PAD(btnr)
  );
  X_BUF #(
    .LOC ( "PAD339" ))
  btnr_IBUF (
    .O(btnr_IBUF_4820),
    .I(btnr)
  );
  X_BUF #(
    .LOC ( "PAD339" ))
  \ProtoComp127.IMUX.11  (
    .I(btnr_IBUF_4820),
    .O(btnr_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD162" ))
  VHDC1N_1734 (
    .PAD(VHDC1N)
  );
  X_OBUF #(
    .LOC ( "PAD162" ))
  VHDC1N_OBUF (
    .I(1'b0),
    .O(VHDC1N)
  );
  X_IPAD #(
    .LOC ( "PAD259" ))
  btnu_1724 (
    .PAD(btnu)
  );
  X_BUF #(
    .LOC ( "PAD259" ))
  btnu_IBUF (
    .O(btnu_IBUF_4823),
    .I(btnu)
  );
  X_BUF #(
    .LOC ( "PAD259" ))
  \ProtoComp127.IMUX.12  (
    .I(btnu_IBUF_4823),
    .O(btnu_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD167" ))
  VHDC2P_1746 (
    .PAD(VHDC2P)
  );
  X_OBUF #(
    .LOC ( "PAD167" ))
  VHDC2P_OBUF (
    .I(1'b0),
    .O(VHDC2P)
  );
  X_OPAD #(
    .LOC ( "PAD168" ))
  VHDC2N_1737 (
    .PAD(VHDC2N)
  );
  X_OBUF #(
    .LOC ( "PAD168" ))
  VHDC2N_OBUF (
    .I(1'b0),
    .O(VHDC2N)
  );
  X_IPAD #(
    .LOC ( "PAD337" ))
  sw7_1701 (
    .PAD(sw7)
  );
  X_BUF #(
    .LOC ( "PAD337" ))
  sw7_IBUF (
    .O(run_genclock_inv_inv_non_inverted),
    .I(sw7)
  );
  X_BUF #(
    .LOC ( "PAD337" ))
  \ProtoComp129.IMUX  (
    .I(\ProtoComp129.IINV.OUT ),
    .O(run_genclock_inv_inv)
  );
  X_INV #(
    .LOC ( "PAD337" ))
  \ProtoComp129.IINV  (
    .I(run_genclock_inv_inv_non_inverted),
    .O(\ProtoComp129.IINV.OUT )
  );
  X_IPAD #(
    .LOC ( "PAD160" ))
  reset_n_1731 (
    .PAD(reset_n)
  );
  X_BUF #(
    .LOC ( "PAD160" ))
  reset_n_IBUF (
    .O(reset_n_IBUF_4828),
    .I(reset_n)
  );
  X_BUF #(
    .LOC ( "PAD160" ))
  \ProtoComp127.IMUX.13  (
    .I(reset_n_IBUF_4828),
    .O(reset_n_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD186" ))
  VHDC3N_1743 (
    .PAD(VHDC3N)
  );
  X_OBUF #(
    .LOC ( "PAD186" ))
  VHDC3N_OBUF (
    .I(1'b0),
    .O(VHDC3N)
  );
  X_OPAD #(
    .LOC ( "PAD188" ))
  VHDC4N_1749 (
    .PAD(VHDC4N)
  );
  X_OBUF #(
    .LOC ( "PAD188" ))
  VHDC4N_OBUF (
    .I(1'b0),
    .O(VHDC4N)
  );
  X_OPAD #(
    .LOC ( "PAD161" ))
  VHDC1P_1740 (
    .PAD(VHDC1P)
  );
  X_OBUF #(
    .LOC ( "PAD161" ))
  VHDC1P_OBUF (
    .I(1'b0),
    .O(VHDC1P)
  );
  X_OPAD #(
    .LOC ( "PAD255" ))
  PMOD4_1727 (
    .PAD(PMOD4)
  );
  X_OBUF #(
    .LOC ( "PAD255" ))
  PMOD4_OBUF (
    .I(\NlwBufferSignal_PMOD4_OBUF/I ),
    .O(PMOD4)
  );
  X_IPAD #(
    .LOC ( "PAD262" ))
  btnd_1712 (
    .PAD(btnd)
  );
  X_BUF #(
    .LOC ( "PAD262" ))
  btnd_IBUF (
    .O(btnd_IBUF_4814),
    .I(btnd)
  );
  X_BUF #(
    .LOC ( "PAD262" ))
  \ProtoComp127.IMUX.9  (
    .I(btnd_IBUF_4814),
    .O(btnd_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD261" ))
  btnl_1716 (
    .PAD(btnl)
  );
  X_BUF #(
    .LOC ( "PAD261" ))
  btnl_IBUF (
    .O(btnl_IBUF_4817),
    .I(btnl)
  );
  X_BUF #(
    .LOC ( "PAD261" ))
  \ProtoComp127.IMUX.10  (
    .I(btnl_IBUF_4817),
    .O(btnl_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD185" ))
  VHDC3P_1752 (
    .PAD(VHDC3P)
  );
  X_OBUF #(
    .LOC ( "PAD185" ))
  VHDC3P_OBUF (
    .I(1'b0),
    .O(VHDC3P)
  );
  X_OPAD #(
    .LOC ( "PAD190" ))
  VHDC5N_1755 (
    .PAD(VHDC5N)
  );
  X_OBUF #(
    .LOC ( "PAD190" ))
  VHDC5N_OBUF (
    .I(1'b0),
    .O(VHDC5N)
  );
  X_OPAD #(
    .LOC ( "PAD123" ))
  SYNC_1704 (
    .PAD(SYNC)
  );
  X_OBUF #(
    .LOC ( "PAD123" ))
  SYNC_OBUF (
    .I(\NlwBufferSignal_SYNC_OBUF/I ),
    .O(SYNC)
  );
  X_IPAD #(
    .LOC ( "PAD230" ))
  sw6_1696 (
    .PAD(sw6)
  );
  X_BUF #(
    .LOC ( "PAD230" ))
  sw6_IBUF (
    .O(sw6_IBUF_4802),
    .I(sw6)
  );
  X_BUF #(
    .LOC ( "PAD230" ))
  \ProtoComp127.IMUX.7  (
    .I(sw6_IBUF_4802),
    .O(sw6_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD187" ))
  VHDC4P_1758 (
    .PAD(VHDC4P)
  );
  X_OBUF #(
    .LOC ( "PAD187" ))
  VHDC4P_OBUF (
    .I(1'b0),
    .O(VHDC4P)
  );
  X_OPAD #(
    .LOC ( "PAD254" ))
  \PMOD9.PAD  (
    .PAD(PMOD9)
  );
  X_OBUF #(
    .LOC ( "PAD254" ))
  PMOD9_OBUF (
    .I(\NlwBufferSignal_PMOD9_OBUF/I ),
    .O(PMOD9)
  );
  X_IPAD #(
    .LOC ( "PAD122" ))
  SDATA_IN_1821 (
    .PAD(SDATA_IN)
  );
  X_BUF #(
    .LOC ( "PAD122" ))
  SDATA_IN_IBUF (
    .O(SDATA_IN_IBUF_4889),
    .I(SDATA_IN)
  );
  X_BUF #(
    .LOC ( "PAD122" ))
  \ProtoComp127.IMUX.16  (
    .I(SDATA_IN_IBUF_4889),
    .O(SDATA_IN_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD212" ))
  \PMOD7.PAD  (
    .PAD(PMOD7)
  );
  X_OBUF #(
    .LOC ( "PAD212" ))
  PMOD7_OBUF (
    .I(\NlwBufferSignal_PMOD7_OBUF/I ),
    .O(PMOD7)
  );
  X_OPAD #(
    .LOC ( "PAD197" ))
  VHDC7P_1776 (
    .PAD(VHDC7P)
  );
  X_OBUF #(
    .LOC ( "PAD197" ))
  VHDC7P_OBUF (
    .I(1'b0),
    .O(VHDC7P)
  );
  X_OPAD #(
    .LOC ( "PAD195" ))
  VHDC6P_1770 (
    .PAD(VHDC6P)
  );
  X_OBUF #(
    .LOC ( "PAD195" ))
  VHDC6P_OBUF (
    .I(1'b0),
    .O(VHDC6P)
  );
  X_OPAD #(
    .LOC ( "PAD120" ))
  SDATA_OUT_1795 (
    .PAD(SDATA_OUT)
  );
  X_OBUF #(
    .LOC ( "PAD120" ))
  SDATA_OUT_OBUF (
    .I(\NlwBufferSignal_SDATA_OUT_OBUF/I ),
    .O(SDATA_OUT)
  );
  X_OPAD #(
    .LOC ( "PAD204" ))
  VHDC9N_1779 (
    .PAD(VHDC9N)
  );
  X_OBUF #(
    .LOC ( "PAD204" ))
  VHDC9N_OBUF (
    .I(\NlwBufferSignal_VHDC9N_OBUF/I ),
    .O(VHDC9N)
  );
  X_OPAD #(
    .LOC ( "PAD203" ))
  VHDC9P_1785 (
    .PAD(VHDC9P)
  );
  X_OBUF #(
    .LOC ( "PAD203" ))
  VHDC9P_OBUF (
    .I(\NlwBufferSignal_VHDC9P_OBUF/I ),
    .O(VHDC9P)
  );
  X_IPAD #(
    .LOC ( "PAD100" ))
  BIT_CLK_1799 (
    .PAD(BIT_CLK)
  );
  X_BUF #(
    .LOC ( "PAD100" ))
  \clock_bit2x_1/clkin1_buf  (
    .O(\clock_bit2x_1/clkin1 ),
    .I(BIT_CLK)
  );
  X_BUF #(
    .LOC ( "PAD100" ))
  \ProtoComp127.IMUX.15  (
    .I(\clock_bit2x_1/clkin1 ),
    .O(\clock_bit2x_1/clkin1_0 )
  );
  X_OPAD #(
    .LOC ( "PAD253" ))
  \PMOD10.PAD  (
    .PAD(PMOD10)
  );
  X_OBUF #(
    .LOC ( "PAD253" ))
  PMOD10_OBUF (
    .I(\NlwBufferSignal_PMOD10_OBUF/I ),
    .O(PMOD10)
  );
  X_OPAD #(
    .LOC ( "PAD196" ))
  VHDC6N_1761 (
    .PAD(VHDC6N)
  );
  X_OBUF #(
    .LOC ( "PAD196" ))
  VHDC6N_OBUF (
    .I(1'b0),
    .O(VHDC6N)
  );
  X_OPAD #(
    .LOC ( "PAD189" ))
  VHDC5P_1764 (
    .PAD(VHDC5P)
  );
  X_OBUF #(
    .LOC ( "PAD189" ))
  VHDC5P_OBUF (
    .I(1'b0),
    .O(VHDC5P)
  );
  X_IPAD #(
    .LOC ( "PAD103" ))
  clockext100MHz_1789 (
    .PAD(clockext100MHz)
  );
  X_BUF #(
    .LOC ( "PAD103" ))
  clockext100MHz_IBUF (
    .O(clockext100MHz_IBUF_4867),
    .I(clockext100MHz)
  );
  X_BUF #(
    .LOC ( "PAD103" ))
  \ProtoComp127.IMUX.14  (
    .I(clockext100MHz_IBUF_4867),
    .O(clockext100MHz_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD202" ))
  VHDC8N_1773 (
    .PAD(VHDC8N)
  );
  X_OBUF #(
    .LOC ( "PAD202" ))
  VHDC8N_OBUF (
    .I(\NlwBufferSignal_VHDC8N_OBUF/I ),
    .O(VHDC8N)
  );
  X_OPAD #(
    .LOC ( "PAD201" ))
  VHDC8P_1782 (
    .PAD(VHDC8P)
  );
  X_OBUF #(
    .LOC ( "PAD201" ))
  VHDC8P_OBUF (
    .I(\NlwBufferSignal_VHDC8P_OBUF/I ),
    .O(VHDC8P)
  );
  X_OPAD #(
    .LOC ( "PAD252" ))
  \PMOD1.PAD  (
    .PAD(PMOD1)
  );
  X_OBUF #(
    .LOC ( "PAD252" ))
  PMOD1_OBUF (
    .I(\NlwBufferSignal_PMOD1_OBUF/I ),
    .O(PMOD1)
  );
  X_OPAD #(
    .LOC ( "PAD198" ))
  VHDC7N_1767 (
    .PAD(VHDC7N)
  );
  X_OBUF #(
    .LOC ( "PAD198" ))
  VHDC7N_OBUF (
    .I(\NlwBufferSignal_VHDC7N_OBUF/I ),
    .O(VHDC7N)
  );
  X_OPAD #(
    .LOC ( "PAD251" ))
  \PMOD2.PAD  (
    .PAD(PMOD2)
  );
  X_OBUF #(
    .LOC ( "PAD251" ))
  PMOD2_OBUF (
    .I(\NlwBufferSignal_PMOD2_OBUF/I ),
    .O(PMOD2)
  );
  X_OPAD #(
    .LOC ( "PAD256" ))
  \PMOD3.PAD  (
    .PAD(PMOD3)
  );
  X_OBUF #(
    .LOC ( "PAD256" ))
  PMOD3_OBUF (
    .I(\NlwBufferSignal_PMOD3_OBUF/I ),
    .O(PMOD3)
  );
  X_OPAD #(
    .LOC ( "PAD211" ))
  \PMOD8.PAD  (
    .PAD(PMOD8)
  );
  X_OBUF #(
    .LOC ( "PAD211" ))
  PMOD8_OBUF (
    .I(\NlwBufferSignal_PMOD8_OBUF/I ),
    .O(PMOD8)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q7 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 64'hFFFF000000000000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/Q [7]),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [7])
  );
  X_FF #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q6 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [6]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y36" ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [3]),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[3]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[2]_UNCONNECTED 
, \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_xor<7>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_M/Mcount_Q7 , \DUV/block_192kHz/seqmult_LI_M/Mcount_Q6 , \DUV/block_192kHz/seqmult_LI_M/Mcount_Q5 , 
\DUV/block_192kHz/seqmult_LI_M/Mcount_Q4 }),
    .S({\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [7], \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [6], 
\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [5], \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<6>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_269.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_269.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q5 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [5]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_270.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_270.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q4 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_271.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_271.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [11]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_4626 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_286.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_286.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y27" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_13868 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_13869 , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<11> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<10> , 
\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<9> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<8> }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<11>_4626 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_4636 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_4630 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_4639 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [10]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<10>_4636 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_287.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_287.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [9]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<9>_4630 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_288.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_288.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [8]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<8>_4639 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y27" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_289.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_289.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q3 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [3])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_272.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_272.D5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q2 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [2]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y35" ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .CO({\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy [3], \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>_CO[1]_UNCONNECTED , \NLW_DUV/block_192kHz/seqmult_LI_M/Mcount_Q_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_M/Mcount_Q3 , \DUV/block_192kHz/seqmult_LI_M/Mcount_Q2 , \DUV/block_192kHz/seqmult_LI_M/Mcount_Q1 , 
\DUV/block_192kHz/seqmult_LI_M/Mcount_Q }),
    .S({\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [3], \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [2], 
\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [1], \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_273.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_273.C5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q1 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<1>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [1]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_274.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_274.B5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/Q_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q ),
    .O(\DUV/block_192kHz/seqmult_LI_M/Q [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 64'hFFFF0F0FFFFF0F0F ))
  \DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Mcount_Q_lut [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y35" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_275.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_275.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [3]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_4587 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_294.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_294.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X16Y25" ))
  \ProtoComp110.CYINITVCC.3  (
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y25" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_13867 , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<3> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<2> , 
\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<1> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<0> }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<3>_4587 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_4576 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_4577 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_4588 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [2]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<2>_4576 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_295.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_295.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [1]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<1>_4577 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_296.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_296.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [0]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<0>_4588 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y25" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_297.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_297.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [7]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_4600 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_290.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_290.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y26" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<3>_13867 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_13868 , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<7> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<6> , 
\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<5> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<4> }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<7>_4600 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_4610 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_4604 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_4613 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [6]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<6>_4610 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_291.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_291.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [5]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<5>_4604 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_292.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_292.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [4]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<4>_4613 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y26" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_293.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_293.A5LUT_O_UNCONNECTED )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [15]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_4652 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_282.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_282.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y28" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<11>_13869 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_13870 , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<15> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<14> , 
\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<13> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<12> }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<15>_4652 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_4662 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_4656 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_4665 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [14]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<14>_4662 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_283.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_283.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [13]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<13>_4656 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_284.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_284.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [12]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<12>_4665 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_285.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_285.A5LUT_O_UNCONNECTED )
  );
  X_OPAD #(
    .LOC ( "PAD125" ))
  ld1_1650 (
    .PAD(ld1)
  );
  X_OBUF #(
    .LOC ( "PAD125" ))
  ld1_OBUF (
    .I(\NlwBufferSignal_ld1_OBUF/I ),
    .O(ld1)
  );
  X_OPAD #(
    .LOC ( "PAD126" ))
  ld2_1653 (
    .PAD(ld2)
  );
  X_OBUF #(
    .LOC ( "PAD126" ))
  ld2_OBUF (
    .I(\NlwBufferSignal_ld2_OBUF/I ),
    .O(ld2)
  );
  X_IPAD #(
    .LOC ( "PAD46" ))
  rx_1641 (
    .PAD(rx)
  );
  X_BUF #(
    .LOC ( "PAD46" ))
  rx_IBUF (
    .O(rx_IBUF_4763),
    .I(rx)
  );
  X_BUF #(
    .LOC ( "PAD46" ))
  \ProtoComp127.IMUX  (
    .I(rx_IBUF_4763),
    .O(rx_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD134" ))
  ld4_1659 (
    .PAD(ld4)
  );
  X_OBUF #(
    .LOC ( "PAD134" ))
  ld4_OBUF (
    .I(\NlwBufferSignal_ld4_OBUF/I ),
    .O(ld4)
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20>/DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y30" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_13871 ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_DI[0]_UNCONNECTED }),
    .O({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_O[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_O[1]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<20> }),
    .S({\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_S[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_S[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_xor<20>_S[1]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>_4700 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 64'h00FF00FFFFFFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<20>_4700 )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8>/DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X10Y38" ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>  (
    .CI(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_13873 ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_DI[0]_UNCONNECTED }),
    .O({\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_O[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_O[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_O[1]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<8> }),
    .S({\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_S[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_S[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_xor<8>_S[1]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>_4757 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y38" ),
    .INIT ( 64'h0F0F0F0FFFFFFFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR5(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<8>_4757 )
  );
  X_OPAD #(
    .LOC ( "PAD133" ))
  ld3_1656 (
    .PAD(ld3)
  );
  X_OBUF #(
    .LOC ( "PAD133" ))
  ld3_OBUF (
    .I(\NlwBufferSignal_ld3_OBUF/I ),
    .O(ld3)
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>/DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_4678 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_278.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_278.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y29" ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>  (
    .CI(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<15>_13870 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_13871 , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_cy<19>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<19> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<18> , 
\DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<17> , \DUV/block_192kHz/seqmult_LI_FMout/reg_A[19]_unary_minus_33_OUT<16> }),
    .S({\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<19>_4678 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_4688 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_4682 , 
\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_4691 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [18]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<18>_4688 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_279.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_279.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [17]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<17>_4682 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_280.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_280.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [16]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/Msub_reg_A[19]_unary_minus_33_OUT_lut<16>_4691 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_281.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_281.A5LUT_O_UNCONNECTED )
  );
  X_OPAD #(
    .LOC ( "PAD45" ))
  tx_1644 (
    .PAD(tx)
  );
  X_OBUF #(
    .LOC ( "PAD45" ))
  tx_OBUF (
    .I(\NlwBufferSignal_tx_OBUF/I ),
    .O(tx)
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_4735 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_261.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_261.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X10Y37" ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>  (
    .CI(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_13872 ),
    .CYINIT(1'b0),
    .CO({\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_13873 , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<7> , \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<6> , 
\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<5> , \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<4> }),
    .S({\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<7>_4735 , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_4745 , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_4739 , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_4748 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 64'h00FFFFFF00FFFFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_A [6]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<6>_4745 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_262.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_262.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A [5]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<5>_4739 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_263.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_263.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 64'h5555FFFF5555FFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_A [4]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<4>_4748 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y37" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_264.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_264.A5LUT_O_UNCONNECTED )
  );
  X_OPAD #(
    .LOC ( "PAD124" ))
  ld0_1647 (
    .PAD(ld0)
  );
  X_OBUF #(
    .LOC ( "PAD124" ))
  ld0_OBUF (
    .I(\NlwBufferSignal_ld0_OBUF/I ),
    .O(ld0)
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1>_0 )
  );
  X_BUF 
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_A [3]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_4722 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_265.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_265.D5LUT_O_UNCONNECTED )
  );
  X_ONE #(
    .LOC ( "SLICE_X10Y36" ))
  \ProtoComp110.CYINITVCC.4  (
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X10Y36" ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>/ProtoComp110.CYINITVCC.1 ),
    .CO({\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_13872 , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<3> , \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<2> , 
\DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<1> , \DUV/block_192kHz/seqmult_LI_M/reg_A[7]_unary_minus_33_OUT<0> }),
    .S({\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<3>_4722 , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_4711 , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_4712 , 
\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_4723 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_A [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<2>_4711 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_266.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_266.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_A [1]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<1>_4712 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_267.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_267.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 64'h3333FFFF3333FFFF ))
  \DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_A [0]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/Msub_reg_A[7]_unary_minus_33_OUT_lut<0>_4723 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y36" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_268.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_268.A5LUT_O_UNCONNECTED )
  );
  X_IPAD #(
    .LOC ( "PAD184" ))
  sw4_1688 (
    .PAD(sw4)
  );
  X_BUF #(
    .LOC ( "PAD184" ))
  sw4_IBUF (
    .O(sw4_IBUF_4796),
    .I(sw4)
  );
  X_BUF #(
    .LOC ( "PAD184" ))
  \ProtoComp127.IMUX.5  (
    .I(sw4_IBUF_4796),
    .O(sw4_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD28" ))
  sw0_1672 (
    .PAD(sw0)
  );
  X_BUF #(
    .LOC ( "PAD28" ))
  sw0_IBUF (
    .O(sw0_IBUF_4784),
    .I(sw0)
  );
  X_BUF #(
    .LOC ( "PAD28" ))
  \ProtoComp127.IMUX.1  (
    .I(sw0_IBUF_4784),
    .O(sw0_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD1" ))
  ld5_1662 (
    .PAD(ld5)
  );
  X_OBUF #(
    .LOC ( "PAD1" ))
  ld5_OBUF (
    .I(\NlwBufferSignal_ld5_OBUF/I ),
    .O(ld5)
  );
  X_OPAD #(
    .LOC ( "PAD183" ))
  ld7_1668 (
    .PAD(ld7)
  );
  X_OBUF #(
    .LOC ( "PAD183" ))
  ld7_OBUF (
    .I(\NlwBufferSignal_ld7_OBUF/I ),
    .O(ld7)
  );
  X_IPAD #(
    .LOC ( "PAD157" ))
  sw3_1684 (
    .PAD(sw3)
  );
  X_BUF #(
    .LOC ( "PAD157" ))
  sw3_IBUF (
    .O(sw3_IBUF_4793),
    .I(sw3)
  );
  X_BUF #(
    .LOC ( "PAD157" ))
  \ProtoComp127.IMUX.4  (
    .I(sw3_IBUF_4793),
    .O(sw3_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD44" ))
  sw2_1680 (
    .PAD(sw2)
  );
  X_BUF #(
    .LOC ( "PAD44" ))
  sw2_IBUF (
    .O(sw2_IBUF_4790),
    .I(sw2)
  );
  X_BUF #(
    .LOC ( "PAD44" ))
  \ProtoComp127.IMUX.3  (
    .I(sw2_IBUF_4790),
    .O(sw2_IBUF_0)
  );
  X_IPAD #(
    .LOC ( "PAD229" ))
  sw5_1692 (
    .PAD(sw5)
  );
  X_BUF #(
    .LOC ( "PAD229" ))
  sw5_IBUF (
    .O(sw5_IBUF_4799),
    .I(sw5)
  );
  X_BUF #(
    .LOC ( "PAD229" ))
  \ProtoComp127.IMUX.6  (
    .I(sw5_IBUF_4799),
    .O(sw5_IBUF_0)
  );
  X_OPAD #(
    .LOC ( "PAD158" ))
  ld6_1665 (
    .PAD(ld6)
  );
  X_OBUF #(
    .LOC ( "PAD158" ))
  ld6_OBUF (
    .I(\NlwBufferSignal_ld6_OBUF/I ),
    .O(ld6)
  );
  X_IPAD #(
    .LOC ( "PAD43" ))
  sw1_1676 (
    .PAD(sw1)
  );
  X_BUF #(
    .LOC ( "PAD43" ))
  sw1_IBUF (
    .O(sw1_IBUF_4787),
    .I(sw1)
  );
  X_BUF #(
    .LOC ( "PAD43" ))
  \ProtoComp127.IMUX.2  (
    .I(sw1_IBUF_4787),
    .O(sw1_IBUF_0)
  );
  X_BUF   \DUV/block_192kHz/out_mult_FMout_scaled<3>/DUV/block_192kHz/out_mult_FMout_scaled<3>_DMUX_Delay  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [11]),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled<11>_0 )
  );
  X_BUF   \DUV/block_192kHz/out_mult_FMout_scaled<3>/DUV/block_192kHz/out_mult_FMout_scaled<3>_CMUX_Delay  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [10]),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled<10>_0 )
  );
  X_BUF   \DUV/block_192kHz/out_mult_FMout_scaled<3>/DUV/block_192kHz/out_mult_FMout_scaled<3>_BMUX_Delay  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [9]),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled<9>_0 )
  );
  X_BUF   \DUV/block_192kHz/out_mult_FMout_scaled<3>/DUV/block_192kHz/out_mult_FMout_scaled<3>_AMUX_Delay  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [8]),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled<8>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_3  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_3/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [3]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H<6>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<6>_rt_5272 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_11  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_11/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<6>_rt_5272 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [11]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_2  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_2/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [2]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<5>_rt_5274 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_10  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_10/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<5>_rt_5274 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [10]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_1  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_1/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [1]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<4>_rt_5281 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_9  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_9/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<4>_rt_5281 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [9]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_0  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_0/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [0]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_H<3>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<3>_rt_5279 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_8  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_8/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H<3>_rt_5279 ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [8]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_11  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_10  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_9  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y30" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y28" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>/DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<6>_pack_9 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [6])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>/DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<2>_pack_7 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [2])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>/DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<3>_pack_5 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [3])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>/DUV/block_192kHz/seqmult_LI_FMout/reg_B<7>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<7> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 64'hF5A0F5A0F5A0F5A0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux711  (
    .ADR4(1'b1),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [7]),
    .ADR1(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [8]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<7> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 32'hEEEE4444 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux611  (
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [6]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [7]),
    .ADR3(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<6> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<6> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<6>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<5> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 64'hFF33CC00FF33CC00 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux511  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [5]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [6]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<5> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 32'hE2E2E2E2 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux211  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<2> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<2>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<4> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 64'hCFC0CFC0CFC0CFC0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux411  (
    .ADR0(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [4]),
    .ADR4(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [5]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 32'hFAFA0A0A ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux311  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [3]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [4]),
    .ADR3(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<3> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B<3>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<1> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 64'hCFCFC0C0CFCFC0C0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux1111  (
    .ADR0(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [1]),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [2]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 32'hFA0AFA0A ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR1(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [1]),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<0> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o/DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o_CMUX_Delay  (
    .I(\DUV/block_192kHz/_n0114 ),
    .O(\DUV/block_192kHz/_n0114_0 )
  );
  X_BUF   \DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o/DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o_AMUX_Delay  (
    .I(\DUV/block_192kHz/flag_ready_FMout_pack_3 ),
    .O(\DUV/block_192kHz/flag_ready_FMout_14350 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y20" ),
    .INIT ( 64'h00000A0A00000A0A ))
  \DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR0(\DUV/block_192kHz/flag_ready_FMout_14350 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y20" ),
    .INIT ( 32'hFF00F500 ))
  \DUV/block_192kHz/_n01141  (
    .ADR1(1'b1),
    .ADR3(reset_0),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR0(\DUV/block_192kHz/flag_ready_FMout_14350 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .O(\DUV/block_192kHz/_n0114 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y20" ),
    .INIT ( 64'h33CC33CC33CC33CC ))
  \DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y20" ),
    .INIT ( 32'hFFCCFFCC ))
  \DUV/block_192kHz/flag_ready_FMout_rstpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .O(\DUV/block_192kHz/flag_ready_FMout_rstpot_5298 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y20" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_ready_FMout  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/flag_ready_FMout/CLK ),
    .I(\DUV/block_192kHz/flag_ready_FMout_rstpot_5298 ),
    .O(\DUV/block_192kHz/flag_ready_FMout_pack_3 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_19  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_18  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_17  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_16  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o/DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y27" ),
    .INIT ( 64'h3300330033003300 ))
  \DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR3(\DUV/block_192kHz/start_FMout_12693 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y27" ),
    .INIT ( 32'hFCFCFCFC ))
  \DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(reset_0),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reset_loadH_OR_232_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_7  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_7/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [7]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_6  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_6/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [6]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_5  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_5/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [5]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_4  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_4/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [4]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y29" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y29" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y29" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y29" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_OPAD #(
    .LOC ( "PAD214" ))
  VHDC13N_1845 (
    .PAD(VHDC13N)
  );
  X_OBUF #(
    .LOC ( "PAD214" ))
  VHDC13N_OBUF (
    .I(\NlwBufferSignal_VHDC13N_OBUF/I ),
    .O(VHDC13N)
  );
  X_OPAD #(
    .LOC ( "PAD209" ))
  VHDC12P_1848 (
    .PAD(VHDC12P)
  );
  X_OBUF #(
    .LOC ( "PAD209" ))
  VHDC12P_OBUF (
    .I(\NlwBufferSignal_VHDC12P_OBUF/I ),
    .O(VHDC12P)
  );
  X_OPAD #(
    .LOC ( "PAD210" ))
  VHDC12N_1836 (
    .PAD(VHDC12N)
  );
  X_OBUF #(
    .LOC ( "PAD210" ))
  VHDC12N_OBUF (
    .I(\NlwBufferSignal_VHDC12N_OBUF/I ),
    .O(VHDC12N)
  );
  X_OPAD #(
    .LOC ( "PAD220" ))
  VHDC15N_1857 (
    .PAD(VHDC15N)
  );
  X_OBUF #(
    .LOC ( "PAD220" ))
  VHDC15N_OBUF (
    .I(\NlwBufferSignal_VHDC15N_OBUF/I ),
    .O(VHDC15N)
  );
  X_OPAD #(
    .LOC ( "PAD219" ))
  VHDC15P_1866 (
    .PAD(VHDC15P)
  );
  X_OBUF #(
    .LOC ( "PAD219" ))
  VHDC15P_OBUF (
    .I(\NlwBufferSignal_VHDC15P_OBUF/I ),
    .O(VHDC15P)
  );
  X_OPAD #(
    .LOC ( "PAD208" ))
  VHDC11N_1827 (
    .PAD(VHDC11N)
  );
  X_OBUF #(
    .LOC ( "PAD208" ))
  VHDC11N_OBUF (
    .I(\NlwBufferSignal_VHDC11N_OBUF/I ),
    .O(VHDC11N)
  );
  X_OPAD #(
    .LOC ( "PAD215" ))
  VHDC14P_1860 (
    .PAD(VHDC14P)
  );
  X_OBUF #(
    .LOC ( "PAD215" ))
  VHDC14P_OBUF (
    .I(\NlwBufferSignal_VHDC14P_OBUF/I ),
    .O(VHDC14P)
  );
  X_OPAD #(
    .LOC ( "PAD216" ))
  VHDC14N_1851 (
    .PAD(VHDC14N)
  );
  X_OBUF #(
    .LOC ( "PAD216" ))
  VHDC14N_OBUF (
    .I(\NlwBufferSignal_VHDC14N_OBUF/I ),
    .O(VHDC14N)
  );
  X_OPAD #(
    .LOC ( "PAD224" ))
  VHDC17N_1869 (
    .PAD(VHDC17N)
  );
  X_OBUF #(
    .LOC ( "PAD224" ))
  VHDC17N_OBUF (
    .I(\NlwBufferSignal_VHDC17N_OBUF/I ),
    .O(VHDC17N)
  );
  X_OPAD #(
    .LOC ( "PAD223" ))
  VHDC17P_1878 (
    .PAD(VHDC17P)
  );
  X_OBUF #(
    .LOC ( "PAD223" ))
  VHDC17P_OBUF (
    .I(\NlwBufferSignal_VHDC17P_OBUF/I ),
    .O(VHDC17P)
  );
  X_OPAD #(
    .LOC ( "PAD228" ))
  VHDC19N_1881 (
    .PAD(VHDC19N)
  );
  X_OBUF #(
    .LOC ( "PAD228" ))
  VHDC19N_OBUF (
    .I(\NlwBufferSignal_VHDC19N_OBUF/I ),
    .O(VHDC19N)
  );
  X_OPAD #(
    .LOC ( "PAD206" ))
  VHDC10N_1824 (
    .PAD(VHDC10N)
  );
  X_OBUF #(
    .LOC ( "PAD206" ))
  VHDC10N_OBUF (
    .I(\NlwBufferSignal_VHDC10N_OBUF/I ),
    .O(VHDC10N)
  );
  X_OPAD #(
    .LOC ( "PAD225" ))
  VHDC18P_1884 (
    .PAD(VHDC18P)
  );
  X_OBUF #(
    .LOC ( "PAD225" ))
  VHDC18P_OBUF (
    .I(\NlwBufferSignal_VHDC18P_OBUF/I ),
    .O(VHDC18P)
  );
  X_OPAD #(
    .LOC ( "PAD226" ))
  VHDC18N_1875 (
    .PAD(VHDC18N)
  );
  X_OBUF #(
    .LOC ( "PAD226" ))
  VHDC18N_OBUF (
    .I(\NlwBufferSignal_VHDC18N_OBUF/I ),
    .O(VHDC18N)
  );
  X_OPAD #(
    .LOC ( "PAD205" ))
  VHDC10P_1830 (
    .PAD(VHDC10P)
  );
  X_OBUF #(
    .LOC ( "PAD205" ))
  VHDC10P_OBUF (
    .I(\NlwBufferSignal_VHDC10P_OBUF/I ),
    .O(VHDC10P)
  );
  X_OPAD #(
    .LOC ( "PAD213" ))
  VHDC13P_1854 (
    .PAD(VHDC13P)
  );
  X_OBUF #(
    .LOC ( "PAD213" ))
  VHDC13P_OBUF (
    .I(\NlwBufferSignal_VHDC13P_OBUF/I ),
    .O(VHDC13P)
  );
  X_OPAD #(
    .LOC ( "PAD221" ))
  VHDC16P_1872 (
    .PAD(VHDC16P)
  );
  X_OBUF #(
    .LOC ( "PAD221" ))
  VHDC16P_OBUF (
    .I(\NlwBufferSignal_VHDC16P_OBUF/I ),
    .O(VHDC16P)
  );
  X_OPAD #(
    .LOC ( "PAD222" ))
  VHDC16N_1863 (
    .PAD(VHDC16N)
  );
  X_OBUF #(
    .LOC ( "PAD222" ))
  VHDC16N_OBUF (
    .I(\NlwBufferSignal_VHDC16N_OBUF/I ),
    .O(VHDC16N)
  );
  X_OPAD #(
    .LOC ( "PAD207" ))
  VHDC11P_1839 (
    .PAD(VHDC11P)
  );
  X_OBUF #(
    .LOC ( "PAD207" ))
  VHDC11P_OBUF (
    .I(\NlwBufferSignal_VHDC11P_OBUF/I ),
    .O(VHDC11P)
  );
  X_OPAD #(
    .LOC ( "PAD231" ))
  VHDC20P_1842 (
    .PAD(VHDC20P)
  );
  X_OBUF #(
    .LOC ( "PAD231" ))
  VHDC20P_OBUF (
    .I(\NlwBufferSignal_VHDC20P_OBUF/I ),
    .O(VHDC20P)
  );
  X_OPAD #(
    .LOC ( "PAD232" ))
  VHDC20N_1833 (
    .PAD(VHDC20N)
  );
  X_OBUF #(
    .LOC ( "PAD232" ))
  VHDC20N_OBUF (
    .I(\NlwBufferSignal_VHDC20N_OBUF/I ),
    .O(VHDC20N)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X13Y0" ),
    .INIT ( 1'b0 ))
  FMout_r_16 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_16/CLK ),
    .I(\NlwBufferSignal_FMout_r_16/IN ),
    .O(FMout_r[16]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X27Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SYNC/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/SYNC/IN ),
    .O(\LM4550_controler_1/SYNC_13877 ),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X14Y2" ),
    .INIT ( 1'b0 ))
  FMout_r_18 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_18/CLK ),
    .I(\NlwBufferSignal_FMout_r_18/IN ),
    .O(FMout_r[18]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X14Y3" ),
    .INIT ( 1'b0 ))
  FMout_r_19 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_19/CLK ),
    .I(\NlwBufferSignal_FMout_r_19/IN ),
    .O(FMout_r[19]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_OPAD #(
    .LOC ( "PAD121" ))
  RESET_N_1890 (
    .PAD(RESET_N)
  );
  X_OBUF #(
    .LOC ( "PAD121" ))
  RESET_N_OBUF (
    .I(1'b1),
    .O(RESET_N)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X1Y0" ),
    .INIT ( 1'b0 ))
  PMOD3_1918 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD3/CLK ),
    .I(\NlwBufferSignal_PMOD3/IN ),
    .O(PMOD3_OBUF_13889),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "ILOGIC_X26Y116" ),
    .INIT ( 1'b0 ))
  \uart_1/rx1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/rx1/CLK ),
    .I(\ProtoComp130.D2OFFBYP_SRC.OUT ),
    .O(\uart_1/rx1_13916 ),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_MUX2 #(
    .LOC ( "ILOGIC_X26Y116" ))
  \ProtoComp130.D2OFFBYP_SRC  (
    .IA(rx_IBUF_0),
    .IB(\NLW_ProtoComp130.D2OFFBYP_SRC_IB_UNCONNECTED ),
    .O(\ProtoComp130.D2OFFBYP_SRC.OUT ),
    .SEL(\ProtoComp130.D2OBYPSEL_GND.0 )
  );
  X_ZERO #(
    .LOC ( "ILOGIC_X26Y116" ))
  \ProtoComp130.D2OBYPSEL_GND  (
    .O(\ProtoComp130.D2OBYPSEL_GND.0 )
  );
  X_SFF #(
    .LOC ( "OLOGIC_X2Y1" ),
    .INIT ( 1'b0 ))
  PMOD2_1916 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD2/CLK ),
    .I(\NlwBufferSignal_PMOD2/IN ),
    .O(PMOD2_OBUF_13888),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_0CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<0>/INV_LM4550_controler_1/IN_SHIFT_0CLK )
  );
  X_SFF #(
    .LOC ( "ILOGIC_X27Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_0  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_0/CLK ),
    .I(\ProtoComp135.D2OFFBYP_SRC.OUT ),
    .O(\LM4550_controler_1/IN_SHIFT [0]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_MUX2 #(
    .LOC ( "ILOGIC_X27Y40" ))
  \ProtoComp135.D2OFFBYP_SRC  (
    .IA(\NlwBufferSignal_ProtoComp135.D2OFFBYP_SRC/INA ),
    .IB(\NLW_ProtoComp135.D2OFFBYP_SRC_IB_UNCONNECTED ),
    .O(\ProtoComp135.D2OFFBYP_SRC.OUT ),
    .SEL(\ProtoComp135.D2OBYPSEL_GND.0 )
  );
  X_ZERO #(
    .LOC ( "ILOGIC_X27Y40" ))
  \ProtoComp135.D2OBYPSEL_GND  (
    .O(\ProtoComp135.D2OBYPSEL_GND.0 )
  );
  X_SFF #(
    .LOC ( "OLOGIC_X14Y1" ),
    .INIT ( 1'b0 ))
  FMout_r_21 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_21/CLK ),
    .I(\NlwBufferSignal_FMout_r_21/IN ),
    .O(FMout_r[21]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X14Y0" ),
    .INIT ( 1'b0 ))
  FMout_r_20 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_20/CLK ),
    .I(\NlwBufferSignal_FMout_r_20/IN ),
    .O(FMout_r[20]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X7Y0" ),
    .INIT ( 1'b0 ))
  FMout_r_0 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_0/CLK ),
    .I(\NlwBufferSignal_FMout_r_0/IN ),
    .O(FMout_r[0]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X15Y1" ),
    .INIT ( 1'b0 ))
  clken192kHz (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken192kHz/CLK ),
    .I(\NlwBufferSignal_clken192kHz/IN ),
    .O(clken192kHz_13881),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X27Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_255  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_255/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_255/IN ),
    .O(\LM4550_controler_1/OUT_SHIFT [255]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X13Y2" ),
    .INIT ( 1'b0 ))
  PMOD7_1920 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD7/CLK ),
    .I(\NlwBufferSignal_PMOD7/IN ),
    .O(PMOD7_OBUF_13890),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X7Y1" ),
    .INIT ( 1'b0 ))
  FMout_r_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_1/CLK ),
    .I(\NlwBufferSignal_FMout_r_1/IN ),
    .O(FMout_r[1]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_OPAD #(
    .LOC ( "PAD227" ))
  VHDC19P_1887 (
    .PAD(VHDC19P)
  );
  X_OBUF #(
    .LOC ( "PAD227" ))
  VHDC19P_OBUF (
    .I(\NlwBufferSignal_VHDC19P_OBUF/I ),
    .O(VHDC19P)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X12Y0" ),
    .INIT ( 1'b0 ))
  FMout_r_14 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_14/CLK ),
    .I(\NlwBufferSignal_FMout_r_14/IN ),
    .O(FMout_r[14]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X2Y0" ),
    .INIT ( 1'b0 ))
  PMOD1_1914 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD1/CLK ),
    .I(\NlwBufferSignal_PMOD1/IN ),
    .O(PMOD1_OBUF_13887),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X15Y3" ),
    .INIT ( 1'b0 ))
  FMout_r_23 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_23/CLK ),
    .I(\NlwBufferSignal_FMout_r_23/IN ),
    .O(FMout_r[23]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X13Y1" ),
    .INIT ( 1'b0 ))
  FMout_r_17 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_17/CLK ),
    .I(\NlwBufferSignal_FMout_r_17/IN ),
    .O(FMout_r[17]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X12Y2" ),
    .INIT ( 1'b0 ))
  FMout_r_12 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_12/CLK ),
    .I(\NlwBufferSignal_FMout_r_12/IN ),
    .O(FMout_r[12]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X26Y117" ),
    .INIT ( 1'b1 ))
  \uart_1/tx  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/tx/CLK ),
    .I(\NlwBufferSignal_uart_1/tx/IN ),
    .O(\uart_1/tx_13875 ),
    .RST(GND),
    .SET(GND),
    .SSET(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X13Y3" ),
    .INIT ( 1'b0 ))
  PMOD8_1922 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD8/CLK ),
    .I(\NlwBufferSignal_PMOD8/IN ),
    .O(PMOD8_OBUF_13891),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X2Y2" ),
    .INIT ( 1'b0 ))
  PMOD9_1924 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD9/CLK ),
    .I(\NlwBufferSignal_PMOD9/IN ),
    .O(PMOD9_OBUF_13892),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X15Y0" ),
    .INIT ( 1'b0 ))
  clken48kHz (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48kHz/CLK ),
    .I(\NlwBufferSignal_clken48kHz/IN ),
    .O(clken48kHz_13879),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X15Y2" ),
    .INIT ( 1'b0 ))
  FMout_r_22 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_22/CLK ),
    .I(\NlwBufferSignal_FMout_r_22/IN ),
    .O(FMout_r[22]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X1Y1" ),
    .INIT ( 1'b0 ))
  DACclock (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DACclock/CLK ),
    .I(\NlwBufferSignal_DACclock/IN ),
    .O(DACclock_13878),
    .SET(GND),
    .RST(GND),
    .SSET(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X2Y3" ),
    .INIT ( 1'b0 ))
  PMOD10_1910 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_PMOD10/CLK ),
    .I(\NlwBufferSignal_PMOD10/IN ),
    .O(PMOD10_OBUF_13884),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_7/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_6/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_5/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_4/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X12Y1" ),
    .INIT ( 1'b0 ))
  FMout_r_15 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_15/CLK ),
    .I(\NlwBufferSignal_FMout_r_15/IN ),
    .O(FMout_r[15]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X2Y2" ))
  clk98Mbuf (
    .I(\NlwBufferSignal_clk98Mbuf/IN ),
    .O(clock98MHz)
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X2Y3" ))
  \clock_bit2x_1/clkout1_buf  (
    .I(\NlwBufferSignal_clock_bit2x_1/clkout1_buf/IN ),
    .O(clock12288k)
  );
  X_BUFIO2FB #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .LOC ( "BUFIO2FB_X4Y21" ))
  SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1 (
    .I(\NlwBufferSignal_SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I ),
    .O(\clock_bit2x_1/dcm_sp_inst_ML_NEW_O )
  );
  X_SFF #(
    .LOC ( "OLOGIC_X10Y2" ),
    .INIT ( 1'b0 ))
  FMout_r_6 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_6/CLK ),
    .I(\NlwBufferSignal_FMout_r_6/IN ),
    .O(FMout_r[6]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X12Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_A_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_A [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X10Y1" ),
    .INIT ( 1'b0 ))
  FMout_r_9 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_9/CLK ),
    .I(\NlwBufferSignal_FMout_r_9/IN ),
    .O(FMout_r[9]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X11Y3" ),
    .INIT ( 1'b0 ))
  FMout_r_11 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_11/CLK ),
    .I(\NlwBufferSignal_FMout_r_11/IN ),
    .O(FMout_r[11]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X9Y2" ),
    .INIT ( 1'b0 ))
  FMout_r_4 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_4/CLK ),
    .I(\NlwBufferSignal_FMout_r_4/IN ),
    .O(FMout_r[4]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X9Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_7/CLK ),
    .I(\dds_carrier_1/_n0029 [7]),
    .O(datasine[7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y8" ),
    .INIT ( 64'hF0F0F0F0F0F0F0E0 ))
  \dds_carrier_1/Mram_sineLUT71  (
    .ADR2(\dds_carrier_1/phasereg [19]),
    .ADR0(\dds_carrier_1/phasereg [14]),
    .ADR5(\dds_carrier_1/phasereg [15]),
    .ADR1(\dds_carrier_1/phasereg [16]),
    .ADR4(\dds_carrier_1/phasereg [17]),
    .ADR3(\dds_carrier_1/phasereg [18]),
    .O(\dds_carrier_1/_n0029 [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X9Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_6/CLK ),
    .I(\dds_carrier_1/_n0029 [6]),
    .O(datasine[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y8" ),
    .INIT ( 64'h9999556695556664 ))
  \dds_carrier_1/Mram_sineLUT61  (
    .ADR4(\dds_carrier_1/phasereg [17]),
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR5(\dds_carrier_1/phasereg [16]),
    .ADR3(\dds_carrier_1/phasereg [15]),
    .ADR2(\dds_carrier_1/phasereg [14]),
    .ADR1(\dds_carrier_1/phasereg [18]),
    .O(\dds_carrier_1/_n0029 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X9Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_5/CLK ),
    .I(\dds_carrier_1/_n0029 [5]),
    .O(datasine[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y8" ),
    .INIT ( 64'h955965569559A658 ))
  \dds_carrier_1/Mram_sineLUT51  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR3(\dds_carrier_1/phasereg [17]),
    .ADR2(\dds_carrier_1/phasereg [18]),
    .ADR4(\dds_carrier_1/phasereg [16]),
    .ADR1(\dds_carrier_1/phasereg [15]),
    .ADR5(\dds_carrier_1/phasereg [14]),
    .O(\dds_carrier_1/_n0029 [5])
  );
  X_SFF #(
    .LOC ( "OLOGIC_X8Y0" ),
    .INIT ( 1'b0 ))
  FMout_r_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_2/CLK ),
    .I(\NlwBufferSignal_FMout_r_2/IN ),
    .O(FMout_r[2]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_BUFIO2 #(
    .DIVIDE ( 1 ),
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .LOC ( "BUFIO2_X4Y21" ))
  SP6_BUFIO_INSERT_ML_BUFIO2_0 (
    .DIVCLK(\clock_bit2x_1/dcm_sp_inst_ML_NEW_DIVCLK ),
    .I(\NlwBufferSignal_SP6_BUFIO_INSERT_ML_BUFIO2_0/I ),
    .IOCLK(NLW_SP6_BUFIO_INSERT_ML_BUFIO2_0_IOCLK_UNCONNECTED),
    .SERDESSTROBE(NLW_SP6_BUFIO_INSERT_ML_BUFIO2_0_SERDESSTROBE_UNCONNECTED)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X8Y1" ),
    .INIT ( 1'b0 ))
  FMout_r_3 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_3/CLK ),
    .I(\NlwBufferSignal_FMout_r_3/IN ),
    .O(FMout_r[3]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X9Y3" ),
    .INIT ( 1'b0 ))
  FMout_r_5 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_5/CLK ),
    .I(\NlwBufferSignal_FMout_r_5/IN ),
    .O(FMout_r[5]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>/DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [7]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<7>_0 )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>/DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [6]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<6>_0 )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>/DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [5]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<5>_0 )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>/DUV/block_192kHz/seqmult_LI_M/reg_Ai<3>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [4]),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<4>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_192kHz/outsine_19<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/outsine_19 [7]),
    .O(\DUV/block_192kHz/outsine_19<7>_rt_5187 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_7/CLK ),
    .I(\DUV/block_192kHz/outsine_19<7>_rt_5187 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_192kHz/outsine_19<6>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/outsine_19 [6]),
    .O(\DUV/block_192kHz/outsine_19<6>_rt_5189 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_6/CLK ),
    .I(\DUV/block_192kHz/outsine_19<6>_rt_5189 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_192kHz/outsine_19<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/outsine_19 [5]),
    .O(\DUV/block_192kHz/outsine_19<5>_rt_5196 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_5/CLK ),
    .I(\DUV/block_192kHz/outsine_19<5>_rt_5196 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 32'hF0F0F0F0 ))
  \DUV/block_192kHz/outsine_19<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/outsine_19 [4]),
    .O(\DUV/block_192kHz/outsine_19<4>_rt_5194 )
  );
  X_SFF #(
    .LOC ( "SLICE_X14Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Ai_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_4/CLK ),
    .I(\DUV/block_192kHz/outsine_19<4>_rt_5194 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X11Y2" ),
    .INIT ( 1'b0 ))
  FMout_r_10 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_10/CLK ),
    .I(\NlwBufferSignal_FMout_r_10/IN ),
    .O(FMout_r[10]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X10Y3" ),
    .INIT ( 1'b0 ))
  FMout_r_7 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_7/CLK ),
    .I(\NlwBufferSignal_FMout_r_7/IN ),
    .O(FMout_r[7]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X12Y3" ),
    .INIT ( 1'b0 ))
  FMout_r_13 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_13/CLK ),
    .I(\NlwBufferSignal_FMout_r_13/IN ),
    .O(FMout_r[13]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y17" ),
    .INIT ( 1'b0 ))
  DACclock_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DACclock_1/CLK ),
    .I(DACclock_INV_43_o),
    .O(DACclock_1_13945),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y17" ),
    .INIT ( 64'h00000000FFFFFFFF ))
  DACclock_INV_43_o1_INV_0 (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(DACclock_1_13945),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .O(DACclock_INV_43_o)
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X3Y13" ))
  \clock_bit2x_1/clkout3_buf  (
    .I(\NlwBufferSignal_clock_bit2x_1/clkout3_buf/IN ),
    .O(clock196M)
  );
  X_SFF #(
    .LOC ( "OLOGIC_X10Y0" ),
    .INIT ( 1'b0 ))
  FMout_r_8 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_FMout_r_8/CLK ),
    .I(\NlwBufferSignal_FMout_r_8/IN ),
    .O(FMout_r[8]),
    .SSET(GND),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND)
  );
  X_BUF #(
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst/PSENINV  (
    .I(GND),
    .O(\clock_bit2x_1/dcm_sp_inst/PSEN_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst/CLKFB  (
    .I(\clock_bit2x_1/dcm_sp_inst_ML_NEW_O ),
    .O(\clock_bit2x_1/dcm_sp_inst/CLKFB_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst/CLKIN  (
    .I(\clock_bit2x_1/dcm_sp_inst_ML_NEW_DIVCLK ),
    .O(\clock_bit2x_1/dcm_sp_inst/CLKIN_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst/PSINCDECINV  (
    .I(GND),
    .O(\clock_bit2x_1/dcm_sp_inst/PSINCDEC_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst/RSTINV  (
    .I(GND),
    .O(\clock_bit2x_1/dcm_sp_inst/RST_INT )
  );
  X_BUF #(
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst/PSCLKINV  (
    .I(GND),
    .O(\clock_bit2x_1/dcm_sp_inst/PSCLK_INT )
  );
  X_DCM_SP #(
    .CLKDV_DIVIDE ( 2.000000 ),
    .DLL_FREQUENCY_MODE ( "LOW" ),
    .DFS_FREQUENCY_MODE ( "LOW" ),
    .CLKIN_DIVIDE_BY_2 ( "FALSE" ),
    .CLKOUT_PHASE_SHIFT ( "NONE" ),
    .CLK_FEEDBACK ( "1X" ),
    .STARTUP_WAIT ( "FALSE" ),
    .DSS_MODE ( "NONE" ),
    .DUTY_CYCLE_CORRECTION ( "TRUE" ),
    .DESKEW_ADJUST ( "5" ),
    .CLKFX_MULTIPLY ( 16 ),
    .CLKFX_DIVIDE ( 1 ),
    .PHASE_SHIFT ( 0 ),
    .CLKIN_PERIOD ( 81.380208 ),
    .LOC ( "DCM_X0Y6" ))
  \clock_bit2x_1/dcm_sp_inst  (
    .PSCLK(\clock_bit2x_1/dcm_sp_inst/PSCLK_INT ),
    .RST(\clock_bit2x_1/dcm_sp_inst/RST_INT ),
    .PSINCDEC(\clock_bit2x_1/dcm_sp_inst/PSINCDEC_INT ),
    .CLKIN(\clock_bit2x_1/dcm_sp_inst/CLKIN_INT ),
    .CLKFB(\clock_bit2x_1/dcm_sp_inst/CLKFB_INT ),
    .PSEN(\clock_bit2x_1/dcm_sp_inst/PSEN_INT ),
    .DSSEN(\clock_bit2x_1/dcm_sp_inst/DSSEN ),
    .CLK2X180(\clock_bit2x_1/dcm_sp_inst/CLK2X180 ),
    .CLK2X(\clock_bit2x_1/dcm_sp_inst/CLK2X ),
    .CLKFX(\clock_bit2x_1/clkfx ),
    .CLK180(\clock_bit2x_1/dcm_sp_inst/CLK180 ),
    .CLK270(\clock_bit2x_1/dcm_sp_inst/CLK270 ),
    .CLK0(\clock_bit2x_1/clk0 ),
    .CLKFX180(\clock_bit2x_1/dcm_sp_inst/CLKFX180 ),
    .CLKDV(\clock_bit2x_1/dcm_sp_inst/CLKDV ),
    .PSDONE(\clock_bit2x_1/dcm_sp_inst/PSDONE ),
    .CLK90(\clock_bit2x_1/dcm_sp_inst/CLK90 ),
    .LOCKED(VHDC7N_OBUF_12340),
    .STATUS({\clock_bit2x_1/dcm_sp_inst/STATUS7 , \clock_bit2x_1/dcm_sp_inst/STATUS6 , \clock_bit2x_1/dcm_sp_inst/STATUS5 , 
\clock_bit2x_1/dcm_sp_inst/STATUS4 , \clock_bit2x_1/dcm_sp_inst/STATUS3 , \clock_bit2x_1/dcm_sp_inst/STATUS2 , \clock_bit2x_1/dcm_sp_inst/STATUS1 , 
\clock_bit2x_1/dcm_sp_inst/STATUS0 })
  );
  X_SFF #(
    .LOC ( "SLICE_X8Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_6 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_6/CLK ),
    .I(\datasine[7]_INV_113_o ),
    .O(dataDAC[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y8" ),
    .INIT ( 64'h5555555555555555 ))
  \datasine[7]_INV_113_o1_INV_0  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0(datasine[7]),
    .O(\datasine[7]_INV_113_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X8Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_5 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_5/CLK ),
    .I(\NlwBufferSignal_dataDAC_5/IN ),
    .O(dataDAC[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X8Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_4 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_4/CLK ),
    .I(\NlwBufferSignal_dataDAC_4/IN ),
    .O(dataDAC[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1/DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_pack_2 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 )
  );
  X_SFF #(
    .LOC ( "SLICE_X15Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In ),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y35" ),
    .INIT ( 64'hCCCCFCFCCCCCFCFC ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/n0027 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y35" ),
    .INIT ( 32'h02020202 ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In1  (
    .ADR3(1'b1),
    .ADR0(\DUV/block_192kHz/start_LI_M_12682 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In )
  );
  X_SFF #(
    .LOC ( "SLICE_X15Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2-In ),
    .O(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_pack_2 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y35" ),
    .INIT ( 64'h0000000000000040 ))
  \DUV/block_192kHz/seqmult_LI_M/n0027<7>  (
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/Q [2]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/Q [1]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/Q [3]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/Q [4]),
    .ADR5(N43_0),
    .O(\DUV/block_192kHz/seqmult_LI_M/n0027 )
  );
  X_BUF   \DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o/DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o_AMUX_Delay  (
    .I(N43),
    .O(N43_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y36" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/flag_sine_38_12524 ),
    .ADR0(\DUV/block_192kHz/flag_sine_19_12525 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y36" ),
    .INIT ( 32'hFFFCFFFC ))
  \DUV/block_192kHz/seqmult_LI_M/n0027<7>_SW0  (
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/Q [7]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/Q [6]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/Q [5]),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(N43)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_3  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_3/IN ),
    .O(\DUV/block_192kHz/FMout [3]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_2  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_2/IN ),
    .O(\DUV/block_192kHz/FMout [2]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_1  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_1/IN ),
    .O(\DUV/block_192kHz/FMout [1]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_0  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_0/IN ),
    .O(\DUV/block_192kHz/FMout [0]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_3 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_3/CLK ),
    .I(\NlwBufferSignal_dataDAC_3/IN ),
    .O(dataDAC[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_2/CLK ),
    .I(\NlwBufferSignal_dataDAC_2/IN ),
    .O(dataDAC[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_1/CLK ),
    .I(\NlwBufferSignal_dataDAC_1/IN ),
    .O(dataDAC[1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y8" ),
    .INIT ( 1'b0 ))
  dataDAC_0 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dataDAC_0/CLK ),
    .I(\NlwBufferSignal_dataDAC_0/IN ),
    .O(dataDAC[0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/start_LI_M/DUV/block_192kHz/start_LI_M_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y36" ),
    .INIT ( 64'h00CC00CC00CC00CC ))
  \DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR1(\DUV/block_192kHz/start_LI_M_12682 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X15Y36" ),
    .INIT ( 32'hFFFFFF00 ))
  \DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(reset_0),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR2(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/reset_loadH_OR_214_o )
  );
  X_FF #(
    .LOC ( "SLICE_X15Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/start_LI_M  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/start_LI_M/CLK ),
    .I(\DUV/block_192kHz/start_LI_M_rstpot_5226 ),
    .O(\DUV/block_192kHz/start_LI_M_12682 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y36" ),
    .INIT ( 64'h0005CCCD0000CCCC ))
  \DUV/block_192kHz/start_LI_M_rstpot  (
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR2(reset_0),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR5(\DUV/block_192kHz/start_LI_M_12682 ),
    .ADR4(\DUV/block_192kHz/flag_sine_19_12525 ),
    .ADR1(clken192kHz_1_12702),
    .O(\DUV/block_192kHz/start_LI_M_rstpot_5226 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<15>/DUV/interpol4x_LmR/r1<15>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [15]),
    .O(\DUV/interpol4x_LmR/r2<15>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<15>/DUV/interpol4x_LmR/r1<15>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [14]),
    .O(\DUV/interpol4x_LmR/r2<14>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<15>/DUV/interpol4x_LmR/r1<15>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [13]),
    .O(\DUV/interpol4x_LmR/r2<13>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<15>/DUV/interpol4x_LmR/r1<15>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [12]),
    .O(\DUV/interpol4x_LmR/r2<12>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_15  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_15/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_15/IN ),
    .O(\DUV/interpol4x_LmR/r1 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [15]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<15>_rt_6324 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_15  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_15/CLK ),
    .I(\DUV/interpol4x_LmR/r1<15>_rt_6324 ),
    .O(\DUV/interpol4x_LmR/r2 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_14  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_14/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_14/IN ),
    .O(\DUV/interpol4x_LmR/r1 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [14]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<14>_rt_6337 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_14  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_14/CLK ),
    .I(\DUV/interpol4x_LmR/r1<14>_rt_6337 ),
    .O(\DUV/interpol4x_LmR/r2 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_13  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_13/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_13/IN ),
    .O(\DUV/interpol4x_LmR/r1 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [13]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<13>_rt_6329 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_13  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_13/CLK ),
    .I(\DUV/interpol4x_LmR/r1<13>_rt_6329 ),
    .O(\DUV/interpol4x_LmR/r2 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_12  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_12/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_12/IN ),
    .O(\DUV/interpol4x_LmR/r1 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/interpol4x_LmR/r1<12>_rt  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/interpol4x_LmR/r1 [12]),
    .ADR4(1'b1),
    .O(\DUV/interpol4x_LmR/r1<12>_rt_6339 )
  );
  X_FF #(
    .LOC ( "SLICE_X26Y57" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_12  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_12/CLK ),
    .I(\DUV/interpol4x_LmR/r1<12>_rt_6339 ),
    .O(\DUV/interpol4x_LmR/r2 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_3  (
    .CE(\ioports16_1/_n1208_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte2_3/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte2_3/IN ),
    .O(\ioports16_1/byte2 [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_2  (
    .CE(\ioports16_1/_n1208_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte2_2/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte2_2/IN ),
    .O(\ioports16_1/byte2 [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_1  (
    .CE(\ioports16_1/_n1208_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte2_1/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte2_1/IN ),
    .O(\ioports16_1/byte2 [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte2_0  (
    .CE(\ioports16_1/_n1208_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte2_0/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte2_0/IN ),
    .O(\ioports16_1/byte2 [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y14" ),
    .INIT ( 1'b0 ))
  testmod_7 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_7/CLK ),
    .I(\NlwBufferSignal_testmod_7/IN ),
    .O(testmod[7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y14" ),
    .INIT ( 1'b0 ))
  testmod_6 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_6/CLK ),
    .I(\NlwBufferSignal_testmod_6/IN ),
    .O(testmod[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y14" ),
    .INIT ( 1'b0 ))
  testmod_5 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_5/CLK ),
    .I(\NlwBufferSignal_testmod_5/IN ),
    .O(testmod[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y14" ),
    .INIT ( 1'b0 ))
  testmod_4 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_4/CLK ),
    .I(\NlwBufferSignal_testmod_4/IN ),
    .O(testmod[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \testmod<11>/testmod<11>_BMUX_Delay  (
    .I(testmod[13]),
    .O(\testmod<13>_0 )
  );
  X_BUF   \testmod<11>/testmod<11>_AMUX_Delay  (
    .I(testmod[12]),
    .O(\testmod<12>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 1'b0 ))
  testmod_11 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_11/CLK ),
    .I(\NlwBufferSignal_testmod_11/IN ),
    .O(testmod[11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 1'b0 ))
  testmod_10 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_10/CLK ),
    .I(\NlwBufferSignal_testmod_10/IN ),
    .O(testmod[10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 1'b0 ))
  testmod_9 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_9/CLK ),
    .I(\NlwBufferSignal_testmod_9/IN ),
    .O(testmod[9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 32'hAAAAAAAA ))
  \testmodlong<15>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(testmodlong[15]),
    .O(\testmodlong<15>_rt_6359 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 1'b0 ))
  testmod_13 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_13/CLK ),
    .I(\testmodlong<15>_rt_6359 ),
    .O(testmod[13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 1'b0 ))
  testmod_8 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_8/CLK ),
    .I(\NlwBufferSignal_testmod_8/IN ),
    .O(testmod[8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 32'hF0F0F0F0 ))
  \testmodlong<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(testmodlong[14]),
    .O(\testmodlong<14>_rt_6363 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y15" ),
    .INIT ( 1'b0 ))
  testmod_12 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_12/CLK ),
    .I(\testmodlong<14>_rt_6363 ),
    .O(testmod[12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ioports16_1/state_FSM_FFd7/ioports16_1/state_FSM_FFd7_AMUX_Delay  (
    .I(\ioports16_1/state_FSM_FFd8-In1 ),
    .O(\ioports16_1/state_FSM_FFd8-In1_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y51" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd7/CLK ),
    .I(\ioports16_1/state_FSM_FFd7-In1 ),
    .O(\ioports16_1/state_FSM_FFd7_12606 ),
    .SRST(\ioports16_1/ready_2 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y51" ),
    .INIT ( 64'hFFFFFF00FFFFFF00 ))
  \ioports16_1/state_FSM_FFd7-In11  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR4(\ioports16_1/state_FSM_FFd8_12783 ),
    .ADR5(1'b1),
    .O(\ioports16_1/state_FSM_FFd7-In1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y51" ),
    .INIT ( 32'hFFFFCCCC ))
  \ioports16_1/state_FSM_FFd8-In11  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR3(1'b1),
    .ADR4(\ioports16_1/state_FSM_FFd8_12783 ),
    .O(\ioports16_1/state_FSM_FFd8-In1 )
  );
  X_BUF   \ioports16_1/datatoout<8>/ioports16_1/datatoout<8>_CMUX_Delay  (
    .I(\ioports16_1/datatoout[16] ),
    .O(\ioports16_1/datatoout<16>_0 )
  );
  X_BUF   \ioports16_1/datatoout<8>/ioports16_1/datatoout<8>_BMUX_Delay  (
    .I(\ioports16_1/datatoout[6] ),
    .O(\ioports16_1/datatoout<6>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_8  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_8/CLK ),
    .I(1'b0),
    .O(\ioports16_1/datatoout[8] ),
    .SSET(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'h0000000020000000 ))
  \ioports16_1/state__n1228_inv1  (
    .ADR1(\uart_1/dout [6]),
    .ADR5(reset_0),
    .ADR4(\uart_1/dout [4]),
    .ADR3(\uart_1/dout [5]),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\uart_1/rxready_12496 ),
    .O(\ioports16_1/_n1228_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_7  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_7/CLK ),
    .I(\ioports16_1/_n0471[25] ),
    .O(\ioports16_1/datatoout[7] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'h0000000300000003 ))
  \ioports16_1/Mmux__n047161  (
    .ADR0(1'b1),
    .ADR3(\uart_1/dout [1]),
    .ADR2(\uart_1/dout [2]),
    .ADR4(\uart_1/dout [0]),
    .ADR1(run_genclock_inv_inv),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0471[25] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 32'h0000000A ))
  \ioports16_1/Mmux__n047151  (
    .ADR0(btnc_IBUF_0),
    .ADR3(\uart_1/dout [1]),
    .ADR2(\uart_1/dout [2]),
    .ADR4(\uart_1/dout [0]),
    .ADR1(1'b1),
    .O(\ioports16_1/_n0471[16] )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_16  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_16/CLK ),
    .I(\ioports16_1/_n0471[16] ),
    .O(\ioports16_1/datatoout[16] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_5  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_5/CLK ),
    .I(\ioports16_1/_n0471[27] ),
    .O(\ioports16_1/datatoout[5] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'h0000005000000050 ))
  \ioports16_1/Mmux__n047181  (
    .ADR1(1'b1),
    .ADR0(\uart_1/dout [1]),
    .ADR4(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR2(sw5_IBUF_0),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0471[27] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 32'h00000044 ))
  \ioports16_1/Mmux__n047171  (
    .ADR1(sw6_IBUF_0),
    .ADR0(\uart_1/dout [1]),
    .ADR4(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR2(1'b1),
    .O(\ioports16_1/_n0471[26] )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_6  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_6/CLK ),
    .I(\ioports16_1/_n0471[26] ),
    .O(\ioports16_1/datatoout[6] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_4  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_4/CLK ),
    .I(\ioports16_1/_n0471[28] ),
    .O(\ioports16_1/datatoout[4] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y49" ),
    .INIT ( 64'h0005000500000000 ))
  \ioports16_1/Mmux__n047191  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(\uart_1/dout [1]),
    .ADR0(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR5(sw4_IBUF_0),
    .O(\ioports16_1/_n0471[28] )
  );
  X_BUF   \ioports16_1/dataout<6>/ioports16_1/dataout<6>_CMUX_Delay  (
    .I(N27_pack_7),
    .O(N27)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y50" ),
    .INIT ( 64'h0005000500050005 ))
  \ioports16_1/Mmux__n091841211  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR0(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR5(1'b1),
    .O(\ioports16_1/Mmux__n09184121 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y50" ),
    .INIT ( 32'hF0F80008 ))
  \ioports16_1/Mmux__n091841_SW0  (
    .ADR1(\ioports16_1/datatoout<20>_0 ),
    .ADR4(\ioports16_1/datatoout[4] ),
    .ADR2(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR0(\ioports16_1/state_FSM_FFd7_12606 ),
    .O(N27_pack_7)
  );
  X_FF #(
    .LOC ( "SLICE_X26Y50" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_6  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_6/CLK ),
    .I(\ioports16_1/_n0918 [6]),
    .O(\ioports16_1/dataout [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y50" ),
    .INIT ( 64'hAAAAAAAAC0C0EAC0 ))
  \ioports16_1/Mmux__n0918211  (
    .ADR4(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR3(\ioports16_1/Mmux__n09184121 ),
    .ADR5(\uart_1/statetx_12470 ),
    .ADR0(\ioports16_1/dataout [6]),
    .ADR2(\ioports16_1/datatoout<6>_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd3_12444 ),
    .O(\ioports16_1/_n0918 [6])
  );
  X_FF #(
    .LOC ( "SLICE_X26Y50" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_4  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_4/CLK ),
    .I(\ioports16_1/_n0918 [4]),
    .O(\ioports16_1/dataout [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y50" ),
    .INIT ( 64'hFF00FF00ECECEECC ))
  \ioports16_1/Mmux__n091841  (
    .ADR0(\ioports16_1/Mmux__n09184121 ),
    .ADR4(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR2(\ioports16_1/datatoout[8] ),
    .ADR3(\ioports16_1/dataout [4]),
    .ADR5(\uart_1/statetx_12470 ),
    .ADR1(N27),
    .O(\ioports16_1/_n0918 [4])
  );
  X_BUF   \ioports16_1/out8<2>/ioports16_1/out8<2>_DMUX_Delay  (
    .I(\ioports16_1/Mmux__n05141911_pack_12 ),
    .O(\ioports16_1/Mmux__n05141911 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 64'h5500000055000000 ))
  \ioports16_1/Mmux__n066429121  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR4(\uart_1/rxready_12496 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(1'b1),
    .O(\ioports16_1/Mmux__n06642912 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 32'hBBFFFFFF ))
  \ioports16_1/Mmux__n051419111  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/_n0430_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR4(\uart_1/rxready_12496 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .O(\ioports16_1/Mmux__n05141911_pack_12 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 1'b1 ))
  \ioports16_1/out8_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_2/CLK ),
    .I(\ioports16_1/_n0514 [2]),
    .O(\ioports16_1/out8 [2]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 64'hFEFCFAF0FAF0FAF0 ))
  \ioports16_1/Mmux__n05143011  (
    .ADR2(\ioports16_1/Mmux__n06642911 ),
    .ADR3(\ioports16_1/Mmux__n05141911 ),
    .ADR4(\ioports16_1/_n0430_0 ),
    .ADR0(\ioports16_1/out8 [2]),
    .ADR1(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_1/CLK ),
    .I(\ioports16_1/_n0514 [1]),
    .O(\ioports16_1/out8 [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 64'hF8F0F8F0880088F0 ))
  \ioports16_1/Mmux__n05143111  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out8 [1]),
    .ADR1(\uart_1/dout [1]),
    .ADR0(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_0/CLK ),
    .I(\ioports16_1/_n0514 [0]),
    .O(\ioports16_1/out8 [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y24" ),
    .INIT ( 64'hECCCECCCA000A0CC ))
  \ioports16_1/Mmux__n05143211  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR1(\ioports16_1/out8 [0]),
    .ADR0(\uart_1/dout [0]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_14/CLK ),
    .I(\ioports16_1/_n0514 [14]),
    .O(\ioports16_1/out8 [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 64'hF8FDF0F588880000 ))
  \ioports16_1/Mmux__n05141811  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0430_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/out8 [14]),
    .ADR1(\ioports16_1/byte1 [6]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 1'b1 ))
  \ioports16_1/out8_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_13/CLK ),
    .I(\ioports16_1/_n0514 [13]),
    .O(\ioports16_1/out8 [13]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 64'hFFF8FF88FFF0FF00 ))
  \ioports16_1/Mmux__n05141912  (
    .ADR3(\ioports16_1/Mmux__n06642911 ),
    .ADR2(\ioports16_1/Mmux__n05141911 ),
    .ADR5(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/out8 [13]),
    .ADR1(\ioports16_1/byte1 [5]),
    .ADR0(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_12/CLK ),
    .I(\ioports16_1/_n0514 [12]),
    .O(\ioports16_1/out8 [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 64'hFFFFC000C055C000 ))
  \ioports16_1/Mmux__n05142011  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0430_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out8 [12]),
    .ADR1(\ioports16_1/byte1 [4]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [12])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_11/CLK ),
    .I(\ioports16_1/_n0514 [11]),
    .O(\ioports16_1/out8 [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y24" ),
    .INIT ( 64'hFFFFC000C055C000 ))
  \ioports16_1/Mmux__n05142111  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0430_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out8 [11]),
    .ADR2(\ioports16_1/byte1 [3]),
    .ADR1(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outc_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outc_3/CLK ),
    .I(\ioports16_1/_n1094 [3]),
    .O(\ioports16_1/outc [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 64'hFF888B88FF000300 ))
  \ioports16_1/Mmux__n10942911  (
    .ADR4(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0398 ),
    .ADR2(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/outc [3]),
    .ADR0(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1094 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 1'b1 ))
  \ioports16_1/outc_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outc_2/CLK ),
    .I(\ioports16_1/_n1094 [2]),
    .O(\ioports16_1/outc [2]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 64'hFEFEFABAFABAFABA ))
  \ioports16_1/Mmux__n10943011  (
    .ADR3(\ioports16_1/Mmux__n066429131 ),
    .ADR1(\ioports16_1/_n0398 ),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .ADR2(\ioports16_1/outc [2]),
    .ADR4(\uart_1/dout [2]),
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n1094 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outc_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outc_1/CLK ),
    .I(\ioports16_1/_n1094 [1]),
    .O(\ioports16_1/outc [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 64'hECA0CC00FDA0DD00 ))
  \ioports16_1/Mmux__n10943111  (
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0398 ),
    .ADR5(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/outc [1]),
    .ADR4(\uart_1/dout [1]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1094 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outc_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outc_0/CLK ),
    .I(\ioports16_1/_n1094 [0]),
    .O(\ioports16_1/outc [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y35" ),
    .INIT ( 64'hECCCA000ECFFA000 ))
  \ioports16_1/Mmux__n10943211  (
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0398 ),
    .ADR5(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/outc [0]),
    .ADR0(\uart_1/dout [0]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1094 [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y18" ),
    .INIT ( 64'hFFF0FFF0F000F000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\dds_carrier_1/phasereg [6]),
    .ADR5(\ioports16_1/out8 [6]),
    .ADR3(datamod[6]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y18" ),
    .INIT ( 64'hFFCCFFCCCC00CC00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\dds_carrier_1/phasereg [5]),
    .ADR3(\ioports16_1/out8 [5]),
    .ADR5(\datamod<5>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_18  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_18/CLK ),
    .I(\ioports16_1/_n0514 [18]),
    .O(\ioports16_1/out8 [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 64'hFAF0F3F3AA000000 ))
  \ioports16_1/Mmux__n05141411  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0430_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/out8 [18]),
    .ADR3(\ioports16_1/byte2 [2]),
    .ADR0(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [18])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_17  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_17/CLK ),
    .I(\ioports16_1/_n0514 [17]),
    .O(\ioports16_1/out8 [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 64'hF888F8B8F000F030 ))
  \ioports16_1/Mmux__n05141511  (
    .ADR3(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out8 [17]),
    .ADR0(\ioports16_1/byte2 [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_16  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_16/CLK ),
    .I(\ioports16_1/_n0514 [16]),
    .O(\ioports16_1/out8 [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 64'hECA0FCB0A0A0B0B0 ))
  \ioports16_1/Mmux__n05141611  (
    .ADR0(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out8 [16]),
    .ADR5(\ioports16_1/byte2 [0]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [16])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_15/CLK ),
    .I(\ioports16_1/_n0514 [15]),
    .O(\ioports16_1/out8 [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y26" ),
    .INIT ( 64'hFFFFC000C055C000 ))
  \ioports16_1/Mmux__n05141711  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0430_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out8 [15]),
    .ADR1(\ioports16_1/byte1 [7]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [15])
  );
  X_BUF   \ioports16_1/datatoout<19>/ioports16_1/datatoout<19>_DMUX_Delay  (
    .I(N33_pack_5),
    .O(N33)
  );
  X_BUF   \ioports16_1/datatoout<19>/ioports16_1/datatoout<19>_BMUX_Delay  (
    .I(\ioports16_1/datatoout[20] ),
    .O(\ioports16_1/datatoout<20>_0 )
  );
  X_BUF   \ioports16_1/datatoout<19>/ioports16_1/datatoout<19>_AMUX_Delay  (
    .I(\ioports16_1/datatoout[18] ),
    .O(\ioports16_1/datatoout<18>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'h0F0F00000F0F0000 ))
  \DUV/block_192kHz/_n01161  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(clken192kHz_1_12702),
    .ADR4(reset_0),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/_n0116 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 32'hFFFF3333 ))
  \ioports16_1/state__n1165_SW0  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\uart_1/dout [3]),
    .ADR3(1'b1),
    .ADR4(reset_0),
    .O(N33_pack_5)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'h0000000000800000 ))
  \ioports16_1/state__n1165  (
    .ADR5(\uart_1/dout [6]),
    .ADR3(N33),
    .ADR0(\uart_1/dout [4]),
    .ADR2(\uart_1/rxready_12496 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR1(\uart_1/dout [5]),
    .O(\ioports16_1/_n1165 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_19  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_19/CLK ),
    .I(\ioports16_1/_n0471[13] ),
    .O(\ioports16_1/datatoout[19] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'h0000000A0000000A ))
  \ioports16_1/Mmux__n047121  (
    .ADR1(1'b1),
    .ADR2(\uart_1/dout [1]),
    .ADR4(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR0(btnr_IBUF_0),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0471[13] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 32'h0000000C ))
  \ioports16_1/Mmux__n047115  (
    .ADR1(btnu_IBUF_0),
    .ADR2(\uart_1/dout [1]),
    .ADR4(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR0(1'b1),
    .O(\ioports16_1/_n0471[12] )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_20  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_20/CLK ),
    .I(\ioports16_1/_n0471[12] ),
    .O(\ioports16_1/datatoout[20] ),
    .SSET(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_17  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_17/CLK ),
    .I(\ioports16_1/_n0471[15] ),
    .O(\ioports16_1/datatoout[17] ),
    .SSET(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 64'h0011000000110000 ))
  \ioports16_1/Mmux__n047141  (
    .ADR2(1'b1),
    .ADR1(\uart_1/dout [1]),
    .ADR0(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR4(btnl_IBUF_0),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0471[15] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 32'h00100010 ))
  \ioports16_1/Mmux__n047131  (
    .ADR2(btnd_IBUF_0),
    .ADR1(\uart_1/dout [1]),
    .ADR0(\uart_1/dout [2]),
    .ADR3(\uart_1/dout [0]),
    .ADR4(1'b1),
    .O(\ioports16_1/_n0471[14] )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y49" ),
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_18  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_18/CLK ),
    .I(\ioports16_1/_n0471[14] ),
    .O(\ioports16_1/datatoout[18] ),
    .SSET(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y17" ),
    .INIT ( 64'hFFFFCCCCCCCC0000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_carrier_1/phasereg [3]),
    .ADR5(\ioports16_1/out8 [3]),
    .ADR1(datamod[3]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y17" ),
    .INIT ( 64'hFAA0FAA0FAA0FAA0 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\dds_carrier_1/phasereg [1]),
    .ADR2(\ioports16_1/out8 [1]),
    .ADR0(datamod[1]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y50" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \ioports16_1/reset_inv1_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR4(reset_0),
    .O(\ioports16_1/reset_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_10/CLK ),
    .I(\ioports16_1/_n0514 [10]),
    .O(\ioports16_1/out8 [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 64'hFFA0A0A0FF330000 ))
  \ioports16_1/Mmux__n05142211  (
    .ADR3(\ioports16_1/Mmux__n051410111 ),
    .ADR5(\ioports16_1/_n0430_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out8 [10]),
    .ADR0(\ioports16_1/byte1 [2]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 1'b1 ))
  \ioports16_1/out8_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_9/CLK ),
    .I(\ioports16_1/_n0514 [9]),
    .O(\ioports16_1/out8 [9]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 64'hFFEAEAEAEAEAEAEA ))
  \ioports16_1/Mmux__n05142311  (
    .ADR0(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/Mmux__n05141911 ),
    .ADR4(\ioports16_1/_n0430_0 ),
    .ADR2(\ioports16_1/out8 [9]),
    .ADR5(\ioports16_1/byte1 [1]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_8/CLK ),
    .I(\ioports16_1/_n0514 [8]),
    .O(\ioports16_1/out8 [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 64'hEAC0EFC0AA00AF00 ))
  \ioports16_1/Mmux__n05142411  (
    .ADR0(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out8 [8]),
    .ADR1(\ioports16_1/byte1 [0]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_7/CLK ),
    .I(\ioports16_1/_n0514 [7]),
    .O(\ioports16_1/out8 [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y23" ),
    .INIT ( 64'hFFC0FF00D1C01100 ))
  \ioports16_1/Mmux__n05142511  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0430_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out8 [7]),
    .ADR2(\uart_1/dout [7]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [7])
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1/DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_pack_2 ),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In ),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y61" ),
    .INIT ( 64'hCCCCFFCCCCCCFFCC ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/n0027 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y61" ),
    .INIT ( 32'h00220022 ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In1  (
    .ADR2(1'b1),
    .ADR0(clken48kHz_1_12560),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2-In ),
    .O(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_pack_2 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y61" ),
    .INIT ( 64'h0000000400000000 ))
  \DUV/block_48kHz/seqmult_LmR/n0027<7>  (
    .ADR5(\DUV/block_48kHz/seqmult_LmR/Q [2]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [0]),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/Q [1]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/Q [3]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/Q [4]),
    .ADR0(N37),
    .O(\DUV/block_48kHz/seqmult_LmR/n0027 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<7>/DUV/interpol4x_LmR/r1<7>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [7]),
    .O(\DUV/interpol4x_LmR/r2<7>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<7>/DUV/interpol4x_LmR/r1<7>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [6]),
    .O(\DUV/interpol4x_LmR/r2<6>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<7>/DUV/interpol4x_LmR/r1<7>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [5]),
    .O(\DUV/interpol4x_LmR/r2<5>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<7>/DUV/interpol4x_LmR/r1<7>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [4]),
    .O(\DUV/interpol4x_LmR/r2<4>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_7  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_7/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_7/IN ),
    .O(\DUV/interpol4x_LmR/r1 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [7]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<7>_rt_6627 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_7  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_7/CLK ),
    .I(\DUV/interpol4x_LmR/r1<7>_rt_6627 ),
    .O(\DUV/interpol4x_LmR/r2 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_6  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_6/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_6/IN ),
    .O(\DUV/interpol4x_LmR/r1 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [6]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<6>_rt_6640 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_6  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_6/CLK ),
    .I(\DUV/interpol4x_LmR/r1<6>_rt_6640 ),
    .O(\DUV/interpol4x_LmR/r2 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_5  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_5/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_5/IN ),
    .O(\DUV/interpol4x_LmR/r1 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [5]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<5>_rt_6632 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_5  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_5/CLK ),
    .I(\DUV/interpol4x_LmR/r1<5>_rt_6632 ),
    .O(\DUV/interpol4x_LmR/r2 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_4  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_4/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_4/IN ),
    .O(\DUV/interpol4x_LmR/r1 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [4]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<4>_rt_6642 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y55" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_4  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_4/CLK ),
    .I(\DUV/interpol4x_LmR/r1<4>_rt_6642 ),
    .O(\DUV/interpol4x_LmR/r2 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y51" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd8/CLK ),
    .I(\NlwBufferSignal_ioports16_1/state_FSM_FFd8/IN ),
    .O(\ioports16_1/state_FSM_FFd8_12783 ),
    .SRST(\ioports16_1/ready_0_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y53" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \clken48k192k/clken48kHz<10>_SW0  (
    .ADR1(\clken48k192k/clkdivcount [0]),
    .ADR4(\clken48k192k/clkdivcount [9]),
    .ADR2(\clken48k192k/clkdivcount [4]),
    .ADR5(\clken48k192k/clkdivcount [2]),
    .ADR0(\clken48k192k/clkdivcount [3]),
    .ADR3(\clken48k192k/clkdivcount [10]),
    .O(N11)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y53" ),
    .INIT ( 1'b0 ))
  clken48kHz_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken48kHz_1/CLK ),
    .I(clken48kHz_c),
    .O(clken48kHz_1_12560),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y53" ),
    .INIT ( 64'h0000000000000100 ))
  \clken48k192k/clken48kHz<10>  (
    .ADR3(\clken48k192k/clkdivcount [5]),
    .ADR0(\clken48k192k/clkdivcount [7]),
    .ADR2(\clken48k192k/clkdivcount [8]),
    .ADR1(\clken48k192k/clkdivcount [6]),
    .ADR4(\clken48k192k/clkdivcount [1]),
    .ADR5(N11),
    .O(clken48kHz_c)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y53" ),
    .INIT ( 64'hFFFFFFFFFFFFFFCC ))
  \clken48k192k/clken192kHz<8>_SW0  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\clken48k192k/clkdivcount [0]),
    .ADR5(\clken48k192k/clkdivcount [4]),
    .ADR1(\clken48k192k/clkdivcount [2]),
    .ADR4(\clken48k192k/clkdivcount [3]),
    .O(N13)
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y53" ),
    .INIT ( 1'b0 ))
  clken192kHz_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_clken192kHz_1/CLK ),
    .I(clken192kHz_c),
    .O(clken192kHz_1_12702),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y53" ),
    .INIT ( 64'h0000000200000000 ))
  \clken48k192k/clken192kHz<8>  (
    .ADR5(\clken48k192k/clkdivcount [8]),
    .ADR0(\clken48k192k/clkdivcount [5]),
    .ADR2(\clken48k192k/clkdivcount [7]),
    .ADR3(\clken48k192k/clkdivcount [6]),
    .ADR1(\clken48k192k/clkdivcount [1]),
    .ADR4(N13),
    .O(clken192kHz_c)
  );
  X_BUF   \DUV/interpol4x_LmR/r1<3>/DUV/interpol4x_LmR/r1<3>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [3]),
    .O(\DUV/interpol4x_LmR/r2<3>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<3>/DUV/interpol4x_LmR/r1<3>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [2]),
    .O(\DUV/interpol4x_LmR/r2<2>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<3>/DUV/interpol4x_LmR/r1<3>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [1]),
    .O(\DUV/interpol4x_LmR/r2<1>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<3>/DUV/interpol4x_LmR/r1<3>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [0]),
    .O(\DUV/interpol4x_LmR/r2<0>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_3  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_3/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_3/IN ),
    .O(\DUV/interpol4x_LmR/r1 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [3]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<3>_rt_6605 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_3  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_3/CLK ),
    .I(\DUV/interpol4x_LmR/r1<3>_rt_6605 ),
    .O(\DUV/interpol4x_LmR/r2 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_2  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_2/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_2/IN ),
    .O(\DUV/interpol4x_LmR/r1 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [2]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<2>_rt_6618 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_2  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_2/CLK ),
    .I(\DUV/interpol4x_LmR/r1<2>_rt_6618 ),
    .O(\DUV/interpol4x_LmR/r2 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_1  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_1/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_1/IN ),
    .O(\DUV/interpol4x_LmR/r1 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [1]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<1>_rt_6610 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_1  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_1/CLK ),
    .I(\DUV/interpol4x_LmR/r1<1>_rt_6610 ),
    .O(\DUV/interpol4x_LmR/r2 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_0  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_0/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_0/IN ),
    .O(\DUV/interpol4x_LmR/r1 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [0]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<0>_rt_6620 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y54" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_0  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_0/CLK ),
    .I(\DUV/interpol4x_LmR/r1<0>_rt_6620 ),
    .O(\DUV/interpol4x_LmR/r2 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \ioports16_1/state_FSM_FFd3/ioports16_1/state_FSM_FFd3_AMUX_Delay  (
    .I(\ioports16_1/ready_0 ),
    .O(\ioports16_1/ready_0_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd3/CLK ),
    .I(\NlwBufferSignal_ioports16_1/state_FSM_FFd3/IN ),
    .O(\ioports16_1/state_FSM_FFd3_12444 ),
    .SRST(\ioports16_1/ready_2 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 64'hFFFF0F0FFFFF0F0F ))
  \ioports16_1/ready_21  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(reset_0),
    .ADR2(\uart_1/statetx_12470 ),
    .ADR5(1'b1),
    .O(\ioports16_1/ready_2 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 32'hFFFFF0F0 ))
  \ioports16_1/ready_01  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(reset_0),
    .ADR2(\uart_1/statetx_12470 ),
    .O(\ioports16_1/ready_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<17>/DUV/interpol4x_LmR/r1<17>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [17]),
    .O(\DUV/interpol4x_LmR/r2<17>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<17>/DUV/interpol4x_LmR/r1<17>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [16]),
    .O(\DUV/interpol4x_LmR/r2<16>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y58" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_17  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_17/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_17/IN ),
    .O(\DUV/interpol4x_LmR/r1 [17]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y58" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [17]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<17>_rt_6669 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y58" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_17  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_17/CLK ),
    .I(\DUV/interpol4x_LmR/r1<17>_rt_6669 ),
    .O(\DUV/interpol4x_LmR/r2 [17]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y58" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_16  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_16/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_16/IN ),
    .O(\DUV/interpol4x_LmR/r1 [16]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y58" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [16]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<16>_rt_6670 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y58" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_16  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_16/CLK ),
    .I(\DUV/interpol4x_LmR/r1<16>_rt_6670 ),
    .O(\DUV/interpol4x_LmR/r2 [16]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \DUV/interpol4x_LmR/r1<11>/DUV/interpol4x_LmR/r1<11>_DMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [11]),
    .O(\DUV/interpol4x_LmR/r2<11>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<11>/DUV/interpol4x_LmR/r1<11>_CMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [10]),
    .O(\DUV/interpol4x_LmR/r2<10>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<11>/DUV/interpol4x_LmR/r1<11>_BMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [9]),
    .O(\DUV/interpol4x_LmR/r2<9>_0 )
  );
  X_BUF   \DUV/interpol4x_LmR/r1<11>/DUV/interpol4x_LmR/r1<11>_AMUX_Delay  (
    .I(\DUV/interpol4x_LmR/r2 [8]),
    .O(\DUV/interpol4x_LmR/r2<8>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_11  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_11/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_11/IN ),
    .O(\DUV/interpol4x_LmR/r1 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [11]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<11>_rt_6649 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_11  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_11/CLK ),
    .I(\DUV/interpol4x_LmR/r1<11>_rt_6649 ),
    .O(\DUV/interpol4x_LmR/r2 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_10  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_10/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_10/IN ),
    .O(\DUV/interpol4x_LmR/r1 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [10]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<10>_rt_6662 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_10  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_10/CLK ),
    .I(\DUV/interpol4x_LmR/r1<10>_rt_6662 ),
    .O(\DUV/interpol4x_LmR/r2 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_9  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_9/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_9/IN ),
    .O(\DUV/interpol4x_LmR/r1 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [9]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<9>_rt_6654 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_9  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_9/CLK ),
    .I(\DUV/interpol4x_LmR/r1<9>_rt_6654 ),
    .O(\DUV/interpol4x_LmR/r2 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r1_8  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r1_8/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LmR/r1_8/IN ),
    .O(\DUV/interpol4x_LmR/r1 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LmR/r1<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LmR/r1 [8]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LmR/r1<8>_rt_6664 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y56" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LmR/r2_8  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LmR/r2_8/CLK ),
    .I(\DUV/interpol4x_LmR/r1<8>_rt_6664 ),
    .O(\DUV/interpol4x_LmR/r2 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_7  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_7/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_7/IN ),
    .O(\uart_1/dout [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_6  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_6/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_6/IN ),
    .O(\uart_1/dout [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_5  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_5/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_5/IN ),
    .O(\uart_1/dout [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_4  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_4/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_4/IN ),
    .O(\uart_1/dout [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_7  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_7/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_7/IN ),
    .O(\ioports16_1/byte1 [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_6  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_6/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_6/IN ),
    .O(\ioports16_1/byte1 [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_5  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_5/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_5/IN ),
    .O(\ioports16_1/byte1 [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_4  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_4/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_4/IN ),
    .O(\ioports16_1/byte1 [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_7  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_7/CLK ),
    .I(\ioports16_1/_n0918 [7]),
    .O(\ioports16_1/dataout [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hFFD5FFC000C000C0 ))
  \ioports16_1/Mmux__n0918111  (
    .ADR0(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR4(\ioports16_1/Mmux__n09184121 ),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR5(\ioports16_1/dataout [7]),
    .ADR1(\ioports16_1/datatoout[7] ),
    .ADR2(\ioports16_1/state_FSM_FFd3_12444 ),
    .O(\ioports16_1/_n0918 [7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hAFAFA0A0A0A0A0A0 ))
  \ioports16_1/Mmux__n091831_SW0  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR4(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR5(\ioports16_1/datatoout[8] ),
    .ADR0(\ioports16_1/datatoout[5] ),
    .O(N31)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_5  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_5/CLK ),
    .I(\ioports16_1/_n0918 [5]),
    .O(\ioports16_1/dataout [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y51" ),
    .INIT ( 64'hFFFF0000FF44FF00 ))
  \ioports16_1/Mmux__n091831  (
    .ADR2(1'b1),
    .ADR5(\uart_1/statetx_12470 ),
    .ADR1(\ioports16_1/Mmux__n09184121 ),
    .ADR4(\ioports16_1/dataout [5]),
    .ADR0(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR3(N31),
    .O(\ioports16_1/_n0918 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_7/CLK ),
    .I(\ioports16_1/_n0776 [7]),
    .O(\ioports16_1/out9 [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 64'hFDF1CC00F1F10000 ))
  \ioports16_1/Mmux__n07762511  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0394_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out9 [7]),
    .ADR3(\uart_1/dout [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 1'b1 ))
  \ioports16_1/out9_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_6/CLK ),
    .I(\ioports16_1/_n0776 [6]),
    .O(\ioports16_1/out9 [6]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 64'hFFFBFCF0FBFBF0F0 ))
  \ioports16_1/Mmux__n07762611  (
    .ADR0(\ioports16_1/Mmux__n066429131 ),
    .ADR1(\ioports16_1/_n0394_0 ),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .ADR4(\ioports16_1/out9 [6]),
    .ADR3(\uart_1/dout [6]),
    .ADR2(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n0776 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_5/CLK ),
    .I(\ioports16_1/_n0776 [5]),
    .O(\ioports16_1/out9 [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 64'hEAAAEAAAC000E222 ))
  \ioports16_1/Mmux__n07762711  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0394_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR0(\ioports16_1/out9 [5]),
    .ADR3(\uart_1/dout [5]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_4/CLK ),
    .I(\ioports16_1/_n0776 [4]),
    .O(\ioports16_1/out9 [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y25" ),
    .INIT ( 64'hFCF0F0F0CC005050 ))
  \ioports16_1/Mmux__n07762811  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0394_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out9 [4]),
    .ADR1(\uart_1/dout [4]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [4])
  );
  X_BUF   \ioports16_1/state_FSM_FFd13/ioports16_1/state_FSM_FFd13_DMUX_Delay  (
    .I(\ioports16_1/state_FSM_FFd15-In1_pack_7 ),
    .O(\ioports16_1/state_FSM_FFd15-In1_14364 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y37" ),
    .INIT ( 64'hFF000000FF000000 ))
  \ioports16_1/state_FSM_FFd13-In_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\uart_1/rxready_12496 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(1'b1),
    .O(N35)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y37" ),
    .INIT ( 32'hFDF0FFF0 ))
  \ioports16_1/state_FSM_FFd15-In1  (
    .ADR1(\uart_1/dout [6]),
    .ADR0(\uart_1/dout [5]),
    .ADR2(\ioports16_1/state_FSM_FFd1_12618 ),
    .ADR4(\uart_1/rxready_12496 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .O(\ioports16_1/state_FSM_FFd15-In1_pack_7 )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y37" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd13/CLK ),
    .I(\ioports16_1/state_FSM_FFd13-In_6777 ),
    .O(\ioports16_1/state_FSM_FFd13_12605 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y37" ),
    .INIT ( 64'hF2F02200F0F00000 ))
  \ioports16_1/state_FSM_FFd13-In  (
    .ADR0(\uart_1/dout [4]),
    .ADR3(\uart_1/dout [5]),
    .ADR1(\uart_1/dout [6]),
    .ADR4(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR5(N35),
    .ADR2(\uart_1/statetx_12470 ),
    .O(\ioports16_1/state_FSM_FFd13-In_6777 )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y37" ),
    .INIT ( 1'b1 ))
  \ioports16_1/state_FSM_FFd15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd15/CLK ),
    .I(\ioports16_1/state_FSM_FFd15-In ),
    .O(\ioports16_1/state_FSM_FFd15_12614 ),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y37" ),
    .INIT ( 64'hFAFAFEFAAAAAEEAA ))
  \ioports16_1/state_FSM_FFd15-In2  (
    .ADR2(\ioports16_1/state_FSM_FFd2_12443 ),
    .ADR5(\uart_1/statetx_12470 ),
    .ADR4(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR3(\uart_1/rxready_12496 ),
    .ADR1(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR0(\ioports16_1/state_FSM_FFd15-In1_14364 ),
    .O(\ioports16_1/state_FSM_FFd15-In )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hAAAAFAAA00005000 ))
  \ioports16_1/Mmux__n091851_SW0  (
    .ADR1(1'b1),
    .ADR2(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR3(\ioports16_1/datatoout[19] ),
    .ADR0(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR4(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR5(\ioports16_1/datatoout[3] ),
    .O(N29)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_3  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_3/CLK ),
    .I(\ioports16_1/_n0918 [3]),
    .O(\ioports16_1/dataout [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hFFFF00FFFF0C0000 ))
  \ioports16_1/Mmux__n091851  (
    .ADR0(1'b1),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR1(\ioports16_1/Mmux__n09184121 ),
    .ADR4(\ioports16_1/dataout [3]),
    .ADR2(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR5(N29),
    .O(\ioports16_1/_n0918 [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hF0F000CCF0F00000 ))
  \ioports16_1/Mmux__n091861_SW0  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/datatoout<18>_0 ),
    .ADR5(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR4(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR2(\ioports16_1/datatoout[2] ),
    .O(N25)
  );
  X_FF #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_2  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_2/CLK ),
    .I(\ioports16_1/_n0918 [2]),
    .O(\ioports16_1/dataout [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y50" ),
    .INIT ( 64'hFFFFFFB00000FF80 ))
  \ioports16_1/Mmux__n091861  (
    .ADR2(\ioports16_1/Mmux__n09184121 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR0(\ioports16_1/datatoout[8] ),
    .ADR5(\ioports16_1/dataout [2]),
    .ADR4(\uart_1/statetx_12470 ),
    .ADR3(N25),
    .O(\ioports16_1/_n0918 [2])
  );
  X_BUF   \ioports16_1/state_FSM_FFd4/ioports16_1/state_FSM_FFd4_DMUX_Delay  (
    .I(\ioports16_1/state_FSM_FFd5-In1 ),
    .O(\ioports16_1/state_FSM_FFd5-In1_0 )
  );
  X_BUF   \ioports16_1/state_FSM_FFd4/ioports16_1/state_FSM_FFd4_AMUX_Delay  (
    .I(\ioports16_1/state_FSM_FFd3-In1 ),
    .O(\ioports16_1/state_FSM_FFd3-In1_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd4/CLK ),
    .I(\ioports16_1/state_FSM_FFd4-In1 ),
    .O(\ioports16_1/state_FSM_FFd4_12442 ),
    .SRST(\ioports16_1/ready_0_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 64'hFFFFCCCCFFFFCCCC ))
  \ioports16_1/state_FSM_FFd4-In11  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/state_FSM_FFd4_12442 ),
    .ADR1(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR5(1'b1),
    .O(\ioports16_1/state_FSM_FFd4-In1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 32'hFCFCFCFC ))
  \ioports16_1/state_FSM_FFd5-In11  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\ioports16_1/state_FSM_FFd6_12634 ),
    .ADR3(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd5_12599 ),
    .O(\ioports16_1/state_FSM_FFd5-In1 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \ioports16_1/state_state[5]_enout_Select_143_o3  (
    .ADR4(\ioports16_1/state_FSM_FFd8_12783 ),
    .ADR0(\ioports16_1/state_FSM_FFd6_12634 ),
    .ADR2(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR3(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR5(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR1(\ioports16_1/state_FSM_FFd7_12606 ),
    .O(\ioports16_1/state_state[5]_enout_Select_143_o2_14324 )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd2/CLK ),
    .I(\ioports16_1/state_FSM_FFd2-In1 ),
    .O(\ioports16_1/state_FSM_FFd2_12443 ),
    .SRST(\ioports16_1/ready_0_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 64'hFFFFAAAAFFFFAAAA ))
  \ioports16_1/state_FSM_FFd2-In11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\ioports16_1/state_FSM_FFd2_12443 ),
    .ADR0(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR5(1'b1),
    .O(\ioports16_1/state_FSM_FFd2-In1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y52" ),
    .INIT ( 32'hEEEEEEEE ))
  \ioports16_1/state_FSM_FFd3-In11  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd4_12442 ),
    .ADR3(1'b1),
    .ADR0(\ioports16_1/state_FSM_FFd3_12444 ),
    .O(\ioports16_1/state_FSM_FFd3-In1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y53" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd5/CLK ),
    .I(\NlwBufferSignal_ioports16_1/state_FSM_FFd5/IN ),
    .O(\ioports16_1/state_FSM_FFd5_12599 ),
    .SRST(\ioports16_1/ready_2 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_3/CLK ),
    .I(\ioports16_1/_n0776 [3]),
    .O(\ioports16_1/out9 [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 64'hFBAAF100F100F100 ))
  \ioports16_1/Mmux__n07762911  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0394_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out9 [3]),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_2/CLK ),
    .I(\ioports16_1/_n0776 [2]),
    .O(\ioports16_1/out9 [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 64'hEAEAC0F0C0C0C0F0 ))
  \ioports16_1/Mmux__n07763011  (
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0394_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out9 [2]),
    .ADR0(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_1/CLK ),
    .I(\ioports16_1/_n0776 [1]),
    .O(\ioports16_1/out9 [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 64'hFAF0F0F0BA101010 ))
  \ioports16_1/Mmux__n07763111  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0394_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out9 [1]),
    .ADR4(\uart_1/dout [1]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out9_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out9_0/CLK ),
    .I(\ioports16_1/_n0776 [0]),
    .O(\ioports16_1/out9 [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y25" ),
    .INIT ( 64'hFFC0FF00D1C01100 ))
  \ioports16_1/Mmux__n07763211  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0394_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out9 [0]),
    .ADR4(\uart_1/dout [0]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0776 [0])
  );
  X_BUF   \ioports16_1/state_FSM_FFd1/ioports16_1/state_FSM_FFd1_CMUX_Delay  (
    .I(\ioports16_1/_n0394 ),
    .O(\ioports16_1/_n0394_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y36" ),
    .INIT ( 64'h1000100010001000 ))
  \ioports16_1/_n0398<3>1  (
    .ADR4(1'b1),
    .ADR0(\ioports16_1/address [0]),
    .ADR2(\ioports16_1/address [3]),
    .ADR3(\ioports16_1/address [2]),
    .ADR1(\ioports16_1/address [1]),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0398 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X28Y36" ),
    .INIT ( 32'h00200020 ))
  \ioports16_1/_n0394<3>1  (
    .ADR4(1'b1),
    .ADR0(\ioports16_1/address [0]),
    .ADR2(\ioports16_1/address [3]),
    .ADR3(\ioports16_1/address [2]),
    .ADR1(\ioports16_1/address [1]),
    .O(\ioports16_1/_n0394 )
  );
  X_SFF #(
    .LOC ( "SLICE_X28Y36" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd1/CLK ),
    .I(\NlwBufferSignal_ioports16_1/state_FSM_FFd1/IN ),
    .O(\ioports16_1/state_FSM_FFd1_12618 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y36" ),
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \ioports16_1/state_state[5]_enout_Select_143_o1  (
    .ADR0(\ioports16_1/state_FSM_FFd11_12498 ),
    .ADR1(\ioports16_1/state_FSM_FFd9_13967 ),
    .ADR2(\ioports16_1/state_FSM_FFd14_12544 ),
    .ADR3(\ioports16_1/state_FSM_FFd1_12618 ),
    .ADR5(\ioports16_1/state_FSM_FFd12_12545 ),
    .ADR4(\ioports16_1/state_FSM_FFd10_12497 ),
    .O(\ioports16_1/state_state[5]_enout_Select_143_o )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_B<4>/DUV/block_192kHz/seqmult_LI_M/reg_B<4>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B<3>_pack_6 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [3])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_B<4>/DUV/block_192kHz/seqmult_LI_M/reg_B<4>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B<1>_pack_4 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [1])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_M/reg_B<4>/DUV/block_192kHz/seqmult_LI_M/reg_B<4>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv_pack_3 ),
    .O(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \DUV/block_192kHz/seqmult_LI_M/mux411  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/fa_sum<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 32'hFC30FC30 ))
  \DUV/block_192kHz/seqmult_LI_M/mux311  (
    .ADR0(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_B [4]),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B<3>_pack_6 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 64'hFC0CFC0CFC0CFC0C ))
  \DUV/block_192kHz/seqmult_LI_M/mux211  (
    .ADR0(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [2]),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/reg_B [3]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 32'hFAFA0A0A ))
  \DUV/block_192kHz/seqmult_LI_M/mux1111  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_B [2]),
    .ADR3(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B<1>_pack_4 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_B_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 64'hFCFC3030FCFC3030 ))
  \DUV/block_192kHz/seqmult_LI_M/mux111  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [0]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/reg_B [1]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y35" ),
    .INIT ( 32'h33CC33CC ))
  \DUV/block_192kHz/seqmult_LI_M/_n0111_inv1  (
    .ADR0(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_M/_n0111_inv_pack_3 )
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_7  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_7/IN ),
    .O(\DUV/block_192kHz/FMout [7]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_6  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_6/IN ),
    .O(\DUV/block_192kHz/FMout [6]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_5  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_5/IN ),
    .O(\DUV/block_192kHz/FMout [5]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_4  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_4/IN ),
    .O(\DUV/block_192kHz/FMout [4]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y22" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y22" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y22" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y22" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_B<6>/DUV/block_192kHz/seqmult_LI_R/reg_B<6>_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B<4>_pack_9 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [4])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_B<6>/DUV/block_192kHz/seqmult_LI_R/reg_B<6>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B<5>_pack_7 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [5])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_B<6>/DUV/block_192kHz/seqmult_LI_R/reg_B<6>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv_pack_5 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_B<6>/DUV/block_192kHz/seqmult_LI_R/reg_B<6>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_6/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<6> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 64'hFF33CC00FF33CC00 ))
  \DUV/block_192kHz/seqmult_LI_R/mux611  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [6]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B [7]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 32'hE2E2E2E2 ))
  \DUV/block_192kHz/seqmult_LI_R/mux411  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [4]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_B [5]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_4/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<4> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B<4>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_3/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<3> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 64'hFF00F0F0FF00F0F0 ))
  \DUV/block_192kHz/seqmult_LI_R/mux311  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [3]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B [4]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 32'hCCCCAAAA ))
  \DUV/block_192kHz/seqmult_LI_R/mux511  (
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [5]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [6]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_5/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<5> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B<5>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<2> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 64'hCACACACACACACACA ))
  \DUV/block_192kHz/seqmult_LI_R/mux211  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [2]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [3]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 32'h0F0FF0F0 ))
  \DUV/block_192kHz/seqmult_LI_R/_n0111_inv1  (
    .ADR0(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv_pack_5 )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<1> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 64'hCACACACACACACACA ))
  \DUV/block_192kHz/seqmult_LI_R/mux1111  (
    .ADR4(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [1]),
    .ADR3(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_B [2]),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 32'hFFF00F00 ))
  \DUV/block_192kHz/seqmult_LI_R/mux111  (
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [0]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B [1]),
    .ADR0(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_0/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<0> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y36" ),
    .INIT ( 1'b1 ))
  \DUV/block_192kHz/start_FMout  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/start_FMout/CLK ),
    .I(\DUV/block_192kHz/start_FMout_glue_rst_5433 ),
    .O(\DUV/block_192kHz/start_FMout_12693 ),
    .SSET(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y36" ),
    .INIT ( 64'h00C0000000D50000 ))
  \DUV/block_192kHz/start_FMout_glue_rst  (
    .ADR3(reset_0),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR4(\DUV/block_192kHz/start_FMout_12693 ),
    .ADR2(\DUV/block_192kHz/flag_sine_38_12524 ),
    .ADR1(\DUV/block_192kHz/flag_sine_19_12525 ),
    .O(\DUV/block_192kHz/start_FMout_glue_rst_5433 )
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_4/CLK ),
    .I(\dds_carrier_1/_n0029 [4]),
    .O(datasine[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 64'hC2E00E2C3D5FF9D2 ))
  \dds_carrier_1/Mram_sineLUT41  (
    .ADR5(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [14]),
    .ADR4(\dds_carrier_1/phasereg [18]),
    .ADR2(\dds_carrier_1/phasereg [16]),
    .ADR0(\dds_carrier_1/phasereg [15]),
    .ADR3(\dds_carrier_1/phasereg [17]),
    .O(\dds_carrier_1/_n0029 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_3/CLK ),
    .I(\dds_carrier_1/_n0029 [3]),
    .O(datasine[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 64'h564595A9A9691958 ))
  \dds_carrier_1/Mram_sineLUT31  (
    .ADR0(\dds_carrier_1/phasereg [19]),
    .ADR1(\dds_carrier_1/phasereg [16]),
    .ADR2(\dds_carrier_1/phasereg [14]),
    .ADR3(\dds_carrier_1/phasereg [18]),
    .ADR5(\dds_carrier_1/phasereg [15]),
    .ADR4(\dds_carrier_1/phasereg [17]),
    .O(\dds_carrier_1/_n0029 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_2/CLK ),
    .I(\dds_carrier_1/_n0029 [2]),
    .O(datasine[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 64'hDA2DC1B6BC70876A ))
  \dds_carrier_1/Mram_sineLUT21  (
    .ADR3(\dds_carrier_1/phasereg [18]),
    .ADR5(\dds_carrier_1/phasereg [16]),
    .ADR2(\dds_carrier_1/phasereg [19]),
    .ADR4(\dds_carrier_1/phasereg [17]),
    .ADR0(\dds_carrier_1/phasereg [14]),
    .ADR1(\dds_carrier_1/phasereg [15]),
    .O(\dds_carrier_1/_n0029 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 1'b0 ))
  \dds_carrier_1/outsine_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_dds_carrier_1/outsine_1/CLK ),
    .I(\dds_carrier_1/_n0029 [1]),
    .O(datasine[1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y8" ),
    .INIT ( 64'h70FADC943577EBC0 ))
  \dds_carrier_1/Mram_sineLUT111  (
    .ADR4(\dds_carrier_1/phasereg [17]),
    .ADR1(\dds_carrier_1/phasereg [15]),
    .ADR5(\dds_carrier_1/phasereg [16]),
    .ADR3(\dds_carrier_1/phasereg [18]),
    .ADR0(\dds_carrier_1/phasereg [14]),
    .ADR2(\dds_carrier_1/phasereg [19]),
    .O(\dds_carrier_1/_n0029 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X18Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_15  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_15/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [15]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_14  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_14/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [14]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_13  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_13/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [13]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_12  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_12/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [12]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y21" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/start_loadA_AND_81_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_Bi [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_15  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_14  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_13  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_A_12  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_A [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/_n0106/DUV/block_192kHz/_n0106_DMUX_Delay  (
    .I(\DUV/block_192kHz/flag_sine_19_pack_1 ),
    .O(\DUV/block_192kHz/flag_sine_19_12525 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 64'hF0A0F0F0F0A0F0F0 ))
  \DUV/block_192kHz/_n01061  (
    .ADR1(1'b1),
    .ADR2(reset_0),
    .ADR4(\DUV/block_192kHz/flag_ready_19_12626 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/_n0106 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 32'h0C5D0C0C ))
  \DUV/block_192kHz/flag_sine_19_glue_set  (
    .ADR1(\DUV/block_192kHz/flag_sine_19_12525 ),
    .ADR2(reset_0),
    .ADR4(\DUV/block_192kHz/flag_ready_19_12626 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR0(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .O(\DUV/block_192kHz/flag_sine_19_glue_set_5615 )
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_sine_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/flag_sine_19/CLK ),
    .I(\DUV/block_192kHz/flag_sine_19_glue_set_5615 ),
    .O(\DUV/block_192kHz/flag_sine_19_pack_1 ),
    .SRST(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_11  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_11/IN ),
    .O(\DUV/block_192kHz/FMout [11]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_10  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_10/IN ),
    .O(\DUV/block_192kHz/FMout [10]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_9  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_9/IN ),
    .O(\DUV/block_192kHz/FMout [9]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_8  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_8/IN ),
    .O(\DUV/block_192kHz/FMout [8]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Bi_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_M/reg_Bi_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_M/start_loadA_AND_68_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_M/reg_Bi [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/_n0110/DUV/block_192kHz/_n0110_CMUX_Delay  (
    .I(\DUV/block_192kHz/flag_sine_38_pack_1 ),
    .O(\DUV/block_192kHz/flag_sine_38_12524 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y38" ),
    .INIT ( 64'hF0F0C0F0F0F0C0F0 ))
  \DUV/block_192kHz/_n01101  (
    .ADR0(1'b1),
    .ADR2(reset_0),
    .ADR3(\DUV/block_192kHz/flag_ready_38_12629 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/_n0110 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y38" ),
    .INIT ( 32'h0A0A3B0A ))
  \DUV/block_192kHz/flag_sine_38_glue_set  (
    .ADR0(\DUV/block_192kHz/flag_sine_38_12524 ),
    .ADR2(reset_0),
    .ADR3(\DUV/block_192kHz/flag_ready_38_12629 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .O(\DUV/block_192kHz/flag_sine_38_glue_set_5685 )
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_sine_38  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/flag_sine_38/CLK ),
    .I(\DUV/block_192kHz/flag_sine_38_glue_set_5685 ),
    .O(\DUV/block_192kHz/flag_sine_38_pack_1 ),
    .SRST(\DUV/block_192kHz/flag_sine_38_flag_sine_19_AND_110_o ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1/DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_pack_2 ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 )
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y25" ),
    .INIT ( 64'hCCCCFFCCCCCCFFCC ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/n0027 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y25" ),
    .INIT ( 32'h00220022 ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In1  (
    .ADR2(1'b1),
    .ADR0(\DUV/block_192kHz/start_FMout_12693 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_12665 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In )
  );
  X_SFF #(
    .LOC ( "SLICE_X19Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2-In ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2_pack_2 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y25" ),
    .INIT ( 64'h0000000400000000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/n0027<7>  (
    .ADR5(\DUV/block_192kHz/seqmult_LI_FMout/Q [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/Q [1]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/Q [2]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/Q [4]),
    .ADR4(N45_0),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/n0027 )
  );
  X_BUF   \DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o/DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o_AMUX_Delay  (
    .I(\DUV/block_192kHz/flag_ready_19_pack_1 ),
    .O(\DUV/block_192kHz/flag_ready_19_12626 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y36" ),
    .INIT ( 64'h00000C0C00000C0C ))
  \DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR1(\DUV/block_192kHz/flag_ready_19_12626 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y36" ),
    .INIT ( 32'hFFFFF0F0 ))
  \DUV/block_192kHz/flag_ready_19_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2_12625 ),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1_12238 ),
    .O(\DUV/block_192kHz/flag_ready_19_rstpot_5608 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_ready_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/flag_ready_19/CLK ),
    .I(\DUV/block_192kHz/flag_ready_19_rstpot_5608 ),
    .O(\DUV/block_192kHz/flag_ready_19_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_FMout/reg_B<8>/DUV/block_192kHz/seqmult_LI_FMout/reg_B<8>_DMUX_Delay  (
    .I(N45),
    .O(N45_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_FMout/reg_B_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_FMout/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_8/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<8> ),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 64'hFF000000FF000000 ))
  \DUV/block_192kHz/seqmult_LI_FMout/mux811  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1_12534 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_FMout/fa_sum<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_FMout/reg_B[8]_reg_Bi[8]_mux_25_OUT<8> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 32'hFEFEFEFE ))
  \DUV/block_192kHz/seqmult_LI_FMout/n0027<7>_SW0  (
    .ADR2(\DUV/block_192kHz/seqmult_LI_FMout/Q [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_FMout/Q [6]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_FMout/Q [5]),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(N45)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y19" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_23  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_23/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_23/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [23]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y19" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_22  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_22/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_22/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [22]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y19" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_21  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_21/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_21/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [21]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y19" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_20  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_20/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_20/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [20]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_B_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_7/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<7> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hFF00FF00CCCCCCCC ))
  \DUV/block_192kHz/seqmult_LI_R/mux711  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_Bi [7]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/fa_sum<0>_0 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_B[7]_reg_Bi[7]_mux_25_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_17  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_17/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [17]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_16  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_16/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [16]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_15  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_15/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [15]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X20Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_14  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_14/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [14]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_19  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_19/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_19/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [19]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_18  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_18/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_18/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [18]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_17  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_17/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [17]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y18" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_FMout_scaled_16  (
    .CE(\DUV/block_192kHz/ready_FMout_flag_ready_FMout_AND_112_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_16/IN ),
    .O(\DUV/block_192kHz/out_mult_FMout_scaled [16]),
    .SRST(\DUV/block_192kHz/_n0114_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1/DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_DMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_pack_2 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 )
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In ),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 64'hCCCCFFCCCCCCFFCC ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/n0027 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 32'h00300030 ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In1  (
    .ADR0(1'b1),
    .ADR2(\DUV/block_192kHz/start_LI_R_12675 ),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR4(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In )
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2-In ),
    .O(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_pack_2 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y45" ),
    .INIT ( 64'h0000000100000000 ))
  \DUV/block_192kHz/seqmult_LI_R/n0027<7>  (
    .ADR5(\DUV/block_192kHz/seqmult_LI_R/Q [3]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [0]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/Q [1]),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/Q [2]),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/Q [4]),
    .ADR4(N41),
    .O(\DUV/block_192kHz/seqmult_LI_R/n0027 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y43" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/start_LI_R  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/start_LI_R/CLK ),
    .I(\DUV/block_192kHz/start_LI_R_rstpot_5749 ),
    .O(\DUV/block_192kHz/start_LI_R_12675 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y43" ),
    .INIT ( 64'h3030307530303030 ))
  \DUV/block_192kHz/start_LI_R_rstpot  (
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR4(reset_0),
    .ADR0(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR5(\DUV/block_192kHz/start_LI_R_12675 ),
    .ADR1(\DUV/block_192kHz/flag_sine_38_12524 ),
    .ADR2(clken192kHz_1_12702),
    .O(\DUV/block_192kHz/start_LI_R_rstpot_5749 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_11  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_11/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [11]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_10  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_10/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [10]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_9  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_9/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [9]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_8  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_8/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [8]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_7  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_7/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [7]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_6  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_6/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [6]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_5  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_5/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [5]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_4  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_4/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [4]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o/DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o_AMUX_Delay  (
    .I(\DUV/block_192kHz/flag_ready_38_pack_1 ),
    .O(\DUV/block_192kHz/flag_ready_38_12629 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y38" ),
    .INIT ( 64'h0202020202020202 ))
  \DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o1  (
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR0(\DUV/block_192kHz/flag_ready_38_12629 ),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X21Y38" ),
    .INIT ( 32'hFCFCFCFC ))
  \DUV/block_192kHz/flag_ready_38_rstpot  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1_12631 ),
    .O(\DUV/block_192kHz/flag_ready_38_rstpot_5746 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y38" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/flag_ready_38  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/flag_ready_38/CLK ),
    .I(\DUV/block_192kHz/flag_ready_38_rstpot_5746 ),
    .O(\DUV/block_192kHz/flag_ready_38_pack_1 ),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_9  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_9/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [9]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_8  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_8/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [8]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_7  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_7/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [7]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y35" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_6  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_6/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [6]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_13  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_13/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [13]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_12  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_12/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [12]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_11  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_11/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [11]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X21Y36" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_M_scaled_10  (
    .CE(\DUV/block_192kHz/ready_LI_M_flag_ready_19_AND_106_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_10/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_M_scaled [10]),
    .SRST(\DUV/block_192kHz/_n0106 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y46" ),
    .INIT ( 64'hFFFFFCFCFFFFFCFC ))
  \DUV/block_192kHz/seqmult_LI_R/n0027<7>_SW0  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/Q [7]),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/Q [6]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/Q [5]),
    .O(N41)
  );
  X_BUF   \DUV/block_192kHz/out_mult_LI_R_scaled<15>/DUV/block_192kHz/out_mult_LI_R_scaled<15>_BMUX_Delay  (
    .I(\DUV/block_192kHz/out_mult_LI_R_scaled [17]),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled<17>_0 )
  );
  X_BUF   \DUV/block_192kHz/out_mult_LI_R_scaled<15>/DUV/block_192kHz/out_mult_LI_R_scaled<15>_AMUX_Delay  (
    .I(\DUV/block_192kHz/out_mult_LI_R_scaled [16]),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_15  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_15/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [15]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_14  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_14/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [14]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_13  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_13/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [13]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H<17>_rt_5804 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_17  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_17/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H<17>_rt_5804 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [17]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_12  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_12/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [12]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_H<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_H<16>_rt_5813 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y39" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_16  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_16/CLK ),
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H<16>_rt_5813 ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [16]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_A<11>/DUV/block_192kHz/seqmult_LI_R/reg_A<11>_CMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18>_0 )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_A<11>/DUV/block_192kHz/seqmult_LI_R/reg_A<11>_BMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17>_0 )
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_A<11>/DUV/block_192kHz/seqmult_LI_R/reg_A<11>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16> ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_11  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_11/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_10  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_10/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X22Y47" ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>  (
    .CI(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13675 ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[2]_UNCONNECTED , 1'b0, 1'b0}),
    .O({\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_O[3]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<18> , \DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<17> , 
\DUV/block_192kHz/seqmult_LI_R/reg_A[17]_unary_minus_33_OUT<16> }),
    .S({\NLW_DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_S[3]_UNCONNECTED , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_5820 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_5821 , 
\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_5843 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 64'h0F0FFFFF0F0FFFFF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_5820 )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_9  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_9/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_5821 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_234.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_234.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_8/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 64'h33FF33FF33FF33FF ))
  \DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_192kHz/seqmult_LI_R/reg_A [16]),
    .ADR3(\DUV/block_192kHz/seqmult_LI_R/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_5843 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X22Y47" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_235.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_235.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_15  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_15/IN ),
    .O(\DUV/block_192kHz/FMout [15]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_14  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_14/IN ),
    .O(\DUV/block_192kHz/FMout [14]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_13  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_13/IN ),
    .O(\DUV/block_192kHz/FMout [13]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_12  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_12/IN ),
    .O(\DUV/block_192kHz/FMout [12]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_3  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_3/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [3]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_2  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_2/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [2]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_1  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_1/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [1]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y37" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/out_mult_LI_R_scaled_0  (
    .CE(\DUV/block_192kHz/ready_LI_R_flag_ready_38_AND_109_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_0/IN ),
    .O(\DUV/block_192kHz/out_mult_LI_R_scaled [0]),
    .SRST(\DUV/block_192kHz/_n0110 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y46" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_3  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_2  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_1  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_0  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_11  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_10  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_9  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_8  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_15  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_15/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_14  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_14/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_13  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_13/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_12  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_12/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_19  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_19/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_19/IN ),
    .O(\DUV/block_192kHz/FMout [19]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_18  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_18/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_18/IN ),
    .O(\DUV/block_192kHz/FMout [18]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_17  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_17/IN ),
    .O(\DUV/block_192kHz/FMout [17]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y15" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_16  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_16/IN ),
    .O(\DUV/block_192kHz/FMout [16]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y22" ),
    .INIT ( 64'hFFFFCCCCCCCC0000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR5(\dds_carrier_1/phasereg [16]),
    .ADR1(\ioports16_1/out8 [16]),
    .ADR4(\datamod<13>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y22" ),
    .INIT ( 64'hFFFFCCCCCCCC0000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_carrier_1/phasereg [14]),
    .ADR5(\ioports16_1/out8 [14]),
    .ADR1(\datamod<13>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 )
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y26" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_19/CLK ),
    .I(\ioports16_1/_n0514 [19]),
    .O(\ioports16_1/out8 [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y26" ),
    .INIT ( 64'hFBF1F1F1AA000000 ))
  \ioports16_1/Mmux__n05141311  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0430_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/out8 [19]),
    .ADR3(\ioports16_1/byte2 [3]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [19])
  );
  X_BUF   \DUV/block_192kHz/seqmult_LI_R/reg_A<7>/DUV/block_192kHz/seqmult_LI_R/reg_A<7>_AMUX_Delay  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_7/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_6/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_5/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X23Y45" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_4/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y45" ),
    .INIT ( 64'h0000AAAA0000AAAA ))
  \DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR0(\DUV/block_192kHz/start_LI_R_12675 ),
    .ADR5(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X23Y45" ),
    .INIT ( 32'hFFFFF0F0 ))
  \DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(reset_0),
    .ADR4(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .ADR3(1'b1),
    .O(\DUV/block_192kHz/seqmult_LI_R/reset_loadH_OR_223_o )
  );
  X_BUF   \datamod<12>/datamod<12>_CMUX_Delay  (
    .I(datamod[11]),
    .O(\datamod<11>_0 )
  );
  X_BUF   \datamod<12>/datamod<12>_BMUX_Delay  (
    .I(datamod[0]),
    .O(\datamod<0>_0 )
  );
  X_BUF   \datamod<12>/datamod<12>_AMUX_Delay  (
    .I(datamod[4]),
    .O(\datamod<4>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 1'b0 ))
  datamod_12 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_12/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<12> ),
    .O(datamod[12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 64'hEEEE2222EEEE2222 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT41  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(sw6_IBUF_0),
    .ADR0(\DUV/block_192kHz/FMout [22]),
    .ADR4(\testmod<12>_0 ),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<12> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 32'hF3C0F3C0 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT31  (
    .ADR3(\DUV/block_192kHz/FMout [21]),
    .ADR2(testmod[11]),
    .ADR1(sw6_IBUF_0),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<11> )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 1'b0 ))
  datamod_11 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_11/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<11> ),
    .O(datamod[11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 1'b0 ))
  datamod_10 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_10/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<10> ),
    .O(datamod[10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT21  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(sw6_IBUF_0),
    .ADR4(\DUV/block_192kHz/FMout [20]),
    .ADR1(testmod[10]),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<10> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 32'hF0AAF0AA ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT11  (
    .ADR0(\DUV/block_192kHz/FMout [10]),
    .ADR2(\testmod<0>_0 ),
    .ADR3(sw6_IBUF_0),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 1'b0 ))
  datamod_0 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_0/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<0> ),
    .O(datamod[0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 1'b0 ))
  datamod_9 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_9/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<9> ),
    .O(datamod[9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 64'hFC30FC30FC30FC30 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT141  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(sw6_IBUF_0),
    .ADR2(\DUV/block_192kHz/FMout [19]),
    .ADR3(testmod[9]),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<9> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 32'hEEEE2222 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT91  (
    .ADR0(\DUV/block_192kHz/FMout [14]),
    .ADR4(testmod[4]),
    .ADR1(sw6_IBUF_0),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y15" ),
    .INIT ( 1'b0 ))
  datamod_4 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_4/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<4> ),
    .O(datamod[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_15  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_14  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_13  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_12  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_23  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_23/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_23/IN ),
    .O(\DUV/block_192kHz/FMout [23]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_22  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_22/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_22/IN ),
    .O(\DUV/block_192kHz/FMout [22]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_21  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_21/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_21/IN ),
    .O(\DUV/block_192kHz/FMout [21]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y16" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/FMout_20  (
    .CE(clken192kHz_1_12702),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/FMout_20/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/FMout_20/IN ),
    .O(\DUV/block_192kHz/FMout [20]),
    .SRST(\DUV/block_192kHz/_n0116 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_7  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_6  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_5  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X24Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_4  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y17" ),
    .INIT ( 64'hFFAAAA00FFAAAA00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\dds_carrier_1/phasereg [2]),
    .ADR3(\ioports16_1/out8 [2]),
    .ADR4(\datamod<2>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y17" ),
    .INIT ( 64'hFFFFF0F0F0F00000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\datamod<0>_0 ),
    .ADR5(\ioports16_1/out8 [0]),
    .ADR4(\dds_carrier_1/phasereg [0]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y18" ),
    .INIT ( 64'hFFFFFF00FF000000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\dds_carrier_1/phasereg [4]),
    .ADR4(\ioports16_1/out8 [4]),
    .ADR3(\datamod<4>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y18" ),
    .INIT ( 64'hFFFFF0F0F0F00000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\dds_carrier_1/phasereg [7]),
    .ADR5(\ioports16_1/out8 [7]),
    .ADR4(\datamod<7>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y19" ),
    .INIT ( 64'hFFAAFFAAAA00AA00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\dds_carrier_1/phasereg [9]),
    .ADR0(\ioports16_1/out8 [9]),
    .ADR5(datamod[9]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y19" ),
    .INIT ( 64'hFFFFFF00FF000000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(\dds_carrier_1/phasereg [8]),
    .ADR3(\ioports16_1/out8 [8]),
    .ADR4(datamod[8]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y19" ),
    .INIT ( 64'hFFCCFFCCCC00CC00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR5(\dds_carrier_1/phasereg [10]),
    .ADR3(\ioports16_1/out8 [10]),
    .ADR1(datamod[10]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 )
  );
  X_BUF   \testmodlong<15>/testmodlong<15>_DMUX_Delay  (
    .I(testmod[0]),
    .O(\testmod<0>_0 )
  );
  X_BUF   \testmodlong<15>/testmodlong<15>_CMUX_Delay  (
    .I(testmod[1]),
    .O(\testmod<1>_0 )
  );
  X_BUF   \testmodlong<15>/testmodlong<15>_BMUX_Delay  (
    .I(testmod[2]),
    .O(\testmod<2>_0 )
  );
  X_BUF   \testmodlong<15>/testmodlong<15>_AMUX_Delay  (
    .I(testmod[3]),
    .O(\testmod<3>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmodlong_15 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_15/CLK ),
    .I(n0132[15]),
    .O(testmodlong[15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  Mmult_n0132_Madd_153_rt (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(Mmult_n0132_Madd_153_0),
    .ADR4(1'b1),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd_153_rt_6087)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 32'hFFFF0000 ))
  \testmodlong<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(testmodlong[2]),
    .O(\testmodlong<2>_rt_6089 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmod_0 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_0/CLK ),
    .I(\testmodlong<2>_rt_6089 ),
    .O(testmod[0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmodlong_14 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_14/CLK ),
    .I(n0132[14]),
    .O(testmodlong[14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X26Y14" ))
  \Mmult_n0132_Madd6_xor<15>  (
    .CI(\Mmult_n0132_Madd6_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_Mmult_n0132_Madd6_xor<15>_CO[3]_UNCONNECTED , \NLW_Mmult_n0132_Madd6_xor<15>_CO[2]_UNCONNECTED , 
\NLW_Mmult_n0132_Madd6_xor<15>_CO[1]_UNCONNECTED , \NLW_Mmult_n0132_Madd6_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Mmult_n0132_Madd6_xor<15>_DI[3]_UNCONNECTED , \NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<2> , 
\NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<1> , \NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<0> }),
    .O({n0132[15], n0132[14], n0132[13], n0132[12]}),
    .S({Mmult_n0132_Madd_153_rt_6087, Mmult_n0132_Madd6_lut[14], Mmult_n0132_Madd6_lut[13], Mmult_n0132_Madd6_lut[12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 64'h0FF00FF00FF00FF0 ))
  \Mmult_n0132_Madd6_lut<14>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\Mmult_n0132_Madd4_cy<13>_0 ),
    .ADR3(Mmult_n0132_Madd_144_0),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd6_lut[14])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 32'hCCCCCCCC ))
  \testmodlong<3>_rt  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(testmodlong[3]),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\testmodlong<3>_rt_6104 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmod_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_1/CLK ),
    .I(\testmodlong<3>_rt_6104 ),
    .O(testmod[1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmodlong_13 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_13/CLK ),
    .I(n0132[13]),
    .O(testmodlong[13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 64'h3333CCCC3333CCCC ))
  \Mmult_n0132_Madd6_lut<13>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(Mmult_n0132_Madd_133_0),
    .ADR1(Mmult_n0132_Madd_134_0),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd6_lut[13])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 32'hF0F0F0F0 ))
  \testmodlong<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(testmodlong[4]),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\testmodlong<4>_rt_6111 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmod_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_2/CLK ),
    .I(\testmodlong<4>_rt_6111 ),
    .O(testmod[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmodlong_12 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmodlong_12/CLK ),
    .I(n0132[12]),
    .O(testmodlong[12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 64'h3C3C3C3C3C3C3C3C ))
  \Mmult_n0132_Madd6_lut<12>  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(Mmult_n0132_Madd_124_0),
    .ADR2(Mmult_n0132_Madd_125_0),
    .ADR5(1'b1),
    .O(Mmult_n0132_Madd6_lut[12])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 32'hAAAAAAAA ))
  \testmodlong<5>_rt  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(testmodlong[5]),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\testmodlong<5>_rt_6113 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y14" ),
    .INIT ( 1'b0 ))
  testmod_3 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_testmod_3/CLK ),
    .I(\testmodlong<5>_rt_6113 ),
    .O(testmod[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y21" ),
    .INIT ( 64'hFFCCFFCCCC00CC00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\dds_carrier_1/phasereg [17]),
    .ADR5(\ioports16_1/out8 [17]),
    .ADR1(\datamod<13>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y21" ),
    .INIT ( 64'hFFFFF0F0F0F00000 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\dds_carrier_1/phasereg [15]),
    .ADR5(\ioports16_1/out8 [15]),
    .ADR4(\datamod<13>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 )
  );
  X_BUF   \datamod<8>/datamod<8>_DMUX_Delay  (
    .I(datamod[7]),
    .O(\datamod<7>_0 )
  );
  X_BUF   \datamod<8>/datamod<8>_CMUX_Delay  (
    .I(datamod[5]),
    .O(\datamod<5>_0 )
  );
  X_BUF   \datamod<8>/datamod<8>_BMUX_Delay  (
    .I(datamod[2]),
    .O(\datamod<2>_0 )
  );
  X_BUF   \datamod<8>/datamod<8>_AMUX_Delay  (
    .I(datamod[13]),
    .O(\datamod<13>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_8 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_8/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<8> ),
    .O(datamod[8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 64'hE4E4E4E4E4E4E4E4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT131  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR0(sw6_IBUF_0),
    .ADR1(\DUV/block_192kHz/FMout [18]),
    .ADR2(testmod[8]),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<8> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 32'hFFAA5500 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT121  (
    .ADR3(\DUV/block_192kHz/FMout [17]),
    .ADR4(testmod[7]),
    .ADR0(sw6_IBUF_0),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_7 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_7/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<7> ),
    .O(datamod[7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_6 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_6/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<6> ),
    .O(datamod[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 64'hF0F0FF00F0F0FF00 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(sw6_IBUF_0),
    .ADR3(\DUV/block_192kHz/FMout [16]),
    .ADR2(testmod[6]),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 32'hAAAACCCC ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT101  (
    .ADR1(\DUV/block_192kHz/FMout [15]),
    .ADR0(testmod[5]),
    .ADR4(sw6_IBUF_0),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_5 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_5/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<5> ),
    .O(datamod[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_3 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_3/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<3> ),
    .O(datamod[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 64'hFF55AA00FF55AA00 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT81  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(sw6_IBUF_0),
    .ADR4(\DUV/block_192kHz/FMout [13]),
    .ADR3(\testmod<3>_0 ),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 32'hE4E4E4E4 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT71  (
    .ADR1(\DUV/block_192kHz/FMout [12]),
    .ADR2(\testmod<2>_0 ),
    .ADR0(sw6_IBUF_0),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_2 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_2/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<2> ),
    .O(datamod[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_1 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_1/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<1> ),
    .O(datamod[1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 64'hFF00CCCCFF00CCCC ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT61  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(sw6_IBUF_0),
    .ADR1(\DUV/block_192kHz/FMout [11]),
    .ADR3(\testmod<1>_0 ),
    .ADR5(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 32'hAAAAF0F0 ))
  \Mmux_FMout[23]_testmod[13]_mux_33_OUT51  (
    .ADR2(\DUV/block_192kHz/FMout [23]),
    .ADR0(\testmod<13>_0 ),
    .ADR4(sw6_IBUF_0),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(\FMout[23]_testmod[13]_mux_33_OUT<13> )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y15" ),
    .INIT ( 1'b0 ))
  datamod_13 (
    .CE(VCC),
    .CLK(\NlwBufferSignal_datamod_13/CLK ),
    .I(\FMout[23]_testmod[13]_mux_33_OUT<13> ),
    .O(datamod[13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_17  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_Ai_16  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/start_loadA_AND_79_o ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_17  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_17/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X25Y47" ),
    .INIT ( 1'b0 ))
  \DUV/block_192kHz/seqmult_LI_R/reg_A_16  (
    .CE(\DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2_12630 ),
    .CLK(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_16/IN ),
    .O(\DUV/block_192kHz/seqmult_LI_R/reg_A [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y20" ),
    .INIT ( 64'hFFCCFFCCCC00CC00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\dds_carrier_1/phasereg [13]),
    .ADR5(\ioports16_1/out8 [13]),
    .ADR3(\datamod<13>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y20" ),
    .INIT ( 64'hFCC0FCC0FCC0FCC0 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR1(\dds_carrier_1/phasereg [11]),
    .ADR2(\ioports16_1/out8 [11]),
    .ADR3(\datamod<11>_0 ),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y20" ),
    .INIT ( 64'hFFAAAA00FFAAAA00 ))
  \dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\dds_carrier_1/phasereg [12]),
    .ADR0(\ioports16_1/out8 [12]),
    .ADR3(datamod[12]),
    .O(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 )
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 1'b1 ))
  \ioports16_1/out8_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_6/CLK ),
    .I(\ioports16_1/_n0514 [6]),
    .O(\ioports16_1/out8 [6]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 64'hFEFAFAFAFCF0F0F0 ))
  \ioports16_1/Mmux__n05142611  (
    .ADR2(\ioports16_1/Mmux__n06642911 ),
    .ADR0(\ioports16_1/Mmux__n05141911 ),
    .ADR1(\ioports16_1/_n0430_0 ),
    .ADR5(\ioports16_1/out8 [6]),
    .ADR4(\uart_1/dout [6]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_5/CLK ),
    .I(\ioports16_1/_n0514 [5]),
    .O(\ioports16_1/out8 [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 64'hEAEAC0C0AAFF0000 ))
  \ioports16_1/Mmux__n05142711  (
    .ADR0(\ioports16_1/Mmux__n051410111 ),
    .ADR5(\ioports16_1/_n0430_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out8 [5]),
    .ADR1(\uart_1/dout [5]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 1'b1 ))
  \ioports16_1/out8_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_4/CLK ),
    .I(\ioports16_1/_n0514 [4]),
    .O(\ioports16_1/out8 [4]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 64'hFEFAFCF0FCF0FCF0 ))
  \ioports16_1/Mmux__n05142811  (
    .ADR2(\ioports16_1/Mmux__n06642911 ),
    .ADR1(\ioports16_1/Mmux__n05141911 ),
    .ADR0(\ioports16_1/_n0430_0 ),
    .ADR3(\ioports16_1/out8 [4]),
    .ADR5(\uart_1/dout [4]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out8_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out8_3/CLK ),
    .I(\ioports16_1/_n0514 [3]),
    .O(\ioports16_1/out8 [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y23" ),
    .INIT ( 64'hEAAAEAAAC000CA0A ))
  \ioports16_1/Mmux__n05142911  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0430_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR0(\ioports16_1/out8 [3]),
    .ADR3(\uart_1/dout [3]),
    .ADR1(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0514 [3])
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_244CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_244CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_243CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_243CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_242CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_242CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_241CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_241CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_244  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_244/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_244/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [244]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_243  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_243/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_243/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [243]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_242  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_242/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_242/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [242]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_241  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_241/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_241/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [241]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \reset_d/reset_d_DMUX_Delay  (
    .I(reset_8115),
    .O(reset_0)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y73" ),
    .INIT ( 1'b0 ))
  reset_d (
    .CE(VCC),
    .CLK(\NlwBufferSignal_reset_d/CLK ),
    .I(reset_d_rstpot_8110),
    .O(reset_d_14424),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y73" ),
    .INIT ( 64'h0FFF0F000FFF0F00 ))
  reset_d_rstpot (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(VHDC7N_OBUF_12340),
    .ADR4(reset_d_14424),
    .ADR2(reset_n_IBUF_0),
    .ADR5(1'b1),
    .O(reset_d_rstpot_8110)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y73" ),
    .INIT ( 32'hFFFF00FF ))
  reset_rstpot (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(VHDC7N_OBUF_12340),
    .ADR4(reset_d_14424),
    .ADR2(1'b1),
    .O(reset_rstpot_8111)
  );
  X_FF #(
    .LOC ( "SLICE_X36Y73" ),
    .INIT ( 1'b0 ))
  reset (
    .CE(VCC),
    .CLK(\NlwBufferSignal_reset/CLK ),
    .I(reset_rstpot_8111),
    .O(reset_8115),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/REGID_REG_5/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5> ),
    .O(\LM4550_controler_1/REGID_REG [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y41" ),
    .INIT ( 64'hFFF0F0F0FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/REGID_REG [5]),
    .ADR5(\ioports16_1/out3 [5]),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/REGID_REG_4/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4> ),
    .O(\LM4550_controler_1/REGID_REG [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y41" ),
    .INIT ( 64'hFFF0FF00F0F00000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR2(\LM4550_controler_1/REGID_REG [4]),
    .ADR3(\ioports16_1/out3 [4]),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/REGID_REG_3/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3> ),
    .O(\LM4550_controler_1/REGID_REG [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y41" ),
    .INIT ( 64'hFFF0F0F0FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR3(\LM4550_controler_1/REGID_REG [3]),
    .ADR2(\ioports16_1/out3 [3]),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<3> )
  );
  X_BUF   \LM4550_controler_1/NEXTSTATE_REG<3>/LM4550_controler_1/NEXTSTATE_REG<3>_CMUX_Delay  (
    .I(\LM4550_controler_1/NEXTSTATE_REG [1]),
    .O(\LM4550_controler_1/NEXTSTATE_REG<1>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_3  (
    .CE(\LM4550_controler_1/_n0365_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_3/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<3> ),
    .O(\LM4550_controler_1/NEXTSTATE_REG [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 64'hCC00CC00CC00CC10 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT51  (
    .ADR3(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR4(\ioports16_1/outf [1]),
    .ADR2(\ioports16_1/outf [0]),
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR5(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_2  (
    .CE(\LM4550_controler_1/_n0365_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_2/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<2> ),
    .O(\LM4550_controler_1/NEXTSTATE_REG [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 64'hF0F0F6F0F0F0F6F0 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT41  (
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_14428 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 32'hF0F0F3F4 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT31  (
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_14428 ),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_1  (
    .CE(\LM4550_controler_1/_n0365_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_1/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<1> ),
    .O(\LM4550_controler_1/NEXTSTATE_REG [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 64'h0107050E060F010F ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42  (
    .ADR2(N19_0),
    .ADR0(\LM4550_controler_1/REGID_REG [4]),
    .ADR5(\LM4550_controler_1/REGID_REG [3]),
    .ADR1(\LM4550_controler_1/REGID_REG [2]),
    .ADR4(\LM4550_controler_1/REGID_REG [1]),
    .ADR3(\LM4550_controler_1/REGID_REG [5]),
    .O(\LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_14428 )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_REG_0  (
    .CE(\LM4550_controler_1/_n0365_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_0/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<0> ),
    .O(\LM4550_controler_1/NEXTSTATE_REG [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y43" ),
    .INIT ( 64'h0303010103030100 ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT21  (
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\ioports16_1/outf [1]),
    .ADR5(\ioports16_1/outf [0]),
    .ADR4(\LM4550_controler_1/STATE_REG [1]),
    .O(\LM4550_controler_1/STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT<0> )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_248CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_248CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_247CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_247CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_246CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_246CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_245CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_245CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_248  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_248/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_248/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [248]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_247  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_247/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_247/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [247]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_246  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_246/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_246/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [246]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_245  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_245/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_245/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [245]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ioports16_1/state_FSM_FFd6/ioports16_1/state_FSM_FFd6_AMUX_Delay  (
    .I(N19),
    .O(N19_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y45" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd6/CLK ),
    .I(\ioports16_1/state_FSM_FFd6-In1 ),
    .O(\ioports16_1/state_FSM_FFd6_12634 ),
    .SRST(\ioports16_1/ready_0_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y45" ),
    .INIT ( 64'hEEEEEEEEEEEEEEEE ))
  \ioports16_1/state_FSM_FFd6-In11  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd6_12634 ),
    .ADR0(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR5(1'b1),
    .O(\ioports16_1/state_FSM_FFd6-In1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X37Y45" ),
    .INIT ( 32'hFFFFF0FF ))
  \LM4550_controler_1/Mmux_STATE_REG[3]_NEXTSTATE_REG[3]_wide_mux_91_OUT42_SW0  (
    .ADR3(\LM4550_controler_1/STATE_REG [3]),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/REGID_REG [0]),
    .ADR0(1'b1),
    .ADR1(1'b1),
    .O(N19)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out3_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out3_5/CLK ),
    .I(\ioports16_1/_n1059 [5]),
    .O(\ioports16_1/out3 [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y41" ),
    .INIT ( 64'hFFD0C0D0C0D0C0D0 ))
  \ioports16_1/Mmux__n10592711  (
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0402 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out3 [5]),
    .ADR5(\uart_1/dout [5]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out3_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out3_4/CLK ),
    .I(\ioports16_1/_n1059 [4]),
    .O(\ioports16_1/out3 [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y41" ),
    .INIT ( 64'hEAAAC000EAAACA0A ))
  \ioports16_1/Mmux__n10592811  (
    .ADR4(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0402 ),
    .ADR5(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR0(\ioports16_1/out3 [4]),
    .ADR1(\uart_1/dout [4]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_11/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11> ),
    .O(\LM4550_controler_1/DIN_REG [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 64'hFFFFF000F000F000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/DIN_REG [11]),
    .ADR2(\ioports16_1/out2 [11]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<11> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_10/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10> ),
    .O(\LM4550_controler_1/DIN_REG [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 64'hFAAAF000FAAAF000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR0(\LM4550_controler_1/DIN_REG [10]),
    .ADR3(\ioports16_1/out2 [10]),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<10> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_9/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9> ),
    .O(\LM4550_controler_1/DIN_REG [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 64'hFCFCCCCCF0F00000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/DIN_REG [9]),
    .ADR1(\ioports16_1/out2 [9]),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<9> )
  );
  X_SFF #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_8/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8> ),
    .O(\LM4550_controler_1/DIN_REG [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X38Y39" ),
    .INIT ( 64'hFFCCFF00CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/DIN_REG [8]),
    .ADR4(\ioports16_1/out2 [8]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<8> )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATE_REG_3/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATE_REG_3/IN ),
    .O(\LM4550_controler_1/STATE_REG [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATE_REG_2/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATE_REG_2/IN ),
    .O(\LM4550_controler_1/STATE_REG [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATE_REG_1/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATE_REG_1/IN ),
    .O(\LM4550_controler_1/STATE_REG [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_REG_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATE_REG_0/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATE_REG_0/IN ),
    .O(\LM4550_controler_1/STATE_REG [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_7/CLK ),
    .I(\ioports16_1/_n0700 [7]),
    .O(\ioports16_1/out2 [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 64'hF8FD8888F0F50000 ))
  \ioports16_1/Mmux__n07002511  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0443_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out2 [7]),
    .ADR1(\uart_1/dout [7]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_6/CLK ),
    .I(\ioports16_1/_n0700 [6]),
    .O(\ioports16_1/out2 [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 64'hFCCCF500F000F500 ))
  \ioports16_1/Mmux__n07002611  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0443_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out2 [6]),
    .ADR1(\uart_1/dout [6]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_5/CLK ),
    .I(\ioports16_1/_n0700 [5]),
    .O(\ioports16_1/out2 [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 64'hFAF0BB00AA00BB00 ))
  \ioports16_1/Mmux__n07002711  (
    .ADR0(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0443_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out2 [5]),
    .ADR5(\uart_1/dout [5]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_4/CLK ),
    .I(\ioports16_1/_n0700 [4]),
    .O(\ioports16_1/out2 [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X37Y42" ),
    .INIT ( 64'hFFFFC000C055C000 ))
  \ioports16_1/Mmux__n07002811  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0443_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out2 [4]),
    .ADR1(\uart_1/dout [4]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_5/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5> ),
    .O(\LM4550_controler_1/SEND_VALID_REG [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y43" ),
    .INIT ( 64'hAAAAAAAAAAAFCAAA ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5>11  (
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [5]),
    .ADR5(\LM4550_controler_1/STATE_REG [3]),
    .ADR1(\LM4550_controler_1/REGID_REG [5]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_4/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4> ),
    .O(\LM4550_controler_1/SEND_VALID_REG [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y43" ),
    .INIT ( 64'hFFFCEFFF00002000 ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4>11  (
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(\LM4550_controler_1/SEND_VALID_REG [4]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/REGID_REG [4]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_3/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3> ),
    .O(\LM4550_controler_1/DIN_REG [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 64'hFFCCFF00CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/DIN_REG [3]),
    .ADR1(\ioports16_1/out2 [3]),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_2/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2> ),
    .O(\LM4550_controler_1/DIN_REG [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 64'hFAF0AA00FAF0AA00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/DIN_REG [2]),
    .ADR0(\ioports16_1/out2 [2]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_1/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1> ),
    .O(\LM4550_controler_1/DIN_REG [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 64'hFFAAFF00AAAA0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR3(\LM4550_controler_1/DIN_REG [1]),
    .ADR0(\ioports16_1/out2 [1]),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_0/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0> ),
    .O(\LM4550_controler_1/DIN_REG [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y41" ),
    .INIT ( 64'hFCFCF0F0CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/DIN_REG [0]),
    .ADR1(\ioports16_1/out2 [0]),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_3/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3> ),
    .O(\LM4550_controler_1/SEND_VALID_REG [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'hFFEFFDEF02000000 ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3>11  (
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [0]),
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(\LM4550_controler_1/SEND_VALID_REG [3]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR4(\LM4550_controler_1/REGID_REG [3]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_2/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2> ),
    .O(\LM4550_controler_1/SEND_VALID_REG [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'hFF00FF00FB08FF30 ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2>11  (
    .ADR2(\LM4550_controler_1/STATE_REG [0]),
    .ADR4(\LM4550_controler_1/STATE_REG [2]),
    .ADR1(\LM4550_controler_1/STATE_REG [1]),
    .ADR3(\LM4550_controler_1/SEND_VALID_REG [2]),
    .ADR5(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/REGID_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_1/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1> ),
    .O(\LM4550_controler_1/SEND_VALID_REG [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'hF0E4F0F0F0F0F0FA ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1>41  (
    .ADR0(\LM4550_controler_1/STATE_REG [0]),
    .ADR4(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [1]),
    .ADR3(\LM4550_controler_1/STATE_REG [3]),
    .ADR1(\LM4550_controler_1/REGID_REG [1]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SEND_VALID_REG_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_0/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0> ),
    .O(\LM4550_controler_1/SEND_VALID_REG [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X39Y45" ),
    .INIT ( 64'hFFFA0000FDFF0800 ))
  \LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0>11  (
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR5(\LM4550_controler_1/STATE_REG [0]),
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/SEND_VALID_REG [0]),
    .ADR2(\LM4550_controler_1/STATE_REG [3]),
    .ADR1(\LM4550_controler_1/REGID_REG [0]),
    .O(\LM4550_controler_1/STATE_REG[3]_SEND_VALID_REG[6]_select_119_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_15/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15> ),
    .O(\LM4550_controler_1/DIN_REG [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 64'hFFAAFF00AAAA0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/DIN_REG [15]),
    .ADR0(\ioports16_1/out2 [15]),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<15> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_14/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14> ),
    .O(\LM4550_controler_1/DIN_REG [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 64'hFFFFCC00CC00CC00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/DIN_REG [14]),
    .ADR1(\ioports16_1/out2 [14]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<14> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_13/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13> ),
    .O(\LM4550_controler_1/DIN_REG [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 64'hFFFFAA00AA00AA00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR3(\LM4550_controler_1/DIN_REG [13]),
    .ADR5(\ioports16_1/out2 [13]),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<13> )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_12/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12> ),
    .O(\LM4550_controler_1/DIN_REG [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y39" ),
    .INIT ( 64'hFFFFAA00AA00AA00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/DIN_REG [12]),
    .ADR3(\ioports16_1/out2 [12]),
    .ADR0(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<12> )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<218>/LM4550_controler_1/FRAME_OUT<218>_DMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[219] ),
    .O(\LM4550_controler_1/FRAME_OUT<219>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<218>/LM4550_controler_1/FRAME_OUT<218>_CMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[217] ),
    .O(\LM4550_controler_1/FRAME_OUT<217>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<218>/LM4550_controler_1/FRAME_OUT<218>_BMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[215] ),
    .O(\LM4550_controler_1/FRAME_OUT<215>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<218>/LM4550_controler_1/FRAME_OUT<218>_AMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[213] ),
    .O(\LM4550_controler_1/FRAME_OUT<213>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_218  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_218/CLK ),
    .I(\LM4550_controler_1/n0200 [18]),
    .O(\LM4550_controler_1/FRAME_OUT[218] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 64'hFF000000FF000000 ))
  \LM4550_controler_1/Mmux_n020091  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(\LM4550_controler_1/DIN_REG [14]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [18])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 32'hCC00CC00 ))
  \LM4550_controler_1/Mmux_n0200101  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/DIN_REG [15]),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0200 [19])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_219  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_219/CLK ),
    .I(\LM4550_controler_1/n0200 [19]),
    .O(\LM4550_controler_1/FRAME_OUT[219] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_216  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_216/CLK ),
    .I(\LM4550_controler_1/n0200 [16]),
    .O(\LM4550_controler_1/FRAME_OUT[216] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 64'hA0A0A0A0A0A0A0A0 ))
  \LM4550_controler_1/Mmux_n020071  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR0(\LM4550_controler_1/DIN_REG [12]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [16])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 32'hF000F000 ))
  \LM4550_controler_1/Mmux_n020081  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/DIN_REG [13]),
    .ADR2(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0200 [17])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_217  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_217/CLK ),
    .I(\LM4550_controler_1/n0200 [17]),
    .O(\LM4550_controler_1/FRAME_OUT[217] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_214  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_214/CLK ),
    .I(\LM4550_controler_1/n0200 [14]),
    .O(\LM4550_controler_1/FRAME_OUT[214] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 64'hCC00CC00CC00CC00 ))
  \LM4550_controler_1/Mmux_n020051  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR3(\LM4550_controler_1/DIN_REG [10]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [14])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 32'hC0C0C0C0 ))
  \LM4550_controler_1/Mmux_n020061  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/DIN_REG [11]),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0200 [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_215  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_215/CLK ),
    .I(\LM4550_controler_1/n0200 [15]),
    .O(\LM4550_controler_1/FRAME_OUT[215] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_212  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_212/CLK ),
    .I(\LM4550_controler_1/n0200 [12]),
    .O(\LM4550_controler_1/FRAME_OUT[212] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 64'hCC00CC00CC00CC00 ))
  \LM4550_controler_1/Mmux_n020031  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR3(\LM4550_controler_1/DIN_REG [8]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [12])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 32'hCCCC0000 ))
  \LM4550_controler_1/Mmux_n020041  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/DIN_REG [9]),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/n0200 [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_213  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_213/CLK ),
    .I(\LM4550_controler_1/n0200 [13]),
    .O(\LM4550_controler_1/FRAME_OUT[213] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<210>/LM4550_controler_1/FRAME_OUT<210>_DMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[211] ),
    .O(\LM4550_controler_1/FRAME_OUT<211>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<210>/LM4550_controler_1/FRAME_OUT<210>_CMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[209] ),
    .O(\LM4550_controler_1/FRAME_OUT<209>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<210>/LM4550_controler_1/FRAME_OUT<210>_BMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[207] ),
    .O(\LM4550_controler_1/FRAME_OUT<207>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<210>/LM4550_controler_1/FRAME_OUT<210>_AMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[205] ),
    .O(\LM4550_controler_1/FRAME_OUT<205>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_210  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_210/CLK ),
    .I(\LM4550_controler_1/n0200 [10]),
    .O(\LM4550_controler_1/FRAME_OUT[210] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \LM4550_controler_1/Mmux_n020017  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(\LM4550_controler_1/DIN_REG [6]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [10])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 32'hCC00CC00 ))
  \LM4550_controler_1/Mmux_n020021  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/DIN_REG [7]),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0200 [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_211  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_211/CLK ),
    .I(\LM4550_controler_1/n0200 [11]),
    .O(\LM4550_controler_1/FRAME_OUT[211] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_208  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_208/CLK ),
    .I(\LM4550_controler_1/n0200 [8]),
    .O(\LM4550_controler_1/FRAME_OUT[208] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 64'hC0C0C0C0C0C0C0C0 ))
  \LM4550_controler_1/Mmux_n0200151  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR2(\LM4550_controler_1/DIN_REG [4]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 32'hCC00CC00 ))
  \LM4550_controler_1/Mmux_n0200161  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/DIN_REG [5]),
    .ADR1(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0200 [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_209  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_209/CLK ),
    .I(\LM4550_controler_1/n0200 [9]),
    .O(\LM4550_controler_1/FRAME_OUT[209] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_206  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_206/CLK ),
    .I(\LM4550_controler_1/n0200 [6]),
    .O(\LM4550_controler_1/FRAME_OUT[206] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 64'hF000F000F000F000 ))
  \LM4550_controler_1/Mmux_n0200131  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR3(\LM4550_controler_1/DIN_REG [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 32'hA0A0A0A0 ))
  \LM4550_controler_1/Mmux_n0200141  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/DIN_REG [3]),
    .ADR2(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0200 [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_207  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_207/CLK ),
    .I(\LM4550_controler_1/n0200 [7]),
    .O(\LM4550_controler_1/FRAME_OUT[207] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_204  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_204/CLK ),
    .I(\LM4550_controler_1/n0200 [4]),
    .O(\LM4550_controler_1/FRAME_OUT[204] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 64'hF000F000F000F000 ))
  \LM4550_controler_1/Mmux_n0200111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR2(\LM4550_controler_1/DIN_REG [0]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0200 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 32'hFF000000 ))
  \LM4550_controler_1/Mmux_n0200121  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/DIN_REG [1]),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/n0200 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_205  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_205/CLK ),
    .I(\LM4550_controler_1/n0200 [5]),
    .O(\LM4550_controler_1/FRAME_OUT[205] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y33" ),
    .INIT ( 64'hEEFF0FFFFFFF0FFF ))
  \ioports16_1/Mmux__n0514101111  (
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR0(\uart_1/dout [5]),
    .ADR5(\uart_1/dout [4]),
    .ADR1(\uart_1/dout [6]),
    .ADR2(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR3(\uart_1/rxready_12496 ),
    .O(\ioports16_1/Mmux__n051410111 )
  );
  X_BUF   \ioports16_1/state_FSM_FFd14/ioports16_1/state_FSM_FFd14_CMUX_Delay  (
    .I(\ioports16_1/state_FSM_FFd12_pack_8 ),
    .O(\ioports16_1/state_FSM_FFd12_12545 )
  );
  X_BUF   \ioports16_1/state_FSM_FFd14/ioports16_1/state_FSM_FFd14_BMUX_Delay  (
    .I(\ioports16_1/_n1212_inv ),
    .O(\ioports16_1/_n1212_inv_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd14/CLK ),
    .I(\ioports16_1/state_FSM_FFd14-In ),
    .O(\ioports16_1/state_FSM_FFd14_12544 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 64'h0F0F4F0F00004000 ))
  \ioports16_1/state_FSM_FFd14-In1  (
    .ADR2(\uart_1/rxready_12496 ),
    .ADR0(\uart_1/dout [4]),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/state_FSM_FFd14_12544 ),
    .ADR4(\uart_1/dout [6]),
    .ADR1(\uart_1/dout [5]),
    .O(\ioports16_1/state_FSM_FFd14-In )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd11/CLK ),
    .I(\ioports16_1/state_FSM_FFd11-In ),
    .O(\ioports16_1/state_FSM_FFd11_12498 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \ioports16_1/state_FSM_FFd11-In1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\uart_1/rxready_12496 ),
    .ADR4(\ioports16_1/state_FSM_FFd11_12498 ),
    .ADR1(\ioports16_1/state_FSM_FFd12_12545 ),
    .ADR5(1'b1),
    .O(\ioports16_1/state_FSM_FFd11-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 32'hAACCAACC ))
  \ioports16_1/state_FSM_FFd12-In1  (
    .ADR2(1'b1),
    .ADR0(\ioports16_1/state_FSM_FFd14_12544 ),
    .ADR3(\uart_1/rxready_12496 ),
    .ADR4(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd12_12545 ),
    .O(\ioports16_1/state_FSM_FFd12-In )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd12/CLK ),
    .I(\ioports16_1/state_FSM_FFd12-In ),
    .O(\ioports16_1/state_FSM_FFd12_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd10/CLK ),
    .I(\ioports16_1/state_FSM_FFd10-In ),
    .O(\ioports16_1/state_FSM_FFd10_12497 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 64'hDDDD8888DDDD8888 ))
  \ioports16_1/state_FSM_FFd10-In1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\uart_1/rxready_12496 ),
    .ADR4(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR1(\ioports16_1/state_FSM_FFd11_12498 ),
    .ADR5(1'b1),
    .O(\ioports16_1/state_FSM_FFd10-In )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 32'h88888888 ))
  \ioports16_1/state__n1212_inv1  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\uart_1/rxready_12496 ),
    .ADR3(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd11_12498 ),
    .O(\ioports16_1/_n1212_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 1'b0 ))
  \ioports16_1/state_FSM_FFd9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/state_FSM_FFd9/CLK ),
    .I(\ioports16_1/state_FSM_FFd9-In ),
    .O(\ioports16_1/state_FSM_FFd9_13967 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y36" ),
    .INIT ( 64'h8000000000000000 ))
  \ioports16_1/state_FSM_FFd9-In1  (
    .ADR0(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR5(\uart_1/rxready_12496 ),
    .ADR4(\ioports16_1/address [0]),
    .ADR2(\ioports16_1/address [3]),
    .ADR3(\ioports16_1/address [2]),
    .ADR1(\ioports16_1/address [1]),
    .O(\ioports16_1/state_FSM_FFd9-In )
  );
  X_BUF   \uart_1/txdata<6>/uart_1/txdata<6>_DMUX_Delay  (
    .I(\uart_1/txdata<7>_pack_9 ),
    .O(\uart_1/txdata [7])
  );
  X_BUF   \uart_1/txdata<6>/uart_1/txdata<6>_CMUX_Delay  (
    .I(\uart_1/txdata<5>_pack_7 ),
    .O(\uart_1/txdata [5])
  );
  X_BUF   \uart_1/txdata<6>/uart_1/txdata<6>_BMUX_Delay  (
    .I(\uart_1/txdata<3>_pack_5 ),
    .O(\uart_1/txdata [3])
  );
  X_BUF   \uart_1/txdata<6>/uart_1/txdata<6>_AMUX_Delay  (
    .I(\uart_1/txdata<1>_pack_4 ),
    .O(\uart_1/txdata [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_6  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_6/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<6> ),
    .O(\uart_1/txdata [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hAAAAFF00AAAAFF00 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT71  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\uart_1/statetx_12470 ),
    .ADR3(\ioports16_1/dataout [6]),
    .ADR0(\uart_1/txdata [7]),
    .ADR5(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 32'hF0F0CCCC ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT81  (
    .ADR1(\ioports16_1/dataout [7]),
    .ADR2(\uart_1/txdata [8]),
    .ADR4(\uart_1/statetx_12470 ),
    .ADR3(1'b1),
    .ADR0(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_7  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_7/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<7> ),
    .O(\uart_1/txdata<7>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_4  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_4/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<4> ),
    .O(\uart_1/txdata [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hCCFFCC00CCFFCC00 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT51  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR4(\ioports16_1/dataout [4]),
    .ADR1(\uart_1/txdata [5]),
    .ADR5(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 32'hAAF0AAF0 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT61  (
    .ADR2(\ioports16_1/dataout [5]),
    .ADR0(\uart_1/txdata [6]),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_5  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_5/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<5> ),
    .O(\uart_1/txdata<5>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_2  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_2/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<2> ),
    .O(\uart_1/txdata [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hCCF0CCF0CCF0CCF0 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT31  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR2(\ioports16_1/dataout [2]),
    .ADR1(\uart_1/txdata [3]),
    .ADR5(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 32'hAAFFAA00 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT41  (
    .ADR4(\ioports16_1/dataout [3]),
    .ADR0(\uart_1/txdata [4]),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_3  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_3/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<3> ),
    .O(\uart_1/txdata<3>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_0  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_0/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<0> ),
    .O(\uart_1/txdata [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 64'hCFC0CFC0CFC0CFC0 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT11  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\uart_1/statetx_12470 ),
    .ADR3(\ioports16_1/dataout [0]),
    .ADR1(\uart_1/txdata [1]),
    .ADR5(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 32'hAFAFA0A0 ))
  \uart_1/Mmux_statetx_txdata[8]_wide_mux_60_OUT21  (
    .ADR4(\ioports16_1/dataout [1]),
    .ADR0(\uart_1/txdata [2]),
    .ADR2(\uart_1/statetx_12470 ),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y59" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_1  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_1/CLK ),
    .I(\uart_1/statetx_txdata[8]_wide_mux_60_OUT<1> ),
    .O(\uart_1/txdata<1>_pack_4 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ioports16_1/byte1<3>/ioports16_1/byte1<3>_AMUX_Delay  (
    .I(\ioports16_1/_n1208_inv ),
    .O(\ioports16_1/_n1208_inv_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_3  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_3/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_3/IN ),
    .O(\ioports16_1/byte1 [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_2  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_2/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_2/IN ),
    .O(\ioports16_1/byte1 [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_1  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_1/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_1/IN ),
    .O(\ioports16_1/byte1 [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/byte1_0  (
    .CE(\ioports16_1/_n1212_inv_0 ),
    .CLK(\NlwBufferSignal_ioports16_1/byte1_0/CLK ),
    .I(\NlwBufferSignal_ioports16_1/byte1_0/IN ),
    .O(\ioports16_1/byte1 [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y35" ),
    .INIT ( 64'hFFFF55FFFFFF55FF ))
  \ioports16_1/Mmux__n0664291311  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\uart_1/rxready_12496 ),
    .ADR0(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR5(1'b1),
    .O(\ioports16_1/Mmux__n066429131 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y35" ),
    .INIT ( 32'hCC00CC00 ))
  \ioports16_1/state__n1208_inv1  (
    .ADR0(1'b1),
    .ADR1(\ioports16_1/state_FSM_FFd12_12545 ),
    .ADR2(1'b1),
    .ADR3(\uart_1/rxready_12496 ),
    .ADR4(1'b1),
    .O(\ioports16_1/_n1208_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 64'hA2A0AAA0A2A0AAA0 ))
  \ioports16_1/state_state[5]_enout_Select_143_o2  (
    .ADR5(1'b1),
    .ADR0(\ioports16_1/enout_12472 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/datain[6]_GND_7_o_equal_12_o ),
    .ADR1(\uart_1/rxready_12496 ),
    .ADR2(\ioports16_1/state_state[5]_enout_Select_143_o ),
    .O(\ioports16_1/state_state[5]_enout_Select_143_o1_14372 )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 1'b0 ))
  \ioports16_1/enout  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/enout/CLK ),
    .I(\ioports16_1/state[5]_enout_Select_143_o ),
    .O(\ioports16_1/enout_12472 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y52" ),
    .INIT ( 64'hFFFFFFFF0000FFFC ))
  \ioports16_1/state_state[5]_enout_Select_143_o4  (
    .ADR0(1'b1),
    .ADR4(\uart_1/statetx_12470 ),
    .ADR3(\ioports16_1/state_FSM_FFd4_12442 ),
    .ADR1(\ioports16_1/state_FSM_FFd2_12443 ),
    .ADR2(\ioports16_1/state_state[5]_enout_Select_143_o2_14324 ),
    .ADR5(\ioports16_1/state_state[5]_enout_Select_143_o1_14372 ),
    .O(\ioports16_1/state[5]_enout_Select_143_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_8  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_8/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_8/IN ),
    .O(\uart_1/rxdata [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_7  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_7/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_7/IN ),
    .O(\uart_1/rxdata [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_6  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_6/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_6/IN ),
    .O(\uart_1/rxdata [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y38" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_5  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_5/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_5/IN ),
    .O(\uart_1/rxdata [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hCC00CCF0CC00CC00 ))
  \ioports16_1/Mmux__n091871_SW0  (
    .ADR0(1'b1),
    .ADR5(\ioports16_1/datatoout[17] ),
    .ADR2(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR3(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR4(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR1(\ioports16_1/datatoout[1] ),
    .O(N23)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_1  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_1/CLK ),
    .I(\ioports16_1/_n0918 [1]),
    .O(\ioports16_1/dataout [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hF0F0FFFFF0F088A0 ))
  \ioports16_1/Mmux__n091871  (
    .ADR0(\ioports16_1/Mmux__n09184121 ),
    .ADR3(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR1(\ioports16_1/datatoout[8] ),
    .ADR2(\ioports16_1/dataout [1]),
    .ADR4(\uart_1/statetx_12470 ),
    .ADR5(N23),
    .O(\ioports16_1/_n0918 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hAAAA00CCAAAA0000 ))
  \ioports16_1/Mmux__n091881_SW0  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/datatoout<16>_0 ),
    .ADR5(\ioports16_1/state_FSM_FFd7_12606 ),
    .ADR4(\ioports16_1/state_FSM_FFd3_12444 ),
    .ADR3(\ioports16_1/state_FSM_FFd13_12605 ),
    .ADR0(\ioports16_1/datatoout[0] ),
    .O(N21)
  );
  X_FF #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 1'b0 ))
  \ioports16_1/dataout_0  (
    .CE(\ioports16_1/reset_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/dataout_0/CLK ),
    .I(\ioports16_1/_n0918 [0]),
    .O(\ioports16_1/dataout [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y50" ),
    .INIT ( 64'hFFFFFFD000FF0080 ))
  \ioports16_1/Mmux__n091881  (
    .ADR2(\ioports16_1/Mmux__n09184121 ),
    .ADR0(\ioports16_1/state_FSM_FFd5_12599 ),
    .ADR1(\ioports16_1/datatoout[8] ),
    .ADR5(\ioports16_1/dataout [0]),
    .ADR3(\uart_1/statetx_12470 ),
    .ADR4(N21),
    .O(\ioports16_1/_n0918 [0])
  );
  X_BUF   \ioports16_1/address<3>/ioports16_1/address<3>_DMUX_Delay  (
    .I(\ioports16_1/_n0421 ),
    .O(\ioports16_1/_n0421_0 )
  );
  X_BUF   \ioports16_1/address<3>/ioports16_1/address<3>_BMUX_Delay  (
    .I(\ioports16_1/_n0443 ),
    .O(\ioports16_1/_n0443_0 )
  );
  X_BUF   \ioports16_1/address<3>/ioports16_1/address<3>_AMUX_Delay  (
    .I(\ioports16_1/_n0430 ),
    .O(\ioports16_1/_n0430_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 1'b0 ))
  \ioports16_1/address_3  (
    .CE(\ioports16_1/_n1186_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/address_3/CLK ),
    .I(\NlwBufferSignal_ioports16_1/address_3/IN ),
    .O(\ioports16_1/address [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 64'h0500000005000000 ))
  \ioports16_1/_n0425<3>1  (
    .ADR1(1'b1),
    .ADR2(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [1]),
    .ADR4(\ioports16_1/address [3]),
    .ADR0(\ioports16_1/address [2]),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0425 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 32'h50000000 ))
  \ioports16_1/_n0421<3>1  (
    .ADR1(1'b1),
    .ADR2(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [1]),
    .ADR4(\ioports16_1/address [3]),
    .ADR0(\ioports16_1/address [2]),
    .O(\ioports16_1/_n0421 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 1'b0 ))
  \ioports16_1/address_2  (
    .CE(\ioports16_1/_n1186_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/address_2/CLK ),
    .I(\NlwBufferSignal_ioports16_1/address_2/IN ),
    .O(\ioports16_1/address [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 64'h0000040000000000 ))
  \ioports16_1/state__n1186_inv1  (
    .ADR5(\uart_1/dout [5]),
    .ADR2(\uart_1/dout [4]),
    .ADR1(\uart_1/rxready_12496 ),
    .ADR0(\uart_1/dout [6]),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(reset_0),
    .O(\ioports16_1/_n1186_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 1'b0 ))
  \ioports16_1/address_1  (
    .CE(\ioports16_1/_n1186_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/address_1/CLK ),
    .I(\NlwBufferSignal_ioports16_1/address_1/IN ),
    .O(\ioports16_1/address [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 64'h8080000080800000 ))
  \ioports16_1/address[3]_PWR_7_o_equal_77_o<3>1  (
    .ADR3(1'b1),
    .ADR0(\ioports16_1/address [0]),
    .ADR2(\ioports16_1/address [3]),
    .ADR4(\ioports16_1/address [1]),
    .ADR1(\ioports16_1/address [2]),
    .ADR5(1'b1),
    .O(\ioports16_1/address[3]_PWR_7_o_equal_77_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 32'h01010000 ))
  \ioports16_1/_n0443<3>1  (
    .ADR3(1'b1),
    .ADR0(\ioports16_1/address [0]),
    .ADR2(\ioports16_1/address [3]),
    .ADR4(\ioports16_1/address [1]),
    .ADR1(\ioports16_1/address [2]),
    .O(\ioports16_1/_n0443 )
  );
  X_FF #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 1'b0 ))
  \ioports16_1/address_0  (
    .CE(\ioports16_1/_n1186_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/address_0/CLK ),
    .I(\NlwBufferSignal_ioports16_1/address_0/IN ),
    .O(\ioports16_1/address [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 64'h0022000000220000 ))
  \ioports16_1/_n0402<3>1  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/address [3]),
    .ADR0(\ioports16_1/address [1]),
    .ADR4(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [2]),
    .ADR5(1'b1),
    .O(\ioports16_1/_n0402 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y37" ),
    .INIT ( 32'h00000044 ))
  \ioports16_1/_n0430<3>1  (
    .ADR2(1'b1),
    .ADR1(\ioports16_1/address [3]),
    .ADR0(\ioports16_1/address [1]),
    .ADR4(\ioports16_1/address [0]),
    .ADR3(\ioports16_1/address [2]),
    .O(\ioports16_1/_n0430 )
  );
  X_BUF   \DUV/block_48kHz/LI_in_LmR<15>/DUV/block_48kHz/LI_in_LmR<15>_BMUX_Delay  (
    .I(\DUV/block_48kHz/LI_in_LmR [17]),
    .O(\DUV/block_48kHz/LI_in_LmR<17>_0 )
  );
  X_BUF   \DUV/block_48kHz/LI_in_LmR<15>/DUV/block_48kHz/LI_in_LmR<15>_AMUX_Delay  (
    .I(\DUV/block_48kHz/LI_in_LmR [16]),
    .O(\DUV/block_48kHz/LI_in_LmR<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_15  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_15/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [15]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_14  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_14/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [14]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_13  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_13/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [13]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_48kHz/seqmult_LmR/reg_H<15>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H<15>_rt_7242 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_17  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_17/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H<15>_rt_7242 ),
    .O(\DUV/block_48kHz/LI_in_LmR [17]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_12  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_12/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [12]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_48kHz/seqmult_LmR/reg_H<14>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_H<14>_rt_7251 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_16  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_16/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H<14>_rt_7251 ),
    .O(\DUV/block_48kHz/LI_in_LmR [16]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_Bi_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_Bi [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_3  (
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_3/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_3/IN ),
    .O(\LM4550_controler_1/STATUS_REG [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_2  (
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_2/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_2/IN ),
    .O(\LM4550_controler_1/STATUS_REG [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_1  (
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_1/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_1/IN ),
    .O(\LM4550_controler_1/STATUS_REG [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATUS_REG_0  (
    .CE(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_0/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_0/IN ),
    .O(\LM4550_controler_1/STATUS_REG [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o/DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o_BMUX_Delay  (
    .I(\DUV/block_48kHz/_n0052 ),
    .O(\DUV/block_48kHz/_n0052_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y55" ),
    .INIT ( 64'h00000A0A00000A0A ))
  \DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR0(\DUV/block_48kHz/flag_ready_LmR_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y55" ),
    .INIT ( 32'hCCCCC4C4 ))
  \DUV/block_48kHz/_n00521  (
    .ADR3(1'b1),
    .ADR1(reset_0),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR0(\DUV/block_48kHz/flag_ready_LmR_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .O(\DUV/block_48kHz/_n0052 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_11  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_11/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [11]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_10  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_10/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [10]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_9  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_9/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [9]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y57" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_8  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_8/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [8]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X30Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/staterx  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/staterx/CLK ),
    .I(\uart_1/staterx_rstpot1_7204 ),
    .O(\uart_1/staterx_13990 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y51" ),
    .INIT ( 64'h00007500000075CC ))
  \uart_1/staterx_rstpot1  (
    .ADR4(reset_0),
    .ADR0(\uart_1/baudrxclock ),
    .ADR1(\uart_1/startrxbit1 ),
    .ADR3(\uart_1/staterx_13990 ),
    .ADR2(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11_0 ),
    .ADR5(\uart_1/rx2_13953 ),
    .O(\uart_1/staterx_rstpot1_7204 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_7  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_7/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [7]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_6  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_6/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [6]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_5  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_5/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [5]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y56" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_4  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_4/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [4]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_3  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_3/CLK ),
    .I(\ioports16_1/_n0471[29] ),
    .O(\ioports16_1/datatoout[3] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'h0000550000005050 ))
  \ioports16_1/Mmux__n0471101  (
    .ADR1(1'b1),
    .ADR0(\uart_1/dout [1]),
    .ADR4(\uart_1/dout [2]),
    .ADR5(\uart_1/dout [0]),
    .ADR2(sw3_IBUF_0),
    .ADR3(\LM4550_controler_1/STATUS_REG [3]),
    .O(\ioports16_1/_n0471[29] )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_2  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_2/CLK ),
    .I(\ioports16_1/_n0471[30] ),
    .O(\ioports16_1/datatoout[2] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'h00000F0C00000300 ))
  \ioports16_1/Mmux__n0471111  (
    .ADR0(1'b1),
    .ADR2(\uart_1/dout [1]),
    .ADR4(\uart_1/dout [2]),
    .ADR1(\uart_1/dout [0]),
    .ADR3(sw2_IBUF_0),
    .ADR5(\LM4550_controler_1/STATUS_REG [2]),
    .O(\ioports16_1/_n0471[30] )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 1'b0 ))
  \ioports16_1/datatoout_1  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_1/CLK ),
    .I(\ioports16_1/_n0471[31] ),
    .O(\ioports16_1/datatoout[1] ),
    .SRST(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'h000000CF000000C0 ))
  \ioports16_1/Mmux__n0471121  (
    .ADR0(1'b1),
    .ADR4(\uart_1/dout [1]),
    .ADR3(\uart_1/dout [2]),
    .ADR2(\uart_1/dout [0]),
    .ADR5(sw1_IBUF_0),
    .ADR1(\LM4550_controler_1/STATUS_REG [1]),
    .O(\ioports16_1/_n0471[31] )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 1'b1 ))
  \ioports16_1/datatoout_0  (
    .CE(\ioports16_1/_n1228_inv ),
    .CLK(\NlwBufferSignal_ioports16_1/datatoout_0/CLK ),
    .I(\ioports16_1/_n0471[32] ),
    .O(\ioports16_1/datatoout[0] ),
    .SSET(\ioports16_1/_n1165 ),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y49" ),
    .INIT ( 64'h00003E3200000E02 ))
  \ioports16_1/Mmux__n0471131  (
    .ADR4(\uart_1/dout [2]),
    .ADR1(\uart_1/dout [1]),
    .ADR2(\uart_1/dout [0]),
    .ADR5(\LM4550_controler_1/STATUS_REG [0]),
    .ADR0(sw0_IBUF_0),
    .ADR3(\LM4550_controler_1/RDY_12333 ),
    .O(\ioports16_1/_n0471[32] )
  );
  X_BUF   \ioports16_1/outb<3>/ioports16_1/outb<3>_BMUX_Delay  (
    .I(\ioports16_1/Mmux__n06642911_pack_2 ),
    .O(\ioports16_1/Mmux__n06642911 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y47" ),
    .INIT ( 64'h1010101010101010 ))
  \ioports16_1/datain[6]_GND_7_o_equal_12_o<6>1  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR1(\uart_1/dout [6]),
    .ADR2(\uart_1/dout [4]),
    .ADR0(\uart_1/dout [5]),
    .ADR5(1'b1),
    .O(\ioports16_1/datain[6]_GND_7_o_equal_12_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X30Y47" ),
    .INIT ( 32'h10000000 ))
  \ioports16_1/Mmux__n066429111  (
    .ADR3(\uart_1/rxready_12496 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR1(\uart_1/dout [6]),
    .ADR2(\uart_1/dout [4]),
    .ADR0(\uart_1/dout [5]),
    .O(\ioports16_1/Mmux__n06642911_pack_2 )
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y47" ),
    .INIT ( 1'b1 ))
  \ioports16_1/outb_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outb_3/CLK ),
    .I(\ioports16_1/_n0846 [3]),
    .O(\ioports16_1/outb [3]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y47" ),
    .INIT ( 64'hFFEAFFAAFFC0FFAA ))
  \ioports16_1/Mmux__n08462911  (
    .ADR5(\ioports16_1/Mmux__n066429131 ),
    .ADR4(\ioports16_1/_n0421_0 ),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .ADR0(\ioports16_1/outb [3]),
    .ADR1(\uart_1/dout [3]),
    .ADR3(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n0846 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_4  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_4/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_4/IN ),
    .O(\uart_1/rxdata [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_3  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_3/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_3/IN ),
    .O(\uart_1/rxdata [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_2  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_2/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_2/IN ),
    .O(\uart_1/rxdata [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X30Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/rxdata_1  (
    .CE(\uart_1/_n0242_inv ),
    .CLK(\NlwBufferSignal_uart_1/rxdata_1/CLK ),
    .I(\NlwBufferSignal_uart_1/rxdata_1/IN ),
    .O(\uart_1/rxdata [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y45" ),
    .INIT ( 64'h0000AA0000000000 ))
  \uart_1/_n0254_inv1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR5(\uart_1/staterx_13990 ),
    .ADR3(\uart_1/baudrxclock ),
    .ADR0(\uart_1/rx3_13991 ),
    .ADR4(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11_0 ),
    .O(\uart_1/_n0254_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 1'b0 ))
  \uart_1/txdata_8  (
    .CE(\uart_1/_n0266_inv_12500 ),
    .CLK(\NlwBufferSignal_uart_1/txdata_8/CLK ),
    .I(1'b1),
    .O(\uart_1/txdata [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y62" ),
    .INIT ( 64'hFFFCFFFCFFFCFFFC ))
  \DUV/block_48kHz/seqmult_LmR/n0027<7>_SW0  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/Q [7]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/Q [6]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/Q [5]),
    .O(N37)
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/_n0111_inv/DUV/block_48kHz/seqmult_LmR/_n0111_inv_AMUX_Delay  (
    .I(\DUV/block_48kHz/flag_ready_LmR_7436 ),
    .O(\DUV/block_48kHz/flag_ready_LmR_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 64'h0F0FF0F00F0FF0F0 ))
  \DUV/block_48kHz/seqmult_LmR/_n0111_inv1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/_n0111_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 32'hFFFFF0F0 ))
  \DUV/block_48kHz/flag_ready_LmR_rstpot  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .O(\DUV/block_48kHz/flag_ready_LmR_rstpot_7433 )
  );
  X_FF #(
    .LOC ( "SLICE_X31Y55" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/flag_ready_LmR  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/flag_ready_LmR/CLK ),
    .I(\DUV/block_48kHz/flag_ready_LmR_rstpot_7433 ),
    .O(\DUV/block_48kHz/flag_ready_LmR_7436 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_B<4>/DUV/block_48kHz/seqmult_LmR/reg_B<4>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B [4]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B<4>_0 )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_B<4>/DUV/block_48kHz/seqmult_LmR/reg_B<4>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B<2>_pack_4 ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [2])
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/reg_B<4>/DUV/block_48kHz/seqmult_LmR/reg_B<4>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_4/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \DUV/block_48kHz/seqmult_LmR/mux411  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/fa_sum<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 32'hA0A0A0A0 ))
  \DUV/block_48kHz/seqmult_LpR/mux411  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/fa_sum<0>_0 ),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_4/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<4> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_3/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hAAFFAA00AAFFAA00 ))
  \DUV/block_48kHz/seqmult_LmR/mux311  (
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_Bi [3]),
    .ADR1(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/reg_B [4]),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 32'hF0CCF0CC ))
  \DUV/block_48kHz/seqmult_LmR/mux211  (
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_Bi [2]),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR0(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [3]),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_2/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B<2>_pack_4 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_1/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 64'hF5F5A0A0F5F5A0A0 ))
  \DUV/block_48kHz/seqmult_LmR/mux1111  (
    .ADR1(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/reg_Bi [1]),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/reg_B [2]),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 32'hEE44EE44 ))
  \DUV/block_48kHz/seqmult_LmR/mux111  (
    .ADR1(\DUV/block_48kHz/seqmult_LmR/reg_Bi [0]),
    .ADR0(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LmR/reg_B [1]),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_B_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_0/CLK ),
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_B [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_5  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_5/CLK ),
    .I(\dds_test_signal/_n0020 [5]),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<5>_mand ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y12" ),
    .INIT ( 64'h847B21DEC43B34CA ))
  \dds_test_signal/Mram_sineLUT51  (
    .ADR3(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [15]),
    .ADR4(\dds_test_signal/phasereg [16]),
    .ADR0(\dds_test_signal/phasereg [14]),
    .ADR2(\dds_test_signal/phasereg [13]),
    .ADR5(\dds_test_signal/phasereg [12]),
    .O(\dds_test_signal/_n0020 [5])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_1  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_1/CLK ),
    .I(\dds_test_signal/_n0020 [1]),
    .O(\Mmult_n0132_P9out<6>_x_test440Hz<1>_mand ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y12" ),
    .INIT ( 64'h7E4BF3401F38F87A ))
  \dds_test_signal/Mram_sineLUT111  (
    .ADR3(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [12]),
    .ADR0(\dds_test_signal/phasereg [16]),
    .ADR5(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .ADR2(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [1])
  );
  X_FF #(
    .LOC ( "SLICE_X31Y45" ),
    .INIT ( 1'b0 ))
  \uart_1/rxready  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/rxready/CLK ),
    .I(\uart_1/rxready_rstpot_7346 ),
    .O(\uart_1/rxready_12496 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y45" ),
    .INIT ( 64'hFFF0FFF004000000 ))
  \uart_1/rxready_rstpot  (
    .ADR3(\uart_1/staterx_13990 ),
    .ADR2(reset_0),
    .ADR1(\uart_1/baudrxclock ),
    .ADR5(\uart_1/rxready_12496 ),
    .ADR4(\uart_1/rx3_13991 ),
    .ADR0(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11_0 ),
    .O(\uart_1/rxready_rstpot_7346 )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y39" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outf_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outf_1/CLK ),
    .I(\ioports16_1/_n1024 [1]),
    .O(\ioports16_1/outf [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y39" ),
    .INIT ( 64'hFCCCF000F000F000 ))
  \ioports16_1/Mmux__n10243111  (
    .ADR0(1'b1),
    .ADR3(\ioports16_1/Mmux__n10241011 ),
    .ADR1(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR2(\ioports16_1/outf [1]),
    .ADR4(\uart_1/dout [1]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1024 [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y39" ),
    .INIT ( 64'h1015BABFFAFFFAFF ))
  \ioports16_1/Mmux__n102410111  (
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\uart_1/rxready_12496 ),
    .ADR4(\ioports16_1/datain[6]_GND_7_o_equal_12_o ),
    .ADR2(\ioports16_1/state_FSM_FFd10_12497 ),
    .ADR1(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR3(\ioports16_1/state_FSM_FFd1_12618 ),
    .O(\ioports16_1/Mmux__n10241011 )
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y39" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outf_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outf_0/CLK ),
    .I(\ioports16_1/_n1024 [0]),
    .O(\ioports16_1/outf [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y39" ),
    .INIT ( 64'hFFFFA000A000A000 ))
  \ioports16_1/Mmux__n10243211  (
    .ADR1(1'b1),
    .ADR4(\ioports16_1/Mmux__n10241011 ),
    .ADR3(\ioports16_1/address[3]_PWR_7_o_equal_77_o ),
    .ADR5(\ioports16_1/outf [0]),
    .ADR0(\uart_1/dout [0]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1024 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_3  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_3/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_3/IN ),
    .O(\uart_1/dout [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_2  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_2/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_2/IN ),
    .O(\uart_1/dout [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_1  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_1/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_1/IN ),
    .O(\uart_1/dout [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y41" ),
    .INIT ( 1'b0 ))
  \uart_1/dout_0  (
    .CE(\uart_1/_n0254_inv ),
    .CLK(\NlwBufferSignal_uart_1/dout_0/CLK ),
    .I(\NlwBufferSignal_uart_1/dout_0/IN ),
    .O(\uart_1/dout [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_7  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_7/CLK ),
    .I(\dds_test_signal/_n0020 [7]),
    .O(\test440Hz[7] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 64'hCCCCCCCCCCCCCCC8 ))
  \dds_test_signal/Mram_sineLUT71  (
    .ADR1(\dds_test_signal/phasereg [17]),
    .ADR2(\dds_test_signal/phasereg [12]),
    .ADR3(\dds_test_signal/phasereg [13]),
    .ADR0(\dds_test_signal/phasereg [14]),
    .ADR5(\dds_test_signal/phasereg [15]),
    .ADR4(\dds_test_signal/phasereg [16]),
    .O(\dds_test_signal/_n0020 [7])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_6  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_6/CLK ),
    .I(\dds_test_signal/_n0020 [6]),
    .O(\test440Hz[6] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 64'h9999955555666664 ))
  \dds_test_signal/Mram_sineLUT61  (
    .ADR0(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [16]),
    .ADR2(\dds_test_signal/phasereg [12]),
    .ADR3(\dds_test_signal/phasereg [13]),
    .ADR4(\dds_test_signal/phasereg [14]),
    .ADR5(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [6])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_4  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_4/CLK ),
    .I(\dds_test_signal/_n0020 [4]),
    .O(\test440Hz[4] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 64'hF10F0FF82D872D86 ))
  \dds_test_signal/Mram_sineLUT41  (
    .ADR2(\dds_test_signal/phasereg [17]),
    .ADR5(\dds_test_signal/phasereg [12]),
    .ADR4(\dds_test_signal/phasereg [16]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR0(\dds_test_signal/phasereg [13]),
    .ADR1(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [4])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_0  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_0/CLK ),
    .I(\dds_test_signal/_n0020 [0]),
    .O(\test440Hz[0] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y13" ),
    .INIT ( 64'h0303C0C0F3CFFF0C ))
  \dds_test_signal/Mram_sineLUT12  (
    .ADR0(1'b1),
    .ADR1(\dds_test_signal/phasereg [16]),
    .ADR5(\dds_test_signal/phasereg [12]),
    .ADR2(\dds_test_signal/phasereg [15]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [13]),
    .O(\dds_test_signal/_n0020 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outb_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outb_2/CLK ),
    .I(\ioports16_1/_n0846 [2]),
    .O(\ioports16_1/outb [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 64'hFCF5CC00F0F50000 ))
  \ioports16_1/Mmux__n08463011  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR3(\ioports16_1/_n0421_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/outb [2]),
    .ADR1(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0846 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outb_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outb_1/CLK ),
    .I(\ioports16_1/_n0846 [1]),
    .O(\ioports16_1/outb [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 64'hFF8888888C8C8C8C ))
  \ioports16_1/Mmux__n08463111  (
    .ADR0(\ioports16_1/Mmux__n051410111 ),
    .ADR5(\ioports16_1/_n0421_0 ),
    .ADR2(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR1(\ioports16_1/outb [1]),
    .ADR4(\uart_1/dout [1]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0846 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outb_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outb_0/CLK ),
    .I(\ioports16_1/_n0846 [0]),
    .O(\ioports16_1/outb [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y48" ),
    .INIT ( 64'hFCCCCCCCF0004444 ))
  \ioports16_1/Mmux__n08463211  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0421_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR1(\ioports16_1/outb [0]),
    .ADR2(\uart_1/dout [0]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0846 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_207  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_207/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_207/IN ),
    .O(\LM4550_controler_1/FRAME_IN[207] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_206  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_206/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_206/IN ),
    .O(\LM4550_controler_1/FRAME_IN[206] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_205  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_205/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_205/IN ),
    .O(\LM4550_controler_1/FRAME_IN[205] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_204  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_204/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_204/IN ),
    .O(\LM4550_controler_1/FRAME_IN[204] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_3  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_3/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [3]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_2  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_2/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [2]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_1  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_1/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [1]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X31Y54" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LmR_0  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_0/IN ),
    .O(\DUV/block_48kHz/LI_in_LmR [0]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/interpol4x_LpR/r2<17>/DUV/interpol4x_LpR/r2<17>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [18]),
    .O(\DUV/interpol4x_LpR/diff<18>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r2<17>/DUV/interpol4x_LpR/r2<17>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [17]),
    .O(\DUV/interpol4x_LpR/diff<17>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r2<17>/DUV/interpol4x_LpR/r2<17>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/diff [16]),
    .O(\DUV/interpol4x_LpR/diff<16>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_17  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_17/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r2_17/IN ),
    .O(\DUV/interpol4x_LpR/r2 [17]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_16  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_16/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r2_16/IN ),
    .O(\DUV/interpol4x_LpR/r2 [16]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X32Y44" ))
  \DUV/interpol4x_LpR/Msub_diff_xor<18>  (
    .CI(\DUV/interpol4x_LpR/Msub_diff_cy[15] ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[3]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[1]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_DI[3]_UNCONNECTED , \NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_DI[2]_UNCONNECTED , 
\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<1> , \NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<0> }),
    .O({\NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_O[3]_UNCONNECTED , \DUV/interpol4x_LpR/diff [18], \DUV/interpol4x_LpR/diff [17], 
\DUV/interpol4x_LpR/diff [16]}),
    .S({\NLW_DUV/interpol4x_LpR/Msub_diff_xor<18>_S[3]_UNCONNECTED , \DUV/interpol4x_LpR/Msub_diff_lut [18], \DUV/interpol4x_LpR/Msub_diff_lut [17], 
\DUV/interpol4x_LpR/Msub_diff_lut [16]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 64'hCCCCCCCC33333333 ))
  \DUV/interpol4x_LpR/Msub_diff_lut<18>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/interpol4x_LpR/r1 [17]),
    .ADR1(\DUV/interpol4x_LpR/r2 [17]),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [18])
  );
  X_FF #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_17  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_17/CLK ),
    .I(\DUV/block_48kHz/LI_in_LpR<17>_rt_7517 ),
    .O(\DUV/interpol4x_LpR/r1 [17]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \DUV/interpol4x_LpR/Msub_diff_lut<17>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [17]),
    .ADR2(\DUV/interpol4x_LpR/r2 [17]),
    .ADR5(1'b1),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [17])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_48kHz/LI_in_LpR<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\DUV/block_48kHz/LI_in_LpR [17]),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/LI_in_LpR<17>_rt_7517 )
  );
  X_FF #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_16  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_16/CLK ),
    .I(\DUV/block_48kHz/LI_in_LpR<16>_rt_7496 ),
    .O(\DUV/interpol4x_LpR/r1 [16]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \DUV/interpol4x_LpR/Msub_diff_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [16]),
    .ADR3(\DUV/interpol4x_LpR/r2 [16]),
    .ADR5(1'b1),
    .O(\DUV/interpol4x_LpR/Msub_diff_lut [16])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y44" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_48kHz/LI_in_LpR<16>_rt  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\DUV/block_48kHz/LI_in_LpR [16]),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/LI_in_LpR<16>_rt_7496 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y13" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_2  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_2/CLK ),
    .I(\dds_test_signal/_n0020 [2]),
    .O(\Mmult_n0132_P9out<0>_x_test440Hz<2>_mand ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y13" ),
    .INIT ( 64'hCEA1719EE29D3E50 ))
  \dds_test_signal/Mram_sineLUT21  (
    .ADR3(\dds_test_signal/phasereg [17]),
    .ADR1(\dds_test_signal/phasereg [13]),
    .ADR2(\dds_test_signal/phasereg [12]),
    .ADR0(\dds_test_signal/phasereg [15]),
    .ADR5(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [16]),
    .O(\dds_test_signal/_n0020 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_11/CLK ),
    .I(\ioports16_1/_n0700 [11]),
    .O(\ioports16_1/out2 [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 64'hFFC0D1C0FF001100 ))
  \ioports16_1/Mmux__n07002111  (
    .ADR4(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0443_0 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out2 [11]),
    .ADR2(\ioports16_1/byte1 [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [11])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_10/CLK ),
    .I(\ioports16_1/_n0700 [10]),
    .O(\ioports16_1/out2 [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 64'hEAEAC0E2AAAA0022 ))
  \ioports16_1/Mmux__n07002211  (
    .ADR4(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0443_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR0(\ioports16_1/out2 [10]),
    .ADR2(\ioports16_1/byte1 [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [10])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_9/CLK ),
    .I(\ioports16_1/_n0700 [9]),
    .O(\ioports16_1/out2 [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 64'hFF808080FFD58080 ))
  \ioports16_1/Mmux__n07002311  (
    .ADR3(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0443_0 ),
    .ADR5(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out2 [9]),
    .ADR1(\ioports16_1/byte1 [1]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_8/CLK ),
    .I(\ioports16_1/_n0700 [8]),
    .O(\ioports16_1/out2 [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y35" ),
    .INIT ( 64'hFFFFA303A000A000 ))
  \ioports16_1/Mmux__n07002411  (
    .ADR4(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0443_0 ),
    .ADR1(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/out2 [8]),
    .ADR0(\ioports16_1/byte1 [0]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [8])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 1'b1 ))
  \ioports16_1/outa_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outa_3/CLK ),
    .I(\ioports16_1/_n0664 [3]),
    .O(\ioports16_1/outa [3]),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 64'hFFFBFF88FFF3FF00 ))
  \ioports16_1/Mmux__n06642913  (
    .ADR2(\ioports16_1/Mmux__n066429131 ),
    .ADR1(\ioports16_1/_n0425 ),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .ADR4(\ioports16_1/outa [3]),
    .ADR0(\uart_1/dout [3]),
    .ADR3(\ioports16_1/Mmux__n06642911 ),
    .O(\ioports16_1/_n0664 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outa_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outa_2/CLK ),
    .I(\ioports16_1/_n0664 [2]),
    .O(\ioports16_1/outa [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 64'hECEFA0A0CCCF0000 ))
  \ioports16_1/Mmux__n06643011  (
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR2(\ioports16_1/_n0425 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/outa [2]),
    .ADR0(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0664 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outa_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outa_1/CLK ),
    .I(\ioports16_1/_n0664 [1]),
    .O(\ioports16_1/outa [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 64'hEAC0FBC0AA00BB00 ))
  \ioports16_1/Mmux__n06643111  (
    .ADR0(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0425 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/outa [1]),
    .ADR5(\uart_1/dout [1]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0664 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 1'b0 ))
  \ioports16_1/outa_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/outa_0/CLK ),
    .I(\ioports16_1/_n0664 [0]),
    .O(\ioports16_1/outa [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y47" ),
    .INIT ( 64'hF8F0FBF388008800 ))
  \ioports16_1/Mmux__n06643211  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0425 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/outa [0]),
    .ADR0(\uart_1/dout [0]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0664 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y12" ),
    .INIT ( 1'b0 ))
  \dds_test_signal/outsine_3  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_dds_test_signal/outsine_3/CLK ),
    .I(\dds_test_signal/_n0020 [3]),
    .O(\Mmult_n0132_P9out<1>_x_test440Hz<3>_mand ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y12" ),
    .INIT ( 64'h663436938399CC32 ))
  \dds_test_signal/Mram_sineLUT31  (
    .ADR1(\dds_test_signal/phasereg [17]),
    .ADR3(\dds_test_signal/phasereg [14]),
    .ADR4(\dds_test_signal/phasereg [12]),
    .ADR2(\dds_test_signal/phasereg [16]),
    .ADR5(\dds_test_signal/phasereg [13]),
    .ADR0(\dds_test_signal/phasereg [15]),
    .O(\dds_test_signal/_n0020 [3])
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_204CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_204CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_216CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_216CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_203CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_203CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_215CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_215CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_202CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_202CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_214CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_214CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_201CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_201CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_213CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_213CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<204>/LM4550_controler_1/IN_SHIFT<204>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [216]),
    .O(\LM4550_controler_1/IN_SHIFT<216>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<204>/LM4550_controler_1/IN_SHIFT<204>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<215>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [215])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<204>/LM4550_controler_1/IN_SHIFT<204>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<214>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [214])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<204>/LM4550_controler_1/IN_SHIFT<204>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<213>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [213])
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_204  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_204/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_204/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [204]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<215>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [215]),
    .O(\LM4550_controler_1/IN_SHIFT<215>_rt_7571 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_216  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_216/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<215>_rt_7571 ),
    .O(\LM4550_controler_1/IN_SHIFT [216]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_203  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_203/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_203/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [203]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<214>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [214]),
    .O(\LM4550_controler_1/IN_SHIFT<214>_rt_7579 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_215  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_215/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<214>_rt_7579 ),
    .O(\LM4550_controler_1/IN_SHIFT<215>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_202  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_202/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_202/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [202]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<213>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [213]),
    .O(\LM4550_controler_1/IN_SHIFT<213>_rt_7578 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_214  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_214/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<213>_rt_7578 ),
    .O(\LM4550_controler_1/IN_SHIFT<214>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_201  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_201/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_201/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [201]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<212>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [212]),
    .O(\LM4550_controler_1/IN_SHIFT<212>_rt_7589 )
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_213  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_213/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<212>_rt_7589 ),
    .O(\LM4550_controler_1/IN_SHIFT<213>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/interpol4x_LpR/r1<3>/DUV/interpol4x_LpR/r1<3>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [3]),
    .O(\DUV/interpol4x_LpR/r2<3>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<3>/DUV/interpol4x_LpR/r1<3>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [2]),
    .O(\DUV/interpol4x_LpR/r2<2>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<3>/DUV/interpol4x_LpR/r1<3>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [1]),
    .O(\DUV/interpol4x_LpR/r2<1>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<3>/DUV/interpol4x_LpR/r1<3>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [0]),
    .O(\DUV/interpol4x_LpR/r2<0>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_3  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_3/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_3/IN ),
    .O(\DUV/interpol4x_LpR/r1 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [3]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<3>_rt_7596 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_3  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_3/CLK ),
    .I(\DUV/interpol4x_LpR/r1<3>_rt_7596 ),
    .O(\DUV/interpol4x_LpR/r2 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_2  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_2/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_2/IN ),
    .O(\DUV/interpol4x_LpR/r1 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [2]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<2>_rt_7609 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_2  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_2/CLK ),
    .I(\DUV/interpol4x_LpR/r1<2>_rt_7609 ),
    .O(\DUV/interpol4x_LpR/r2 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_1  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_1/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_1/IN ),
    .O(\DUV/interpol4x_LpR/r1 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [1]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<1>_rt_7601 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_1  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_1/CLK ),
    .I(\DUV/interpol4x_LpR/r1<1>_rt_7601 ),
    .O(\DUV/interpol4x_LpR/r2 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_0  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_0/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_0/IN ),
    .O(\DUV/interpol4x_LpR/r1 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<0>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [0]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<0>_rt_7611 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y40" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_0  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_0/CLK ),
    .I(\DUV/interpol4x_LpR/r1<0>_rt_7611 ),
    .O(\DUV/interpol4x_LpR/r2 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X32Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Bi_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Bi [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/interpol4x_LpR/r1<7>/DUV/interpol4x_LpR/r1<7>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [7]),
    .O(\DUV/interpol4x_LpR/r2<7>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<7>/DUV/interpol4x_LpR/r1<7>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [6]),
    .O(\DUV/interpol4x_LpR/r2<6>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<7>/DUV/interpol4x_LpR/r1<7>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [5]),
    .O(\DUV/interpol4x_LpR/r2<5>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<7>/DUV/interpol4x_LpR/r1<7>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [4]),
    .O(\DUV/interpol4x_LpR/r2<4>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_7  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_7/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_7/IN ),
    .O(\DUV/interpol4x_LpR/r1 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [7]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<7>_rt_7618 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_7  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_7/CLK ),
    .I(\DUV/interpol4x_LpR/r1<7>_rt_7618 ),
    .O(\DUV/interpol4x_LpR/r2 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_6  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_6/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_6/IN ),
    .O(\DUV/interpol4x_LpR/r1 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [6]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<6>_rt_7631 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_6  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_6/CLK ),
    .I(\DUV/interpol4x_LpR/r1<6>_rt_7631 ),
    .O(\DUV/interpol4x_LpR/r2 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_5  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_5/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_5/IN ),
    .O(\DUV/interpol4x_LpR/r1 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [5]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<5>_rt_7623 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_5  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_5/CLK ),
    .I(\DUV/interpol4x_LpR/r1<5>_rt_7623 ),
    .O(\DUV/interpol4x_LpR/r2 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_4  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_4/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_4/IN ),
    .O(\DUV/interpol4x_LpR/r1 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<4>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [4]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<4>_rt_7633 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_4  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_4/CLK ),
    .I(\DUV/interpol4x_LpR/r1<4>_rt_7633 ),
    .O(\DUV/interpol4x_LpR/r2 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \uart_1/startrxbit1/uart_1/startrxbit1_DMUX_Delay  (
    .I(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 ),
    .O(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 64'h0001000000010000 ))
  \uart_1/startrxbit11  (
    .ADR0(\uart_1/bitrxcount [2]),
    .ADR1(\uart_1/bitrxcount [1]),
    .ADR3(\uart_1/bitrxcount [3]),
    .ADR2(\uart_1/bitrxcount [0]),
    .ADR4(\uart_1/rx3_13991 ),
    .ADR5(1'b1),
    .O(\uart_1/startrxbit1 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 32'hEFFFEFFF ))
  \uart_1/Mmux_startrxbit_staterxbc_MUX_22_o111  (
    .ADR0(\uart_1/bitrxcount [2]),
    .ADR1(\uart_1/bitrxcount [1]),
    .ADR3(\uart_1/bitrxcount [3]),
    .ADR2(\uart_1/bitrxcount [0]),
    .ADR4(1'b1),
    .O(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 64'h0000040000000000 ))
  \uart_1/_n0242_inv1  (
    .ADR3(\uart_1/baudrxclock_1 [13]),
    .ADR4(\uart_1/baudrxcount [13]),
    .ADR5(\uart_1/baudrxclock<13>1_14343 ),
    .ADR2(\uart_1/baudrxcount [12]),
    .ADR1(\uart_1/staterx_13990 ),
    .ADR0(\uart_1/startrxbit1 ),
    .O(\uart_1/_n0242_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 64'h0000000040000000 ))
  \uart_1/baudrxclock<13>1  (
    .ADR0(\uart_1/baudrxcount [1]),
    .ADR5(\uart_1/baudrxcount [2]),
    .ADR2(\uart_1/baudrxcount [6]),
    .ADR3(\uart_1/baudrxcount [5]),
    .ADR1(\uart_1/baudrxcount [3]),
    .ADR4(\uart_1/baudrxcount [0]),
    .O(\uart_1/baudrxclock_1 [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y50" ),
    .INIT ( 64'h0000000055000000 ))
  \uart_1/baudrxclock<13>3  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\uart_1/baudrxcount [13]),
    .ADR3(\uart_1/baudrxclock<13>1_14343 ),
    .ADR4(\uart_1/baudrxclock_1 [13]),
    .ADR5(\uart_1/baudrxcount [12]),
    .O(\uart_1/baudrxclock )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_B<3>/DUV/block_48kHz/seqmult_LpR/reg_B<3>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B<2>_pack_3 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [2])
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_B<3>/DUV/block_48kHz/seqmult_LpR/reg_B<3>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_3/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 64'hACACACACACACACAC ))
  \DUV/block_48kHz/seqmult_LpR/mux311  (
    .ADR4(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_Bi [3]),
    .ADR3(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_B<4>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<3> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 32'hFFF00F00 ))
  \DUV/block_48kHz/seqmult_LpR/mux211  (
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_Bi [2]),
    .ADR2(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR1(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B [3]),
    .ADR0(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_2/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<2> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B<2>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_1/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 64'hF3F3C0C0F3F3C0C0 ))
  \DUV/block_48kHz/seqmult_LpR/mux1111  (
    .ADR0(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_Bi [1]),
    .ADR3(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_B [2]),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<1> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 32'hEE22EE22 ))
  \DUV/block_48kHz/seqmult_LpR/mux111  (
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_Bi [0]),
    .ADR1(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1_12690 ),
    .ADR2(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B [1]),
    .ADR4(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_B_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/_n0111_inv ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_0/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B[4]_reg_Bi[4]_mux_25_OUT<0> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_B [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/interpol4x_LpR/r1<15>/DUV/interpol4x_LpR/r1<15>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [15]),
    .O(\DUV/interpol4x_LpR/r2<15>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<15>/DUV/interpol4x_LpR/r1<15>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [14]),
    .O(\DUV/interpol4x_LpR/r2<14>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<15>/DUV/interpol4x_LpR/r1<15>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [13]),
    .O(\DUV/interpol4x_LpR/r2<13>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<15>/DUV/interpol4x_LpR/r1<15>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [12]),
    .O(\DUV/interpol4x_LpR/r2<12>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_15  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_15/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_15/IN ),
    .O(\DUV/interpol4x_LpR/r1 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<15>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [15]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<15>_rt_7662 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_15  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_15/CLK ),
    .I(\DUV/interpol4x_LpR/r1<15>_rt_7662 ),
    .O(\DUV/interpol4x_LpR/r2 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_14  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_14/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_14/IN ),
    .O(\DUV/interpol4x_LpR/r1 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [14]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<14>_rt_7675 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_14  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_14/CLK ),
    .I(\DUV/interpol4x_LpR/r1<14>_rt_7675 ),
    .O(\DUV/interpol4x_LpR/r2 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_13  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_13/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_13/IN ),
    .O(\DUV/interpol4x_LpR/r1 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [13]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<13>_rt_7667 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_13  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_13/CLK ),
    .I(\DUV/interpol4x_LpR/r1<13>_rt_7667 ),
    .O(\DUV/interpol4x_LpR/r2 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_12  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_12/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_12/IN ),
    .O(\DUV/interpol4x_LpR/r1 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [12]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<12>_rt_7677 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y43" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_12  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_12/CLK ),
    .I(\DUV/interpol4x_LpR/r1<12>_rt_7677 ),
    .O(\DUV/interpol4x_LpR/r2 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \uart_1/Mcount_bitrxcount_val/uart_1/Mcount_bitrxcount_val_BMUX_Delay  (
    .I(\uart_1/baudrxcount<2>_pack_4 ),
    .O(\uart_1/baudrxcount [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y51" ),
    .INIT ( 64'hFF0FFF0FFF0FFF0F ))
  \uart_1/Mcount_bitrxcount_val1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(reset_0),
    .ADR2(\uart_1/staterxbc_13823 ),
    .ADR5(1'b1),
    .O(\uart_1/Mcount_bitrxcount_val )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y51" ),
    .INIT ( 32'hFFFF0004 ))
  \uart_1/baudrxcount_2_glue_set  (
    .ADR0(\uart_1/rx2_13953 ),
    .ADR1(\uart_1/startrxbit1 ),
    .ADR4(\uart_1/baudrxcount_2_glue_ce_14395 ),
    .ADR3(reset_0),
    .ADR2(\uart_1/staterxbc_13823 ),
    .O(\uart_1/baudrxcount_2_glue_set_7731 )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_2/CLK ),
    .I(\uart_1/baudrxcount_2_glue_set_7731 ),
    .O(\uart_1/baudrxcount<2>_pack_4 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y51" ),
    .INIT ( 64'h00F000F0CCF0CCF0 ))
  \uart_1/baudrxcount_2_glue_ce  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\uart_1/staterxbc_13823 ),
    .ADR5(\uart_1/baudrxclock ),
    .ADR1(\uart_1/Result<2>1_0 ),
    .ADR2(\uart_1/baudrxcount [2]),
    .O(\uart_1/baudrxcount_2_glue_ce_14395 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<11>/DUV/interpol4x_LpR/r1<11>_DMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [11]),
    .O(\DUV/interpol4x_LpR/r2<11>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<11>/DUV/interpol4x_LpR/r1<11>_CMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [10]),
    .O(\DUV/interpol4x_LpR/r2<10>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<11>/DUV/interpol4x_LpR/r1<11>_BMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [9]),
    .O(\DUV/interpol4x_LpR/r2<9>_0 )
  );
  X_BUF   \DUV/interpol4x_LpR/r1<11>/DUV/interpol4x_LpR/r1<11>_AMUX_Delay  (
    .I(\DUV/interpol4x_LpR/r2 [8]),
    .O(\DUV/interpol4x_LpR/r2<8>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_11  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_11/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_11/IN ),
    .O(\DUV/interpol4x_LpR/r1 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [11]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<11>_rt_7640 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_11  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_11/CLK ),
    .I(\DUV/interpol4x_LpR/r1<11>_rt_7640 ),
    .O(\DUV/interpol4x_LpR/r2 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_10  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_10/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_10/IN ),
    .O(\DUV/interpol4x_LpR/r1 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [10]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<10>_rt_7653 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_10  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_10/CLK ),
    .I(\DUV/interpol4x_LpR/r1<10>_rt_7653 ),
    .O(\DUV/interpol4x_LpR/r2 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_9  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_9/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_9/IN ),
    .O(\DUV/interpol4x_LpR/r1 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [9]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<9>_rt_7645 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_9  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_9/CLK ),
    .I(\DUV/interpol4x_LpR/r1<9>_rt_7645 ),
    .O(\DUV/interpol4x_LpR/r2 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r1_8  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r1_8/CLK ),
    .I(\NlwBufferSignal_DUV/interpol4x_LpR/r1_8/IN ),
    .O(\DUV/interpol4x_LpR/r1 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/interpol4x_LpR/r1<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/interpol4x_LpR/r1 [8]),
    .ADR3(1'b1),
    .O(\DUV/interpol4x_LpR/r1<8>_rt_7655 )
  );
  X_FF #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 1'b0 ))
  \DUV/interpol4x_LpR/r2_8  (
    .CE(clken48kHz_1_12560),
    .CLK(\NlwBufferSignal_DUV/interpol4x_LpR/r2_8/CLK ),
    .I(\DUV/interpol4x_LpR/r1<8>_rt_7655 ),
    .O(\DUV/interpol4x_LpR/r2 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o/DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o_DMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o ),
    .O(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y59" ),
    .INIT ( 64'h0000CCCC0000CCCC ))
  \DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR1(clken48kHz_1_12560),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/start_loadA_AND_45_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y59" ),
    .INIT ( 32'hFFFFFF00 ))
  \DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(reset_0),
    .ADR4(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .ADR2(1'b1),
    .O(\DUV/block_48kHz/seqmult_LmR/reset_loadH_OR_173_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_15/CLK ),
    .I(\ioports16_1/_n0700 [15]),
    .O(\ioports16_1/out2 [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 64'hFF8DFF0588880000 ))
  \ioports16_1/Mmux__n07001711  (
    .ADR3(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0443_0 ),
    .ADR2(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR5(\ioports16_1/out2 [15]),
    .ADR1(\ioports16_1/byte1 [7]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [15])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_14/CLK ),
    .I(\ioports16_1/_n0700 [14]),
    .O(\ioports16_1/out2 [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 64'hFF88FF008D880500 ))
  \ioports16_1/Mmux__n07001811  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0443_0 ),
    .ADR2(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out2 [14]),
    .ADR1(\ioports16_1/byte1 [6]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [14])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_13/CLK ),
    .I(\ioports16_1/_n0700 [13]),
    .O(\ioports16_1/out2 [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 64'hF8F08800FBF38800 ))
  \ioports16_1/Mmux__n07001911  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0443_0 ),
    .ADR5(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out2 [13]),
    .ADR0(\ioports16_1/byte1 [5]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [13])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_12/CLK ),
    .I(\ioports16_1/_n0700 [12]),
    .O(\ioports16_1/out2 [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y35" ),
    .INIT ( 64'hF888F000FB88F300 ))
  \ioports16_1/Mmux__n07002011  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0443_0 ),
    .ADR5(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out2 [12]),
    .ADR0(\ioports16_1/byte1 [4]),
    .ADR4(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [12])
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_212CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_212CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_211CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_211CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_210CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_210CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_209CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_209CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_212  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_212/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_212/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [212]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_211  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_211/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_211/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [211]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_210  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_210/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_210/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [210]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y54" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_209  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_209/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_209/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [209]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y51" ),
    .INIT ( 64'h0F00CCCC0F00CCCC ))
  \uart_1/baudrxcount_5_glue_ce  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(\uart_1/staterxbc_13823 ),
    .ADR2(\uart_1/baudrxclock ),
    .ADR3(\uart_1/Result<5>_0 ),
    .ADR1(\uart_1/baudrxcount [5]),
    .O(\uart_1/baudrxcount_5_glue_ce_14401 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_5/CLK ),
    .I(\uart_1/baudrxcount_5_glue_set_7854 ),
    .O(\uart_1/baudrxcount [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y51" ),
    .INIT ( 64'hFFFFFFFF00000044 ))
  \uart_1/baudrxcount_5_glue_set  (
    .ADR2(1'b1),
    .ADR4(reset_0),
    .ADR0(\uart_1/staterxbc_13823 ),
    .ADR3(\uart_1/rx2_13953 ),
    .ADR1(\uart_1/startrxbit1 ),
    .ADR5(\uart_1/baudrxcount_5_glue_ce_14401 ),
    .O(\uart_1/baudrxcount_5_glue_set_7854 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y51" ),
    .INIT ( 64'h0000CCCCF0F0CCCC ))
  \uart_1/baudrxcount_4_glue_ce  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\uart_1/staterxbc_13823 ),
    .ADR5(\uart_1/baudrxclock ),
    .ADR2(\uart_1/Result<4>_0 ),
    .ADR1(\uart_1/baudrxcount [4]),
    .O(\uart_1/baudrxcount_4_glue_ce_14400 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/baudrxcount_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/baudrxcount_4/CLK ),
    .I(\uart_1/baudrxcount_4_glue_set_7843 ),
    .O(\uart_1/baudrxcount [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X34Y51" ),
    .INIT ( 64'hF0F0F0F4F0F0F0F4 ))
  \uart_1/baudrxcount_4_glue_set  (
    .ADR5(1'b1),
    .ADR3(reset_0),
    .ADR0(\uart_1/staterxbc_13823 ),
    .ADR4(\uart_1/rx2_13953 ),
    .ADR1(\uart_1/startrxbit1 ),
    .ADR2(\uart_1/baudrxcount_4_glue_ce_14400 ),
    .O(\uart_1/baudrxcount_4_glue_set_7843 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_3  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_3/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [3]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_2  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_2/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [2]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_1  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_1/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [1]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_0  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_0/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [0]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_207CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_207CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_206CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_206CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_205CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_205CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_204CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_204CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y52" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_207  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_207/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_207/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[207] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y52" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_206  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_206/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_206/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[206] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y52" ),
    .INIT ( 64'h0000000000000001 ))
  \uart_1/baudrxclock<13>2  (
    .ADR5(\uart_1/baudrxcount [7]),
    .ADR2(\uart_1/baudrxcount [4]),
    .ADR1(\uart_1/baudrxcount [8]),
    .ADR3(\uart_1/baudrxcount [9]),
    .ADR0(\uart_1/baudrxcount [10]),
    .ADR4(\uart_1/baudrxcount [11]),
    .O(\uart_1/baudrxclock<13>1_14343 )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y52" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_205  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_205/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_205/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[205] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y52" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_204  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_204/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_204/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[204] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_208CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_208CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_207CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_207CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_206CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_206CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_205CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_205CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_208  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_208/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_208/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [208]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_207  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_207/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_207/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [207]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_206  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_206/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_206/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [206]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X33Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_205  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_205/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_205/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [205]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_224CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_224CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_220CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_220CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_223CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_223CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_219CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_219CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_222CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_222CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_218CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_218CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_221CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_221CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_217CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_217CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<224>/LM4550_controler_1/IN_SHIFT<224>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<220>_pack_7 ),
    .O(\LM4550_controler_1/IN_SHIFT [220])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<224>/LM4550_controler_1/IN_SHIFT<224>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<219>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [219])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<224>/LM4550_controler_1/IN_SHIFT<224>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<218>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [218])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<224>/LM4550_controler_1/IN_SHIFT<224>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<217>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [217])
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_224  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_224/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_224/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [224]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<219>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [219]),
    .O(\LM4550_controler_1/IN_SHIFT<219>_rt_7865 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_220  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_220/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<219>_rt_7865 ),
    .O(\LM4550_controler_1/IN_SHIFT<220>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_223  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_223/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_223/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [223]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<218>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [218]),
    .O(\LM4550_controler_1/IN_SHIFT<218>_rt_7873 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_219  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_219/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<218>_rt_7873 ),
    .O(\LM4550_controler_1/IN_SHIFT<219>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_222  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_222/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_222/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [222]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<217>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [217]),
    .O(\LM4550_controler_1/IN_SHIFT<217>_rt_7872 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_218  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_218/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<217>_rt_7872 ),
    .O(\LM4550_controler_1/IN_SHIFT<218>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_221  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_221/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_221/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [221]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 32'hAAAAAAAA ))
  \LM4550_controler_1/IN_SHIFT<216>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/IN_SHIFT<216>_0 ),
    .O(\LM4550_controler_1/IN_SHIFT<216>_rt_7883 )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_217  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_217/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<216>_rt_7883 ),
    .O(\LM4550_controler_1/IN_SHIFT<217>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_228CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_228CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_227CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_227CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_226CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_226CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_225CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_225CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_228  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_228/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_228/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [228]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_227  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_227/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_227/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [227]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_226  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_226/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_226/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [226]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_225  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_225/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_225/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [225]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_232CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_232CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_231CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_231CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_230CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_230CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_229CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_229CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_232  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_232/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_232/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [232]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_231  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_231/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_231/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [231]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_230  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_230/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_230/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [230]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X34Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_229  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_229/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_229/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [229]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_236CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_236CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_235CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_235CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_234CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_234CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_233CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_233CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_236  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_236/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_236/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [236]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_235  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_235/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_235/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [235]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_234  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_234/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_234/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [234]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_233  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_233/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_233/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [233]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out3_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out3_3/CLK ),
    .I(\ioports16_1/_n1059 [3]),
    .O(\ioports16_1/out3 [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 64'hFDCCF100F100F100 ))
  \ioports16_1/Mmux__n10592911  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0402 ),
    .ADR0(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out3 [3]),
    .ADR4(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out3_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out3_2/CLK ),
    .I(\ioports16_1/_n1059 [2]),
    .O(\ioports16_1/out3 [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 64'hF8FD8888F0F50000 ))
  \ioports16_1/Mmux__n10593011  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0402 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out3 [2]),
    .ADR1(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out3_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out3_1/CLK ),
    .I(\ioports16_1/_n1059 [1]),
    .O(\ioports16_1/out3 [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 64'hEAAAEAAAC000E222 ))
  \ioports16_1/Mmux__n10593111  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0402 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR0(\ioports16_1/out3 [1]),
    .ADR3(\uart_1/dout [1]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out3_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out3_0/CLK ),
    .I(\ioports16_1/_n1059 [0]),
    .O(\ioports16_1/out3 [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y41" ),
    .INIT ( 64'hF8F0F8F08800B830 ))
  \ioports16_1/Mmux__n10593211  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0402 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out3 [0]),
    .ADR0(\uart_1/dout [0]),
    .ADR3(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n1059 [0])
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_7/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7> ),
    .O(\LM4550_controler_1/DIN_REG [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 64'hFFFFCC00CC00CC00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/DIN_REG [7]),
    .ADR1(\ioports16_1/out2 [7]),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_6/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6> ),
    .O(\LM4550_controler_1/DIN_REG [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 64'hFFA0A0A0FFA0A0A0 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR3(\LM4550_controler_1/DIN_REG [6]),
    .ADR0(\ioports16_1/out2 [6]),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<6> )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_5/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5> ),
    .O(\LM4550_controler_1/DIN_REG [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 64'hFAAAF000FAAAF000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5>1  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR2(\LM4550_controler_1/DIN_REG [5]),
    .ADR0(\ioports16_1/out2 [5]),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DIN_REG_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DIN_REG_4/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4> ),
    .O(\LM4550_controler_1/DIN_REG [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y42" ),
    .INIT ( 64'hFFCCCCCCFF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/DIN_REG [4]),
    .ADR1(\ioports16_1/out2 [4]),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_112_OUT<4> )
  );
  X_BUF   \LM4550_controler_1/REGID_REG<2>/LM4550_controler_1/REGID_REG<2>_BMUX_Delay  (
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2_pack_6 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/REGID_REG_2/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2> ),
    .O(\LM4550_controler_1/REGID_REG [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 64'hEEEEAAAACCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/REGID_REG [2]),
    .ADR4(\ioports16_1/out3 [2]),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/REGID_REG_1/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1> ),
    .O(\LM4550_controler_1/REGID_REG [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 64'hFFF0F0F0FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1>1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR4(\LM4550_controler_1/REGID_REG [1]),
    .ADR2(\ioports16_1/out3 [1]),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<1> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 64'hFFF3FFFCFFF3FFFC ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>11  (
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 32'h000C0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>21  (
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2_pack_6 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/REGID_REG_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/REGID_REG_0/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0> ),
    .O(\LM4550_controler_1/REGID_REG [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y43" ),
    .INIT ( 64'hFFFFA0A0A0A0A0A0 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>1_12268 ),
    .ADR5(\LM4550_controler_1/REGID_REG [0]),
    .ADR0(\ioports16_1/out3 [0]),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0>2 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_111_OUT<0> )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_15  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_15/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [15]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_14  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_14/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [14]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_13  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_13/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [13]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y49" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_12  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_12/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [12]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y51" ),
    .INIT ( 64'hFFAAFFAAFF00FFCC ))
  \uart_1/Reset_OR_DriverANDClockEnable101  (
    .ADR2(1'b1),
    .ADR3(reset_0),
    .ADR5(\uart_1/staterxbc_13823 ),
    .ADR4(\uart_1/rx2_13953 ),
    .ADR1(\uart_1/startrxbit1 ),
    .ADR0(\uart_1/baudrxclock ),
    .O(\uart_1/Reset_OR_DriverANDClockEnable10 )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y51" ),
    .INIT ( 1'b0 ))
  \uart_1/staterxbc  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/staterxbc/CLK ),
    .I(\uart_1/staterxbc_rstpot_7914 ),
    .O(\uart_1/staterxbc_13823 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X35Y51" ),
    .INIT ( 64'hFF500050FF50FF50 ))
  \uart_1/staterxbc_rstpot  (
    .ADR1(1'b1),
    .ADR4(\uart_1/Mmux_startrxbit_staterxbc_MUX_22_o11_0 ),
    .ADR5(\uart_1/baudrxclock ),
    .ADR3(\uart_1/staterxbc_13823 ),
    .ADR0(\uart_1/rx2_13953 ),
    .ADR2(\uart_1/startrxbit1 ),
    .O(\uart_1/staterxbc_rstpot_7914 )
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y60" ),
    .INIT ( 1'b0 ))
  \uart_1/rx3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/rx3/CLK ),
    .I(\NlwBufferSignal_uart_1/rx3/IN ),
    .O(\uart_1/rx3_13991 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X35Y60" ),
    .INIT ( 1'b0 ))
  \uart_1/rx2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/rx2/CLK ),
    .I(\NlwBufferSignal_uart_1/rx2/IN ),
    .O(\uart_1/rx2_13953 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_48kHz/LI_in_LpR<7>/DUV/block_48kHz/LI_in_LpR<7>_DMUX_Delay  (
    .I(\DUV/block_48kHz/LI_in_LpR [11]),
    .O(\DUV/block_48kHz/LI_in_LpR<11>_0 )
  );
  X_BUF   \DUV/block_48kHz/LI_in_LpR<7>/DUV/block_48kHz/LI_in_LpR<7>_CMUX_Delay  (
    .I(\DUV/block_48kHz/LI_in_LpR [10]),
    .O(\DUV/block_48kHz/LI_in_LpR<10>_0 )
  );
  X_BUF   \DUV/block_48kHz/LI_in_LpR<7>/DUV/block_48kHz/LI_in_LpR<7>_BMUX_Delay  (
    .I(\DUV/block_48kHz/LI_in_LpR [9]),
    .O(\DUV/block_48kHz/LI_in_LpR<9>_0 )
  );
  X_BUF   \DUV/block_48kHz/LI_in_LpR<7>/DUV/block_48kHz/LI_in_LpR<7>_AMUX_Delay  (
    .I(\DUV/block_48kHz/LI_in_LpR [8]),
    .O(\DUV/block_48kHz/LI_in_LpR<8>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_7  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_7/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [7]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_48kHz/seqmult_LpR/reg_H<9>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H<9>_rt_8056 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_11  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_11/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H<9>_rt_8056 ),
    .O(\DUV/block_48kHz/LI_in_LpR [11]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_6  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_6/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [6]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H<8>_rt_8058 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_10  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_10/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H<8>_rt_8058 ),
    .O(\DUV/block_48kHz/LI_in_LpR [10]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_5  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_5/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [5]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_48kHz/seqmult_LpR/reg_H<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H<7>_rt_8065 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_9  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_9/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H<7>_rt_8065 ),
    .O(\DUV/block_48kHz/LI_in_LpR [9]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_4  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_4/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [4]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 32'hCCCCCCCC ))
  \DUV/block_48kHz/seqmult_LpR/reg_H<6>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_H<6>_rt_8063 )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y48" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_8  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_8/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H<6>_rt_8063 ),
    .O(\DUV/block_48kHz/LI_in_LpR [8]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/VALID_REGISTER_DATA/LM4550_controler_1/VALID_REGISTER_DATA_DMUX_Delay  (
    .I(\LM4550_controler_1/RDY_pack_6 ),
    .O(\LM4550_controler_1/RDY_12333 )
  );
  X_BUF   \LM4550_controler_1/VALID_REGISTER_DATA/LM4550_controler_1/VALID_REGISTER_DATA_AMUX_Delay  (
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y45" ),
    .INIT ( 64'h0000220000002200 ))
  \LM4550_controler_1/_n0365_inv11  (
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [0]),
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/_n0365_inv1_12332 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y45" ),
    .INIT ( 32'hF0F04011 ))
  \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o1  (
    .ADR2(\LM4550_controler_1/RDY_12333 ),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [0]),
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR1(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y45" ),
    .INIT ( 1'b1 ))
  \LM4550_controler_1/RDY  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/RDY/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_107_o ),
    .O(\LM4550_controler_1/RDY_pack_6 ),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/VALID_REGISTER_DATA  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/VALID_REGISTER_DATA/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o ),
    .O(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X36Y45" ),
    .INIT ( 64'hF0F0F2E4F0F0F2E4 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o1  (
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_Select_116_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X36Y45" ),
    .INIT ( 32'h00001100 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o<3>1  (
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR4(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/STATE_REG [1]),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/STATE_REG [0]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_equal_102_o )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_240CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_240CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_239CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_239CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_238CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_238CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_237CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_237CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_240  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_240/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_240/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [240]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_239  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_239/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_239/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [239]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_238  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_238/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_238/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [238]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_237  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_237/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_237/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [237]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_17  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_17/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [17]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X36Y50" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/LI_in_LpR_16  (
    .CE(\DUV/block_48kHz/ready_LmR_flag_ready_LmR_AND_67_o ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_16/IN ),
    .O(\DUV/block_48kHz/LI_in_LpR [16]),
    .SRST(\DUV/block_48kHz/_n0052_0 ),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y43" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv3  (
    .ADR2(\LM4550_controler_1/count_reg [15]),
    .ADR5(\LM4550_controler_1/count_reg [16]),
    .ADR4(\LM4550_controler_1/count_reg [14]),
    .ADR0(\LM4550_controler_1/count_reg [13]),
    .ADR1(\LM4550_controler_1/count_reg [12]),
    .ADR3(\LM4550_controler_1/count_reg [11]),
    .O(\LM4550_controler_1/_n0365_inv4_14244 )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_23  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_23/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23> ),
    .O(\LM4550_controler_1/count_reg [23]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 64'hDCCCCCCC50000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9>1  (
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR4(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<23>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [23]),
    .ADR3(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_22  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_22/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22> ),
    .O(\LM4550_controler_1/count_reg [22]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 64'hAAEAAAAA00C00000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1  (
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<22>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR0(\LM4550_controler_1/count_reg [22]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_21  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_21/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21> ),
    .O(\LM4550_controler_1/count_reg [21]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 64'hF4F04400F0F00000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11>1  (
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<21>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [21]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR2(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_20  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_20/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20> ),
    .O(\LM4550_controler_1/count_reg [20]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y45" ),
    .INIT ( 64'hFF080808FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR0(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<20>_0 ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [20]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20> )
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_191  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_191/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_191/IN ),
    .O(\LM4550_controler_1/FRAME_IN[191] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_190  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_190/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_190/IN ),
    .O(\LM4550_controler_1/FRAME_IN[190] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_189  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_189/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_189/IN ),
    .O(\LM4550_controler_1/FRAME_IN[189] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_188  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_188/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_188/IN ),
    .O(\LM4550_controler_1/FRAME_IN[188] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<183>/LM4550_controler_1/FRAME_OUT<183>_CMUX_Delay  (
    .I(LEFT_in[10]),
    .O(\LEFT_in<10>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<183>/LM4550_controler_1/FRAME_OUT<183>_BMUX_Delay  (
    .I(RIGHT_in[1]),
    .O(\RIGHT_in<1>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_183  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_183/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_183/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[183] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_182  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_182/CLK ),
    .I(LEFT_in[0]),
    .O(\LM4550_controler_1/FRAME_OUT[182] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \LM4550_controler_1/Mmux_LEFT_IN19  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR0(\LM4550_controler_1/FRAME_IN[182] ),
    .ADR5(1'b1),
    .O(LEFT_in[0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 32'hF0F00000 ))
  \LM4550_controler_1/Mmux_LEFT_IN21  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[192] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR3(1'b1),
    .O(LEFT_in[10])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_179  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_179/CLK ),
    .I(RIGHT_in[17]),
    .O(\LM4550_controler_1/FRAME_OUT[179] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 64'hF000F000F000F000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN91  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[179] ),
    .ADR5(1'b1),
    .O(RIGHT_in[17])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 32'hF0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN101  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[163] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(1'b1),
    .O(RIGHT_in[1])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_178  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_178/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_178/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[178] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y63" ),
    .INIT ( 64'h0F050A000F050A00 ))
  Mmux_LEFT_inf141 (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR3(rightins[5]),
    .ADR4(leftins[5]),
    .O(LEFT_inf[5])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<237>/LM4550_controler_1/OUT_SHIFT<237>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [55]),
    .O(\LM4550_controler_1/OUT_SHIFT<55>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<237>/LM4550_controler_1/OUT_SHIFT<237>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<54>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [54])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<237>/LM4550_controler_1/OUT_SHIFT<237>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [231]),
    .O(\LM4550_controler_1/OUT_SHIFT<231>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<237>/LM4550_controler_1/OUT_SHIFT<237>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<230>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [230])
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_237  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_237/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237> ),
    .O(\LM4550_controler_1/OUT_SHIFT [237]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 64'hDD88CCCCDD88CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237>1  (
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [236]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND<237>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<237> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 32'hA0A0F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [54]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_55  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_55/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<55> ),
    .O(\LM4550_controler_1/OUT_SHIFT [55]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_236  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_236/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236> ),
    .O(\LM4550_controler_1/OUT_SHIFT [236]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 64'hF4B0F4B0F4B0F4B0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236>1  (
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<235>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND<236>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<236> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 32'hBBBB0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT<53>_0 ),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_54  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_54/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<54> ),
    .O(\LM4550_controler_1/OUT_SHIFT<54>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_234  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_234/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234> ),
    .O(\LM4550_controler_1/OUT_SHIFT [234]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 64'hCCACCCACCCACCCAC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234>1  (
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [233]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[234] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<234> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 32'hFF0F0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT [230]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_231  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_231/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<231> ),
    .O(\LM4550_controler_1/OUT_SHIFT [231]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_233  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_233/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233> ),
    .O(\LM4550_controler_1/OUT_SHIFT [233]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 64'hF0F0CCF0F0F0CCF0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [232]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[233] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<233> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [229]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_230  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_230/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<230> ),
    .O(\LM4550_controler_1/OUT_SHIFT<230>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \rightins<3>/rightins<3>_AMUX_Delay  (
    .I(RIGHT_in[10]),
    .O(\RIGHT_in<10>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 1'b0 ))
  rightins_3 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_3/CLK ),
    .I(\NlwBufferSignal_rightins_3/IN ),
    .O(rightins[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 1'b0 ))
  rightins_2 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_2/CLK ),
    .I(\NlwBufferSignal_rightins_2/IN ),
    .O(rightins[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 1'b0 ))
  rightins_1 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_1/CLK ),
    .I(\NlwBufferSignal_rightins_1/IN ),
    .O(rightins[1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 64'h00000000FCFC3030 ))
  Mmux_LEFT_inf101 (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR5(sw0_IBUF_0),
    .ADR4(rightins[1]),
    .ADR1(sw2_IBUF_0),
    .ADR2(leftins[1]),
    .O(LEFT_inf[1])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 1'b0 ))
  rightins_0 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_0/CLK ),
    .I(RIGHT_in[0]),
    .O(rightins[0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 64'hFF000000FF000000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN19  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[162] ),
    .ADR5(1'b1),
    .O(RIGHT_in[0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y62" ),
    .INIT ( 32'hCC00CC00 ))
  \LM4550_controler_1/Mmux_RIGHT_IN21  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[172] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR4(1'b1),
    .O(RIGHT_in[10])
  );
  X_BUF   \rightins<11>/rightins<11>_DMUX_Delay  (
    .I(RIGHT_in[12]),
    .O(\RIGHT_in<12>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 1'b0 ))
  rightins_11 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_11/CLK ),
    .I(RIGHT_in[11]),
    .O(rightins[11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN31  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[173] ),
    .ADR5(1'b1),
    .O(RIGHT_in[11])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 32'hCCCC0000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN41  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[174] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(1'b1),
    .O(RIGHT_in[12])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 1'b0 ))
  rightins_10 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_10/CLK ),
    .I(\NlwBufferSignal_rightins_10/IN ),
    .O(rightins[10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 1'b0 ))
  rightins_9 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_9/CLK ),
    .I(\NlwBufferSignal_rightins_9/IN ),
    .O(rightins[9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 1'b0 ))
  rightins_8 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_8/CLK ),
    .I(\NlwBufferSignal_rightins_8/IN ),
    .O(rightins[8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y64" ),
    .INIT ( 64'h0F0F0A0A05050000 ))
  Mmux_LEFT_inf171 (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(sw0_IBUF_0),
    .ADR5(rightins[8]),
    .ADR0(sw2_IBUF_0),
    .ADR4(leftins[8]),
    .O(LEFT_inf[8])
  );
  X_BUF   \leftins<7>/leftins<7>_CMUX_Delay  (
    .I(\LEFT_in<7>_pack_3 ),
    .O(LEFT_in[7])
  );
  X_BUF   \leftins<7>/leftins<7>_AMUX_Delay  (
    .I(\LEFT_in<5>_pack_2 ),
    .O(LEFT_in[5])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 1'b0 ))
  leftins_7 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_7/CLK ),
    .I(\NlwBufferSignal_leftins_7/IN ),
    .O(leftins[7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 1'b0 ))
  leftins_6 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_6/CLK ),
    .I(LEFT_in[6]),
    .O(leftins[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_LEFT_IN151  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[188] ),
    .ADR5(1'b1),
    .O(LEFT_in[6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 32'hFF000000 ))
  \LM4550_controler_1/Mmux_LEFT_IN161  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[189] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR2(1'b1),
    .O(\LEFT_in<7>_pack_3 )
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 1'b0 ))
  leftins_5 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_5/CLK ),
    .I(\NlwBufferSignal_leftins_5/IN ),
    .O(leftins[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 64'h00000000FA0AFA0A ))
  Mmux_LEFT_inf61 (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR3(rightins[14]),
    .ADR0(leftins[14]),
    .O(LEFT_inf[14])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 1'b0 ))
  leftins_4 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_4/CLK ),
    .I(LEFT_in[4]),
    .O(leftins[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 64'hCC00CC00CC00CC00 ))
  \LM4550_controler_1/Mmux_LEFT_IN131  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[186] ),
    .ADR5(1'b1),
    .O(LEFT_in[4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X47Y65" ),
    .INIT ( 32'hFF000000 ))
  \LM4550_controler_1/Mmux_LEFT_IN141  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[187] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR2(1'b1),
    .O(\LEFT_in<5>_pack_2 )
  );
  X_BUF   \rightins<15>/rightins<15>_BMUX_Delay  (
    .I(\RIGHT_in<14>_pack_1 ),
    .O(RIGHT_in[14])
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y67" ),
    .INIT ( 1'b0 ))
  rightins_15 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_15/CLK ),
    .I(\NlwBufferSignal_rightins_15/IN ),
    .O(rightins[15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y67" ),
    .INIT ( 1'b0 ))
  rightins_14 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_14/CLK ),
    .I(\NlwBufferSignal_rightins_14/IN ),
    .O(rightins[14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y67" ),
    .INIT ( 1'b0 ))
  rightins_13 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_13/CLK ),
    .I(RIGHT_in[13]),
    .O(rightins[13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y67" ),
    .INIT ( 64'hFF000000FF000000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN51  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[175] ),
    .ADR5(1'b1),
    .O(RIGHT_in[13])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y67" ),
    .INIT ( 32'hCCCC0000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN61  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[176] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(1'b1),
    .O(\RIGHT_in<14>_pack_1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y67" ),
    .INIT ( 1'b0 ))
  rightins_12 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_12/CLK ),
    .I(\NlwBufferSignal_rightins_12/IN ),
    .O(rightins[12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X49Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC_REGISTER_READY  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER_READY/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER_READY/IN ),
    .O(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y45" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv7  (
    .ADR3(\LM4550_controler_1/count_reg [26]),
    .ADR0(\LM4550_controler_1/count_reg [27]),
    .ADR4(\LM4550_controler_1/count_reg [25]),
    .ADR5(\LM4550_controler_1/count_reg [24]),
    .ADR2(\LM4550_controler_1/count_reg [23]),
    .ADR1(\LM4550_controler_1/count_reg [22]),
    .O(\LM4550_controler_1/_n0365_inv8_14243 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<232>/LM4550_controler_1/OUT_SHIFT<232>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [23]),
    .O(\LM4550_controler_1/OUT_SHIFT<23>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<232>/LM4550_controler_1/OUT_SHIFT<232>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [215]),
    .O(\LM4550_controler_1/OUT_SHIFT<215>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<232>/LM4550_controler_1/OUT_SHIFT<232>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<227>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [227])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<232>/LM4550_controler_1/OUT_SHIFT<232>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<225>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [225])
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_232  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_232/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232> ),
    .O(\LM4550_controler_1/OUT_SHIFT [232]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 64'hFFDD0088FFDD0088 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232>1  (
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<231>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[232] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<232> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 32'hF050F050 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<22>_0 ),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_23  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_23/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<23> ),
    .O(\LM4550_controler_1/OUT_SHIFT [23]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_229  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_229/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229> ),
    .O(\LM4550_controler_1/OUT_SHIFT [229]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 64'h88AA88AA88AA88AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229>1  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [228]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<229> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 32'hFCFF3000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT [214]),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[215] ),
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_215  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_215/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<215> ),
    .O(\LM4550_controler_1/OUT_SHIFT [215]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_228  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_228/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228> ),
    .O(\LM4550_controler_1/OUT_SHIFT [228]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [227]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<228> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [226]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_227  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_227/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<227> ),
    .O(\LM4550_controler_1/OUT_SHIFT<227>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_226  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_226/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226> ),
    .O(\LM4550_controler_1/OUT_SHIFT [226]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [225]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<226> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 32'hF000F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [224]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_225  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_225/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<225> ),
    .O(\LM4550_controler_1/OUT_SHIFT<225>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<183>/LM4550_controler_1/OUT_SHIFT<183>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [180]),
    .O(\LM4550_controler_1/OUT_SHIFT<180>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<183>/LM4550_controler_1/OUT_SHIFT<183>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [18]),
    .O(\LM4550_controler_1/OUT_SHIFT<18>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<183>/LM4550_controler_1/OUT_SHIFT<183>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [34]),
    .O(\LM4550_controler_1/OUT_SHIFT<34>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<183>/LM4550_controler_1/OUT_SHIFT<183>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<33>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [33])
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_183  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_183/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183> ),
    .O(\LM4550_controler_1/OUT_SHIFT [183]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 64'hD8D8CCCCD8D8CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [182]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND<183>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<183> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 32'hAA00FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [179]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_180  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_180/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<180> ),
    .O(\LM4550_controler_1/OUT_SHIFT [180]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_182  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_182/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182> ),
    .O(\LM4550_controler_1/OUT_SHIFT [182]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 64'hFFDD2200FFDD2200 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182>1  (
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<181>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND<182>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<182> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 32'hD0D0D0D0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<17>_0 ),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_18  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_18/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<18> ),
    .O(\LM4550_controler_1/OUT_SHIFT [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_179  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_179/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179> ),
    .O(\LM4550_controler_1/OUT_SHIFT [179]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 64'hCACACCCCCACACCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [178]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND<179>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<179> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 32'hF000FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [33]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_34  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_34/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<34> ),
    .O(\LM4550_controler_1/OUT_SHIFT [34]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_178  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_178/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178> ),
    .O(\LM4550_controler_1/OUT_SHIFT [178]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 64'hF0D8F0D8F0D8F0D8 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178>1  (
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [177]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND<178>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<178> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 32'hFF550000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT<32>_0 ),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_33  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_33/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<33> ),
    .O(\LM4550_controler_1/OUT_SHIFT<33>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<224>/LM4550_controler_1/OUT_SHIFT<224>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<223>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [223])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<224>/LM4550_controler_1/OUT_SHIFT<224>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<221>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [221])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<224>/LM4550_controler_1/OUT_SHIFT<224>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [22]),
    .O(\LM4550_controler_1/OUT_SHIFT<22>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<224>/LM4550_controler_1/OUT_SHIFT<224>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [53]),
    .O(\LM4550_controler_1/OUT_SHIFT<53>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_224  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_224/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224> ),
    .O(\LM4550_controler_1/OUT_SHIFT [224]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [223]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<224> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [222]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_223  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_223/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<223> ),
    .O(\LM4550_controler_1/OUT_SHIFT<223>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_222  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_222/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222> ),
    .O(\LM4550_controler_1/OUT_SHIFT [222]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 64'hA0AAA0AAA0AAA0AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [221]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<222> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 32'hC0CCC0CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [220]),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_221  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_221/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<221> ),
    .O(\LM4550_controler_1/OUT_SHIFT<221>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_220  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_220/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220> ),
    .O(\LM4550_controler_1/OUT_SHIFT [220]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [219]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<220> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 32'hF0F000F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<21>_0 ),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_22  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_22/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<22> ),
    .O(\LM4550_controler_1/OUT_SHIFT [22]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_219  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_219/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219> ),
    .O(\LM4550_controler_1/OUT_SHIFT [219]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 64'hF2D0F2D0F2D0F2D0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219>1  (
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [218]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[219] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<219> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 32'hDDDD0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT<52>_0 ),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53> )
  );
  X_SFF #(
    .LOC ( "SLICE_X48Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_53  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_53/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<53> ),
    .O(\LM4550_controler_1/OUT_SHIFT [53]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y41" ),
    .INIT ( 64'h0000000000000002 ))
  \LM4550_controler_1/_n0365_inv5  (
    .ADR0(\LM4550_controler_1/count_reg [2]),
    .ADR4(\LM4550_controler_1/count_reg [9]),
    .ADR5(\LM4550_controler_1/count_reg [8]),
    .ADR1(\LM4550_controler_1/count_reg [7]),
    .ADR2(\LM4550_controler_1/count_reg [6]),
    .ADR3(\LM4550_controler_1/count_reg [5]),
    .O(\LM4550_controler_1/_n0365_inv6_14241 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y43" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv2  (
    .ADR2(\LM4550_controler_1/count_reg [20]),
    .ADR1(\LM4550_controler_1/count_reg [21]),
    .ADR3(\LM4550_controler_1/count_reg [1]),
    .ADR5(\LM4550_controler_1/count_reg [19]),
    .ADR4(\LM4550_controler_1/count_reg [18]),
    .ADR0(\LM4550_controler_1/count_reg [17]),
    .O(\LM4550_controler_1/_n0365_inv3_14487 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y43" ),
    .INIT ( 64'h0000500000000000 ))
  \LM4550_controler_1/_n0365_inv4  (
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR2(\LM4550_controler_1/_n0365_inv4_14244 ),
    .ADR0(\LM4550_controler_1/count_reg [0]),
    .ADR5(\LM4550_controler_1/_n0365_inv3_14487 ),
    .ADR4(\LM4550_controler_1/count_reg [10]),
    .O(\LM4550_controler_1/_n0365_inv5_14240 )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_11  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_11/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_10  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_10/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_9  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_9/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y67" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_8  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_8/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_211  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_211/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_211/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[211] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_210  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_210/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_210/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[210] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_209  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_209/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_209/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[209] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_208  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_208/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_208/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[208] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_207  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_207/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_207/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[207] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_206  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_206/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_206/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[206] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_205  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_205/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_205/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[205] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_204  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_204/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_204/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[204] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_7/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_6/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_5/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y66" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_4/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_200CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_200CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_199CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_199CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_198CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_198CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_197CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_197CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_200  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_200/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_200/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [200]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_199  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_199/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_199/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [199]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_198  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_198/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_198/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [198]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_197  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_197/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_197/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [197]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_251CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_251CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_250CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_250CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_249CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_249CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_251  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_251/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_251/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [251]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_250  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_250/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_250/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [250]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_249  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_249/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_249/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [249]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_15  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_15/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_14  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_14/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_13  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_13/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y68" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_12  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_12/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_3/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_2/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_1/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y65" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_0/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_17  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_17/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_17/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X40Y69" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LmR/reg_A_16  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_16/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_16/IN ),
    .O(\DUV/block_48kHz/seqmult_LmR/reg_A [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/READ_WRITE/LM4550_controler_1/READ_WRITE_AMUX_Delay  (
    .I(\LM4550_controler_1/n0199[19] ),
    .O(\LM4550_controler_1/n0199<19>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y45" ),
    .INIT ( 1'b1 ))
  \LM4550_controler_1/READ_WRITE  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/READ_WRITE/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o ),
    .O(\LM4550_controler_1/READ_WRITE_14432 ),
    .SSET(reset_0),
    .SET(GND),
    .RST(GND),
    .SRST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y45" ),
    .INIT ( 64'hF3FF0003F3FF0003 ))
  \LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/STATE_REG [3]),
    .ADR3(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/READ_WRITE_14432 ),
    .ADR1(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE_REG[3]_PWR_8_o_Select_118_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y45" ),
    .INIT ( 32'hAAAA0000 ))
  \LM4550_controler_1/Mmux_n019981  (
    .ADR0(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/READ_WRITE_14432 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/n0199[19] )
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_3/CLK ),
    .I(\ioports16_1/_n0700 [3]),
    .O(\ioports16_1/out2 [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 64'hF8FB8888F0F30000 ))
  \ioports16_1/Mmux__n07002911  (
    .ADR2(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0443_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out2 [3]),
    .ADR0(\uart_1/dout [3]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [3])
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_2/CLK ),
    .I(\ioports16_1/_n0700 [2]),
    .O(\ioports16_1/out2 [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 64'hEAEAC0F0C0C0C0F0 ))
  \ioports16_1/Mmux__n07003011  (
    .ADR1(\ioports16_1/Mmux__n051410111 ),
    .ADR4(\ioports16_1/_n0443_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR2(\ioports16_1/out2 [2]),
    .ADR0(\uart_1/dout [2]),
    .ADR5(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [2])
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_1/CLK ),
    .I(\ioports16_1/_n0700 [1]),
    .O(\ioports16_1/out2 [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 64'hFFFF808080D58080 ))
  \ioports16_1/Mmux__n07003111  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR0(\ioports16_1/_n0443_0 ),
    .ADR3(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR4(\ioports16_1/out2 [1]),
    .ADR1(\uart_1/dout [1]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [1])
  );
  X_SFF #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 1'b0 ))
  \ioports16_1/out2_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ioports16_1/out2_0/CLK ),
    .I(\ioports16_1/_n0700 [0]),
    .O(\ioports16_1/out2 [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y41" ),
    .INIT ( 64'hFF80FF808080B380 ))
  \ioports16_1/Mmux__n07003211  (
    .ADR5(\ioports16_1/Mmux__n051410111 ),
    .ADR1(\ioports16_1/_n0443_0 ),
    .ADR4(\ioports16_1/state_FSM_FFd15_12614 ),
    .ADR3(\ioports16_1/out2 [0]),
    .ADR0(\uart_1/dout [0]),
    .ADR2(\ioports16_1/Mmux__n06642912 ),
    .O(\ioports16_1/_n0700 [0])
  );
  X_BUF   \N15/N15_BMUX_Delay  (
    .I(N17),
    .O(N17_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y83" ),
    .INIT ( 64'hFF0FFF0FFF0FFF0F ))
  \uart_1/_n0266_inv_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\uart_1/bittxcount [2]),
    .ADR2(\uart_1/bittxcount [3]),
    .ADR5(1'b1),
    .O(N15)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X41Y83" ),
    .INIT ( 32'hFFFFF0F0 ))
  \uart_1/_n0201_SW0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(reset_0),
    .ADR3(1'b1),
    .ADR2(\uart_1/bittxcount [3]),
    .O(N17)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X41Y83" ),
    .INIT ( 64'hFDFD0000FFFDFF00 ))
  \uart_1/_n0266_inv  (
    .ADR4(\uart_1/_n0266_inv1 ),
    .ADR0(\uart_1/bittxcount [1]),
    .ADR2(N15),
    .ADR1(\uart_1/bittxcount [0]),
    .ADR5(\uart_1/statetx_12470 ),
    .ADR3(\ioports16_1/enout_12472 ),
    .O(\uart_1/_n0266_inv_12500 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_199  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_199/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_199/IN ),
    .O(\LM4550_controler_1/FRAME_IN[199] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_198  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_198/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_198/IN ),
    .O(\LM4550_controler_1/FRAME_IN[198] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_197  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_197/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_197/IN ),
    .O(\LM4550_controler_1/FRAME_IN[197] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_196  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_196/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_196/IN ),
    .O(\LM4550_controler_1/FRAME_IN[196] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y59" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_7  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_7/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_7/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y59" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_6  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_6/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_6/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y59" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_5  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_5/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_5/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y59" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_4  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_4/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_4/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<195>/LM4550_controler_1/FRAME_OUT<195>_DMUX_Delay  (
    .I(LEFT_in[14]),
    .O(\LEFT_in<14>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<195>/LM4550_controler_1/FRAME_OUT<195>_BMUX_Delay  (
    .I(\LEFT_in<12>_pack_2 ),
    .O(LEFT_in[12])
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_195  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_195/CLK ),
    .I(LEFT_in[13]),
    .O(\LM4550_controler_1/FRAME_OUT[195] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 64'hF000F000F000F000 ))
  \LM4550_controler_1/Mmux_LEFT_IN51  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[195] ),
    .ADR5(1'b1),
    .O(LEFT_in[13])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 32'hC0C0C0C0 ))
  \LM4550_controler_1/Mmux_LEFT_IN61  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[196] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR4(1'b1),
    .O(LEFT_in[14])
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_194  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_194/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_194/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[194] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_193  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_193/CLK ),
    .I(LEFT_in[11]),
    .O(\LM4550_controler_1/FRAME_OUT[193] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \LM4550_controler_1/Mmux_LEFT_IN31  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[193] ),
    .ADR5(1'b1),
    .O(LEFT_in[11])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 32'h88888888 ))
  \LM4550_controler_1/Mmux_LEFT_IN41  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/FRAME_IN[194] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR4(1'b1),
    .O(\LEFT_in<12>_pack_2 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_192  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_192/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_192/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[192] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \uart_1/statetx/uart_1/statetx_CMUX_Delay  (
    .I(\uart_1/_n0288_inv_pack_9 ),
    .O(\uart_1/_n0288_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'h0000000000040000 ))
  \uart_1/_n0201  (
    .ADR4(\uart_1/baudtxclock ),
    .ADR1(\uart_1/statetx_12470 ),
    .ADR2(\uart_1/bittxcount [0]),
    .ADR3(\uart_1/bittxcount [1]),
    .ADR0(\uart_1/bittxcount [2]),
    .ADR5(N17_0),
    .O(\uart_1/_n0201_14111 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'h0020002000200020 ))
  \uart_1/baudtxclock<13>3  (
    .ADR4(1'b1),
    .ADR1(\uart_1/baudtxcount [13]),
    .ADR2(\uart_1/baudtxclock<13>1_12480 ),
    .ADR0(\uart_1/baudtxclock_0 [13]),
    .ADR3(\uart_1/baudtxcount [12]),
    .ADR5(1'b1),
    .O(\uart_1/baudtxclock )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 32'h0020FFFF ))
  \uart_1/_n0288_inv1  (
    .ADR4(\uart_1/statetx_12470 ),
    .ADR1(\uart_1/baudtxcount [13]),
    .ADR2(\uart_1/baudtxclock<13>1_12480 ),
    .ADR0(\uart_1/baudtxclock_0 [13]),
    .ADR3(\uart_1/baudtxcount [12]),
    .O(\uart_1/_n0288_inv_pack_9 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'hCC00CC00CC00C800 ))
  \uart_1/_n0266_inv11  (
    .ADR3(\uart_1/baudtxclock ),
    .ADR1(\uart_1/statetx_12470 ),
    .ADR5(\uart_1/bittxcount [0]),
    .ADR4(\uart_1/bittxcount [1]),
    .ADR0(\uart_1/bittxcount [2]),
    .ADR2(\uart_1/bittxcount [3]),
    .O(\uart_1/_n0266_inv1 )
  );
  X_FF #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 1'b0 ))
  \uart_1/statetx  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/statetx/CLK ),
    .I(\uart_1/statetx_rstpot1_8753 ),
    .O(\uart_1/statetx_12470 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y93" ),
    .INIT ( 64'h1111000033332200 ))
  \uart_1/statetx_rstpot1  (
    .ADR2(1'b1),
    .ADR1(reset_0),
    .ADR5(\uart_1/_n0228 ),
    .ADR4(\uart_1/statetx_12470 ),
    .ADR0(\uart_1/_n0288_inv ),
    .ADR3(\ioports16_1/enout_12472 ),
    .O(\uart_1/statetx_rstpot1_8753 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_195  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_195/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_195/IN ),
    .O(\LM4550_controler_1/FRAME_IN[195] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_194  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_194/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_194/IN ),
    .O(\LM4550_controler_1/FRAME_IN[194] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_193  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_193/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_193/IN ),
    .O(\LM4550_controler_1/FRAME_IN[193] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_192  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_192/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_192/IN ),
    .O(\LM4550_controler_1/FRAME_IN[192] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_A<3>/DUV/block_48kHz/seqmult_LpR/reg_A<3>_CMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18>_0 )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_A<3>/DUV/block_48kHz/seqmult_LpR/reg_A<3>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17>_0 )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_A<3>/DUV/block_48kHz/seqmult_LpR/reg_A<3>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16> ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_3  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_3/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_3/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_2  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_2/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_2/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X42Y58" ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>  (
    .CI(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_cy<15>_13679 ),
    .CYINIT(1'b0),
    .CO({\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[2]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[1]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[3]_UNCONNECTED , 
\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_DI[2]_UNCONNECTED , 1'b0, 1'b0}),
    .O({\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_O[3]_UNCONNECTED , 
\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<18> , \DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<17> , 
\DUV/block_48kHz/seqmult_LpR/reg_A[17]_unary_minus_33_OUT<16> }),
    .S({\NLW_DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_xor<18>_S[3]_UNCONNECTED , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_8611 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_8612 , 
\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_8634 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 64'h0000FFFFFFFFFFFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(\DUV/block_48kHz/seqmult_LpR/reg_A<17>_0 ),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<18>_8611 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_1  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_1/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_1/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 64'h55FF55FF55FF55FF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\DUV/block_48kHz/seqmult_LpR/reg_A<17>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<17>_8612 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_190.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_190.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_0  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_0/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_0/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 64'h0FFF0FFF0FFF0FFF ))
  \DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\DUV/block_48kHz/seqmult_LpR/reg_A<16>_0 ),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_B<0>_0 ),
    .ADR5(1'b1),
    .O(\DUV/block_48kHz/seqmult_LpR/Msub_reg_A[17]_unary_minus_33_OUT_lut<16>_8634 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y58" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_191.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_191.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/starttxbit  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/starttxbit/CLK ),
    .I(\uart_1/starttxbit_glue_set_8722 ),
    .O(\uart_1/starttxbit_12586 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'h0F0F0F0F0F0F0000 ))
  \uart_1/starttxbit_glue_set  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\uart_1/starttxbit_12586 ),
    .ADR2(\uart_1/statetx_12470 ),
    .ADR4(\ioports16_1/enout_12472 ),
    .O(\uart_1/starttxbit_glue_set_8722 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X42Y92" ),
    .INIT ( 64'h0000000020000000 ))
  \uart_1/baudtxclock<13>1  (
    .ADR5(\uart_1/baudtxcount [1]),
    .ADR1(\uart_1/baudtxcount [2]),
    .ADR3(\uart_1/baudtxcount [6]),
    .ADR4(\uart_1/baudtxcount [5]),
    .ADR0(\uart_1/baudtxcount [3]),
    .ADR2(\uart_1/baudtxcount [0]),
    .O(\uart_1/baudtxclock_0 [13])
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_A<15>/DUV/block_48kHz/seqmult_LpR/reg_A<15>_BMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A<17>_0 )
  );
  X_BUF   \DUV/block_48kHz/seqmult_LpR/reg_A<15>/DUV/block_48kHz/seqmult_LpR/reg_A<15>_AMUX_Delay  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_A [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_15  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_15/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_15/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_14  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_14/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_14/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_13  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_13/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_13/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 32'hFF00FF00 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\DUV/block_48kHz/seqmult_LpR/reg_Ai [17]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai<17>_rt_8662 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_17  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_17/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai<17>_rt_8662 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_12  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_12/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_12/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 32'hFFFF0000 ))
  \DUV/block_48kHz/seqmult_LpR/reg_Ai<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\DUV/block_48kHz/seqmult_LpR/reg_Ai [16]),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_Ai<16>_rt_8671 )
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y61" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_16  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_16/CLK ),
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai<16>_rt_8671 ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y60" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_11  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_11/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_11/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y60" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_10  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_10/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_10/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y60" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_9  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_9/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_9/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X42Y60" ),
    .INIT ( 1'b0 ))
  \DUV/block_48kHz/seqmult_LpR/reg_A_8  (
    .CE(\DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2_12559 ),
    .CLK(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_8/CLK ),
    .I(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_8/IN ),
    .O(\DUV/block_48kHz/seqmult_LpR/reg_A [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \uart_1/Mcount_bittxcount_val/uart_1/Mcount_bittxcount_val_AMUX_Delay  (
    .I(\uart_1/Reset_OR_DriverANDClockEnable13 ),
    .O(\uart_1/Reset_OR_DriverANDClockEnable13_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y91" ),
    .INIT ( 64'hFFFF5555FFFF5555 ))
  \uart_1/Mcount_bittxcount_val1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(reset_0),
    .ADR0(\uart_1/statetxbc_12587 ),
    .ADR5(1'b1),
    .O(\uart_1/Mcount_bittxcount_val )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y91" ),
    .INIT ( 32'hFFFFFA50 ))
  \uart_1/Reset_OR_DriverANDClockEnable131  (
    .ADR1(1'b1),
    .ADR3(\uart_1/baudtxclock ),
    .ADR2(\uart_1/starttxbit_12586 ),
    .ADR4(reset_0),
    .ADR0(\uart_1/statetxbc_12587 ),
    .O(\uart_1/Reset_OR_DriverANDClockEnable13 )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_252CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<252>/INV_LM4550_controler_1/DATA_RECEIVED_252CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_251CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<252>/INV_LM4550_controler_1/DATA_RECEIVED_251CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_252  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_252/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_252/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[252] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_251  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_251/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_251/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[251] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y93" ),
    .INIT ( 64'h0000000020000000 ))
  \uart_1/_n02281  (
    .ADR5(\uart_1/bittxcount [0]),
    .ADR1(\uart_1/bittxcount [2]),
    .ADR3(\uart_1/baudtxclock ),
    .ADR4(\uart_1/bittxcount [1]),
    .ADR0(\uart_1/statetx_12470 ),
    .ADR2(\uart_1/bittxcount [3]),
    .O(\uart_1/_n0228 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_219  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_219/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_219/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[219] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_218  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_218/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_218/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[218] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_217  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_217/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_217/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[217] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_216  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_216/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_216/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[216] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_199CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_199CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_198CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_198CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_197CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_197CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_196CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_196CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_199  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_199/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_199/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[199] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_198  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_198/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_198/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[198] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_197  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_197/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_197/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[197] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_196  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_196/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_196/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[196] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_195CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_195CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_194CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_194CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_193CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_193CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_192CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_192CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_195  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_195/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_195/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[195] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_194  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_194/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_194/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[194] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_193  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_193/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_193/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[193] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_192  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_192/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_192/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[192] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<254>/LM4550_controler_1/OUT_SHIFT<254>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<253>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [253])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<254>/LM4550_controler_1/OUT_SHIFT<254>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<251>_pack_6 ),
    .O(\LM4550_controler_1/OUT_SHIFT [251])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<254>/LM4550_controler_1/OUT_SHIFT<254>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [217]),
    .O(\LM4550_controler_1/OUT_SHIFT<217>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_254  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_254/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254> ),
    .O(\LM4550_controler_1/OUT_SHIFT [254]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'hAAFAAA0AAAFAAA0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [253]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[254] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<254> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'hCCFCCC0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT [252]),
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[254] ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_253  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_253/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<253> ),
    .O(\LM4550_controler_1/OUT_SHIFT<253>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_252  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_252/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252> ),
    .O(\LM4550_controler_1/OUT_SHIFT [252]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'hAAFAAA0AAAFAAA0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [251]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND<251>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<252> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'hCCFCCC0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT [250]),
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND<251>_0 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_251  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_251/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<251> ),
    .O(\LM4550_controler_1/OUT_SHIFT<251>_pack_6 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_250  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_250/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250> ),
    .O(\LM4550_controler_1/OUT_SHIFT [250]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 64'hA0F0A0F0A0F0A0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [249]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<250> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 32'hDDCC88CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<216>_0 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[217] ),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_217  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_217/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<217> ),
    .O(\LM4550_controler_1/OUT_SHIFT [217]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_196CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_196CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_195CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_195CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_194CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_194CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_193CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_193CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_196  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_196/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_196/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [196]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_195  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_195/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_195/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [195]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_194  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_194/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_194/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [194]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_193  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_193/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_193/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [193]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_215  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_215/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_215/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[215] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_214  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_214/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_214/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[214] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_213  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_213/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_213/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[213] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_212  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_212/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_212/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[212] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<239>/LM4550_controler_1/FRAME_OUT<239>_CMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[237] ),
    .O(\LM4550_controler_1/FRAME_OUT<237>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<239>/LM4550_controler_1/FRAME_OUT<239>_BMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[235] ),
    .O(\LM4550_controler_1/FRAME_OUT<235>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<239>/LM4550_controler_1/FRAME_OUT<239>_AMUX_Delay  (
    .I(\LM4550_controler_1/FRAME_OUT[233] ),
    .O(\LM4550_controler_1/FRAME_OUT<233>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_239  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_239/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_239/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[239] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_236  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_236/CLK ),
    .I(\LM4550_controler_1/n0199[16] ),
    .O(\LM4550_controler_1/FRAME_OUT[236] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 64'hF000F000F000F000 ))
  \LM4550_controler_1/Mmux_n019951  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [4]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0199[16] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 32'hAA00AA00 ))
  \LM4550_controler_1/Mmux_n019961  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [5]),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0199[17] )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_237  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_237/CLK ),
    .I(\LM4550_controler_1/n0199[17] ),
    .O(\LM4550_controler_1/FRAME_OUT[237] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_234  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_234/CLK ),
    .I(\LM4550_controler_1/n0199[14] ),
    .O(\LM4550_controler_1/FRAME_OUT[234] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 64'hFF000000FF000000 ))
  \LM4550_controler_1/Mmux_n019931  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR3(\LM4550_controler_1/SEND_VALID_REG [2]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0199[14] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 32'hF0F00000 ))
  \LM4550_controler_1/Mmux_n019941  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SEND_VALID_REG [3]),
    .ADR4(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/n0199[15] )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_235  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_235/CLK ),
    .I(\LM4550_controler_1/n0199[15] ),
    .O(\LM4550_controler_1/FRAME_OUT[235] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_232  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_232/CLK ),
    .I(\LM4550_controler_1/n0199[12] ),
    .O(\LM4550_controler_1/FRAME_OUT[232] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 64'hFF000000FF000000 ))
  \LM4550_controler_1/Mmux_n019911  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(\LM4550_controler_1/SEND_VALID_REG [0]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/n0199[12] )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 32'hAA00AA00 ))
  \LM4550_controler_1/Mmux_n019921  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SEND_VALID_REG [1]),
    .ADR3(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/n0199[13] )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_233  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_233/CLK ),
    .I(\LM4550_controler_1/n0199[13] ),
    .O(\LM4550_controler_1/FRAME_OUT[233] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y92" ),
    .INIT ( 64'hEEEEEEEEEE4EEEEE ))
  \uart_1/Mmux_starttxbit_statetxbc_MUX_26_o11  (
    .ADR0(\uart_1/statetxbc_12587 ),
    .ADR5(\uart_1/bittxcount [0]),
    .ADR3(\uart_1/bittxcount [2]),
    .ADR4(\uart_1/bittxcount [1]),
    .ADR2(\uart_1/bittxcount [3]),
    .ADR1(\uart_1/starttxbit_12586 ),
    .O(\uart_1/starttxbit_statetxbc_MUX_26_o )
  );
  X_SFF #(
    .LOC ( "SLICE_X43Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/statetxbc  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/statetxbc/CLK ),
    .I(\uart_1/statetxbc_rstpot_8858 ),
    .O(\uart_1/statetxbc_12587 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X43Y92" ),
    .INIT ( 64'hFFFFFDFFFFFF0000 ))
  \uart_1/statetxbc_rstpot  (
    .ADR1(\uart_1/baudtxcount [13]),
    .ADR0(\uart_1/baudtxclock<13>1_12480 ),
    .ADR3(\uart_1/baudtxclock_0 [13]),
    .ADR5(\uart_1/statetxbc_12587 ),
    .ADR2(\uart_1/baudtxcount [12]),
    .ADR4(\uart_1/starttxbit_statetxbc_MUX_26_o ),
    .O(\uart_1/statetxbc_rstpot_8858 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<207>/LM4550_controler_1/OUT_SHIFT<207>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [202]),
    .O(\LM4550_controler_1/OUT_SHIFT<202>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<207>/LM4550_controler_1/OUT_SHIFT<207>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<201>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [201])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<207>/LM4550_controler_1/OUT_SHIFT<207>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<200>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [200])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<207>/LM4550_controler_1/OUT_SHIFT<207>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [20]),
    .O(\LM4550_controler_1/OUT_SHIFT<20>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_207  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_207/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207> ),
    .O(\LM4550_controler_1/OUT_SHIFT [207]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hCCAACCCCCCAACCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207>1  (
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [206]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[207] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<207> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'hF000F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [201]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_202  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_202/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<202> ),
    .O(\LM4550_controler_1/OUT_SHIFT [202]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_206  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_206/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206> ),
    .O(\LM4550_controler_1/OUT_SHIFT [206]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hCEC4CEC4CEC4CEC4 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206>1  (
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [205]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[206] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<206> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'hF5F50000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT [200]),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_201  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_201/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<201> ),
    .O(\LM4550_controler_1/OUT_SHIFT<201>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_205  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_205/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205> ),
    .O(\LM4550_controler_1/OUT_SHIFT [205]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hCCCCEE44CCCCEE44 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205>1  (
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [204]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[205] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<205> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'hF0F05050 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [199]),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_200  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_200/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<200> ),
    .O(\LM4550_controler_1/OUT_SHIFT<200>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_204  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_204/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204> ),
    .O(\LM4550_controler_1/OUT_SHIFT [204]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 64'hEEFF2200EEFF2200 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204>1  (
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<203>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[204] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<204> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 32'hC0F0C0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<19>_0 ),
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_20  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_20/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<20> ),
    .O(\LM4550_controler_1/OUT_SHIFT [20]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<218>/LM4550_controler_1/OUT_SHIFT<218>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [49]),
    .O(\LM4550_controler_1/OUT_SHIFT<49>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<218>/LM4550_controler_1/OUT_SHIFT<218>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [29]),
    .O(\LM4550_controler_1/OUT_SHIFT<29>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<218>/LM4550_controler_1/OUT_SHIFT<218>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<28>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [28])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<218>/LM4550_controler_1/OUT_SHIFT<218>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<27>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [27])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_218  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_218/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218> ),
    .O(\LM4550_controler_1/OUT_SHIFT [218]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 64'hFAFF0A00FAFF0A00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218>1  (
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<217>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[218] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<218> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 32'hC0CCC0CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<48>_0 ),
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_49  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_49/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<49> ),
    .O(\LM4550_controler_1/OUT_SHIFT [49]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_214  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_214/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214> ),
    .O(\LM4550_controler_1/OUT_SHIFT [214]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 64'hB8B8AAAAB8B8AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [213]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[214] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<214> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 32'hCC00FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [28]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_29  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_29/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<29> ),
    .O(\LM4550_controler_1/OUT_SHIFT [29]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_213  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_213/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213> ),
    .O(\LM4550_controler_1/OUT_SHIFT [213]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 64'hACACAAAAACACAAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [212]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[213] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<213> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 32'hF000FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [27]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_28  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_28/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<28> ),
    .O(\LM4550_controler_1/OUT_SHIFT<28>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_212  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_212/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212> ),
    .O(\LM4550_controler_1/OUT_SHIFT [212]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 64'hF0F0AAF0F0F0AAF0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212>1  (
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [211]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[212] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<212> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<26>_0 ),
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_27  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_27/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<27> ),
    .O(\LM4550_controler_1/OUT_SHIFT<27>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<249>/LM4550_controler_1/OUT_SHIFT<249>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [216]),
    .O(\LM4550_controler_1/OUT_SHIFT<216>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<249>/LM4550_controler_1/OUT_SHIFT<249>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<247>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [247])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<249>/LM4550_controler_1/OUT_SHIFT<249>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<245>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [245])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<249>/LM4550_controler_1/OUT_SHIFT<249>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<243>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [243])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_249  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_249/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249> ),
    .O(\LM4550_controler_1/OUT_SHIFT [249]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 64'hAA22AA22AA22AA22 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249>1  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [248]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<249> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 32'hF0FCF030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<215>_0 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[216] ),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_216  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_216/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<216> ),
    .O(\LM4550_controler_1/OUT_SHIFT [216]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_248  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_248/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248> ),
    .O(\LM4550_controler_1/OUT_SHIFT [248]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [247]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<248> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [246]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_247  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_247/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<247> ),
    .O(\LM4550_controler_1/OUT_SHIFT<247>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_246  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_246/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246> ),
    .O(\LM4550_controler_1/OUT_SHIFT [246]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [245]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<246> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [244]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_245  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_245/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<245> ),
    .O(\LM4550_controler_1/OUT_SHIFT<245>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_244  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_244/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244> ),
    .O(\LM4550_controler_1/OUT_SHIFT [244]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 64'hCC0CCC0CCC0CCC0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [243]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<244> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 32'hFF0F0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243>1  (
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT [242]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_243  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_243/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<243> ),
    .O(\LM4550_controler_1/OUT_SHIFT<243>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<195>/LM4550_controler_1/OUT_SHIFT<195>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [44]),
    .O(\LM4550_controler_1/OUT_SHIFT<44>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<195>/LM4550_controler_1/OUT_SHIFT<195>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<43>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [43])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<195>/LM4550_controler_1/OUT_SHIFT<195>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<42>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [42])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<195>/LM4550_controler_1/OUT_SHIFT<195>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<41>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [41])
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_195  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_195/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195> ),
    .O(\LM4550_controler_1/OUT_SHIFT [195]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 64'hDDCC88CCDDCC88CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195>1  (
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [194]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[195] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<195> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 32'hA0F0A0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [43]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_44  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_44/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<44> ),
    .O(\LM4550_controler_1/OUT_SHIFT [44]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_194  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_194/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194> ),
    .O(\LM4550_controler_1/OUT_SHIFT [194]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 64'hDCDC8C8CDCDC8C8C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [193]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[194] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<194> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 32'hAF00AF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [42]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_43  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_43/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<43> ),
    .O(\LM4550_controler_1/OUT_SHIFT<43>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_193  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_193/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193> ),
    .O(\LM4550_controler_1/OUT_SHIFT [193]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 64'hCECEC4C4CECEC4C4 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [192]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[193] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<193> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 32'hF500F500 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [41]),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_42  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_42/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<42> ),
    .O(\LM4550_controler_1/OUT_SHIFT<42>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_192  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_192/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192> ),
    .O(\LM4550_controler_1/OUT_SHIFT [192]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 64'hFF00CFC0FF00CFC0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [191]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[192] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<192> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 32'hAAAA0A0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT<40>_0 ),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41> )
  );
  X_SFF #(
    .LOC ( "SLICE_X44Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_41  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_41/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<41> ),
    .O(\LM4550_controler_1/OUT_SHIFT<41>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_195  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_195/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_195/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[195] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_194  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_194/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_194/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[194] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_193  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_193/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_193/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[193] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_192  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_192/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_192/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[192] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<199>/LM4550_controler_1/FRAME_OUT<199>_DMUX_Delay  (
    .I(LEFT_in[1]),
    .O(\LEFT_in<1>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<199>/LM4550_controler_1/FRAME_OUT<199>_BMUX_Delay  (
    .I(\LEFT_in<16>_pack_2 ),
    .O(LEFT_in[16])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_199  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_199/CLK ),
    .I(LEFT_in[17]),
    .O(\LM4550_controler_1/FRAME_OUT[199] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 64'hF000F000F000F000 ))
  \LM4550_controler_1/Mmux_LEFT_IN91  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[199] ),
    .ADR5(1'b1),
    .O(LEFT_in[17])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 32'hAA00AA00 ))
  \LM4550_controler_1/Mmux_LEFT_IN101  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/FRAME_IN[183] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR4(1'b1),
    .O(LEFT_in[1])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_198  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_198/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_198/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[198] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_197  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_197/CLK ),
    .I(LEFT_in[15]),
    .O(\LM4550_controler_1/FRAME_OUT[197] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 64'hAAAA0000AAAA0000 ))
  \LM4550_controler_1/Mmux_LEFT_IN71  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR0(\LM4550_controler_1/FRAME_IN[197] ),
    .ADR5(1'b1),
    .O(LEFT_in[15])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 32'hF0F00000 ))
  \LM4550_controler_1/Mmux_LEFT_IN81  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[198] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR3(1'b1),
    .O(\LEFT_in<16>_pack_2 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_196  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_196/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_196/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[196] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \leftins<3>/leftins<3>_CMUX_Delay  (
    .I(\LEFT_in<3>_pack_1 ),
    .O(LEFT_in[3])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 1'b0 ))
  leftins_3 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_3/CLK ),
    .I(\NlwBufferSignal_leftins_3/IN ),
    .O(leftins[3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 1'b0 ))
  leftins_2 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_2/CLK ),
    .I(LEFT_in[2]),
    .O(leftins[2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_LEFT_IN111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[184] ),
    .ADR5(1'b1),
    .O(LEFT_in[2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 32'hFF000000 ))
  \LM4550_controler_1/Mmux_LEFT_IN121  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[185] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR2(1'b1),
    .O(\LEFT_in<3>_pack_1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 1'b0 ))
  leftins_1 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_1/CLK ),
    .I(\NlwBufferSignal_leftins_1/IN ),
    .O(leftins[1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 1'b0 ))
  leftins_0 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_0/CLK ),
    .I(\NlwBufferSignal_leftins_0/IN ),
    .O(leftins[0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y63" ),
    .INIT ( 64'h00F000CC00F000CC ))
  Mmux_LEFT_inf121 (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR3(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR2(rightins[3]),
    .ADR1(leftins[3]),
    .O(LEFT_inf[3])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<199>/LM4550_controler_1/OUT_SHIFT<199>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [48]),
    .O(\LM4550_controler_1/OUT_SHIFT<48>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<199>/LM4550_controler_1/OUT_SHIFT<199>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<47>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [47])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<199>/LM4550_controler_1/OUT_SHIFT<199>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<46>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [46])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<199>/LM4550_controler_1/OUT_SHIFT<199>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<45>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [45])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_199  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_199/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199> ),
    .O(\LM4550_controler_1/OUT_SHIFT [199]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 64'hAAAACCAAAAAACCAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199>1  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [198]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[199] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<199> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 32'hF0F000F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [47]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_48  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_48/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<48> ),
    .O(\LM4550_controler_1/OUT_SHIFT [48]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_198  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_198/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198> ),
    .O(\LM4550_controler_1/OUT_SHIFT [198]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 64'hAEAEA2A2AEAEA2A2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [197]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[198] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<198> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 32'hF300F300 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [46]),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_47  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_47/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<47> ),
    .O(\LM4550_controler_1/OUT_SHIFT<47>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_197  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_197/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197> ),
    .O(\LM4550_controler_1/OUT_SHIFT [197]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 64'hAAAACACAAAAACACA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [196]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[197] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<197> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 32'hFF000F00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [45]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_46  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_46/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<46> ),
    .O(\LM4550_controler_1/OUT_SHIFT<46>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_196  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_196/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196> ),
    .O(\LM4550_controler_1/OUT_SHIFT [196]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 64'hF3C0F0F0F3C0F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [195]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[196] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<196> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 32'h8888AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT<44>_0 ),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_45  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_45/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<45> ),
    .O(\LM4550_controler_1/OUT_SHIFT<45>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<211>/LM4550_controler_1/OUT_SHIFT<211>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [26]),
    .O(\LM4550_controler_1/OUT_SHIFT<26>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<211>/LM4550_controler_1/OUT_SHIFT<211>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [21]),
    .O(\LM4550_controler_1/OUT_SHIFT<21>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<211>/LM4550_controler_1/OUT_SHIFT<211>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [2]),
    .O(\LM4550_controler_1/OUT_SHIFT<2>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<211>/LM4550_controler_1/OUT_SHIFT<211>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [203]),
    .O(\LM4550_controler_1/OUT_SHIFT<203>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_211  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_211/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211> ),
    .O(\LM4550_controler_1/OUT_SHIFT [211]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 64'hAAF0AAAAAAF0AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [210]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[211] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<211> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<25>_0 ),
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_26  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_26/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<26> ),
    .O(\LM4550_controler_1/OUT_SHIFT [26]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_210  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_210/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210> ),
    .O(\LM4550_controler_1/OUT_SHIFT [210]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 64'hBB88AAAABB88AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210>1  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [209]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[210] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<210> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 32'hC0C0F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<20>_0 ),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_21  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_21/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<21> ),
    .O(\LM4550_controler_1/OUT_SHIFT [21]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_209  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_209/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209> ),
    .O(\LM4550_controler_1/OUT_SHIFT [209]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 64'hAAAAF0AAAAAAF0AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [208]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[209] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<209> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<1>_0 ),
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_2/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<2> ),
    .O(\LM4550_controler_1/OUT_SHIFT [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_208  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_208/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208> ),
    .O(\LM4550_controler_1/OUT_SHIFT [208]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 64'hFFBB0088FFBB0088 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208>1  (
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT [207]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[208] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<208> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 32'hF030F030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<202>_0 ),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203> )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y48" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_203  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_203/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<203> ),
    .O(\LM4550_controler_1/OUT_SHIFT [203]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_199  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_199/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_199/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[199] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_198  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_198/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_198/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[198] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_197  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_197/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_197/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[197] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_196  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_196/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_196/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[196] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y68" ),
    .INIT ( 64'h00FC00FC000C000C ))
  Mmux_LEFT_inf81 (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(sw0_IBUF_0),
    .ADR2(sw2_IBUF_0),
    .ADR5(rightins[16]),
    .ADR1(\leftins<16>_0 ),
    .O(LEFT_inf[16])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y68" ),
    .INIT ( 64'h3333303000003030 ))
  Mmux_LEFT_inf91 (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR5(rightins[17]),
    .ADR2(\leftins<17>_0 ),
    .O(LEFT_inf[17])
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_188CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_188CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_187CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_187CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_186CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_186CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_185CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_185CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_188  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_188/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_188/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [188]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 64'h3033303330003000 ))
  Mmux_LEFT_inf41 (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR2(rightins[12]),
    .ADR5(leftins[12]),
    .O(LEFT_inf[12])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_187  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_187/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_187/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [187]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 64'h3300303033003030 ))
  Mmux_LEFT_inf51 (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR1(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR3(rightins[13]),
    .ADR2(leftins[13]),
    .O(LEFT_inf[13])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_186  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_186/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_186/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [186]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 64'h00000000F5A0F5A0 ))
  Mmux_LEFT_inf71 (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR2(rightins[15]),
    .ADR3(leftins[15]),
    .O(LEFT_inf[15])
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_185  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_185/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_185/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [185]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y67" ),
    .INIT ( 64'h0000FFAA00005500 ))
  Mmux_LEFT_inf31 (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(sw0_IBUF_0),
    .ADR0(sw2_IBUF_0),
    .ADR5(rightins[11]),
    .ADR3(leftins[11]),
    .O(LEFT_inf[11])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 64'h3333003333000000 ))
  Mmux_LEFT_inf151 (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(sw0_IBUF_0),
    .ADR3(sw2_IBUF_0),
    .ADR4(rightins[6]),
    .ADR5(leftins[6]),
    .O(LEFT_inf[6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 64'h0000EE220000EE22 ))
  Mmux_LEFT_inf161 (
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR3(rightins[7]),
    .ADR0(leftins[7]),
    .O(LEFT_inf[7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y65" ),
    .INIT ( 64'h0E020E020E020E02 ))
  Mmux_LEFT_inf21 (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR2(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR3(rightins[10]),
    .ADR0(leftins[10]),
    .O(LEFT_inf[10])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<191>/LM4550_controler_1/OUT_SHIFT<191>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [40]),
    .O(\LM4550_controler_1/OUT_SHIFT<40>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<191>/LM4550_controler_1/OUT_SHIFT<191>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [19]),
    .O(\LM4550_controler_1/OUT_SHIFT<19>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<191>/LM4550_controler_1/OUT_SHIFT<191>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<39>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [39])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<191>/LM4550_controler_1/OUT_SHIFT<191>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<38>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [38])
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_191  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_191/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191> ),
    .O(\LM4550_controler_1/OUT_SHIFT [191]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 64'hCCF0CCCCCCF0CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [190]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[191] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<191> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 32'hAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [39]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40> )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_40  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_40/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<40> ),
    .O(\LM4550_controler_1/OUT_SHIFT [40]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_190  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_190/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190> ),
    .O(\LM4550_controler_1/OUT_SHIFT [190]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 64'hCCEECC44CCEECC44 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190>1  (
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [189]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[190] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<190> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 32'hF050F050 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<18>_0 ),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19> )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_19/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<19> ),
    .O(\LM4550_controler_1/OUT_SHIFT [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_189  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_189/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189> ),
    .O(\LM4550_controler_1/OUT_SHIFT [189]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 64'hCCCCE4E4CCCCE4E4 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [188]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[189] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<189> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 32'hFF005500 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [38]),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39> )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_39  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_39/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<39> ),
    .O(\LM4550_controler_1/OUT_SHIFT<39>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_188  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_188/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188> ),
    .O(\LM4550_controler_1/OUT_SHIFT [188]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 64'hF0AAF0F0F0AAF0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188>1  (
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [187]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[188] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<188> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<37>_0 ),
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38> )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_38  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_38/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<38> ),
    .O(\LM4550_controler_1/OUT_SHIFT<38>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \leftins<15>/leftins<15>_BMUX_Delay  (
    .I(leftins[17]),
    .O(\leftins<17>_0 )
  );
  X_BUF   \leftins<15>/leftins<15>_AMUX_Delay  (
    .I(leftins[16]),
    .O(\leftins<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 1'b0 ))
  leftins_15 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_15/CLK ),
    .I(\NlwBufferSignal_leftins_15/IN ),
    .O(leftins[15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 1'b0 ))
  leftins_14 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_14/CLK ),
    .I(\NlwBufferSignal_leftins_14/IN ),
    .O(leftins[14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 1'b0 ))
  leftins_13 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_13/CLK ),
    .I(\NlwBufferSignal_leftins_13/IN ),
    .O(leftins[13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 32'hFF00FF00 ))
  \LEFT_in<17>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(LEFT_in[17]),
    .O(\LEFT_in<17>_rt_9233 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 1'b0 ))
  leftins_17 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_17/CLK ),
    .I(\LEFT_in<17>_rt_9233 ),
    .O(leftins[17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 1'b0 ))
  leftins_12 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_12/CLK ),
    .I(\NlwBufferSignal_leftins_12/IN ),
    .O(leftins[12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LEFT_in<16>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(LEFT_in[16]),
    .O(\LEFT_in<16>_rt_9242 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y64" ),
    .INIT ( 1'b0 ))
  leftins_16 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_16/CLK ),
    .I(\LEFT_in<16>_rt_9242 ),
    .O(leftins[16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_187CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_187CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_186CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_186CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_185CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_185CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_184CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_184CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_187  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_187/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_187/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[187] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_186  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_186/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_186/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[186] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_185  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_185/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_185/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[185] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_184  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_184/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_184/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[184] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y43" ),
    .INIT ( 64'h5000445000EE44FF ))
  \LM4550_controler_1/_n0365_inv1  (
    .ADR3(\LM4550_controler_1/STATE_REG [2]),
    .ADR5(\LM4550_controler_1/STATE_REG [1]),
    .ADR1(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .ADR0(\LM4550_controler_1/STATE_REG [3]),
    .ADR4(\LM4550_controler_1/STATE_REG [0]),
    .ADR2(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .O(\LM4550_controler_1/_n0365_inv2_14468 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y43" ),
    .INIT ( 64'hFFA0FF00FF00FF00 ))
  \LM4550_controler_1/_n0365_inv8  (
    .ADR1(1'b1),
    .ADR5(\LM4550_controler_1/_n0365_inv5_14240 ),
    .ADR4(\LM4550_controler_1/_n0365_inv6_14241 ),
    .ADR2(\LM4550_controler_1/_n0365_inv7_14242 ),
    .ADR0(\LM4550_controler_1/_n0365_inv8_14243 ),
    .ADR3(\LM4550_controler_1/_n0365_inv2_14468 ),
    .O(\LM4550_controler_1/_n0365_inv )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<235>/LM4550_controler_1/DATA_TO_SEND<235>_DMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[251] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<251>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<235>/LM4550_controler_1/DATA_TO_SEND<235>_CMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[239] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<239>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<235>/LM4550_controler_1/DATA_TO_SEND<235>_BMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[237] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<237>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<235>/LM4550_controler_1/DATA_TO_SEND<235>_AMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[236] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<236>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_235  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_235/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_235/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[235] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/FRAME_OUT<251>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_OUT[251] ),
    .O(\LM4550_controler_1/FRAME_OUT<251>_rt_9363 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_251  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_251/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<251>_rt_9363 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[251] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_234  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_234/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_234/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[234] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/FRAME_OUT<239>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_OUT[239] ),
    .O(\LM4550_controler_1/FRAME_OUT<239>_rt_9365 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_239  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_239/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<239>_rt_9365 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[239] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_233  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_233/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_233/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[233] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/FRAME_OUT<237>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_OUT<237>_0 ),
    .O(\LM4550_controler_1/FRAME_OUT<237>_rt_9372 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_237  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_237/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<237>_rt_9372 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[237] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_232  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_232/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_232/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[232] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 32'hAAAAAAAA ))
  \LM4550_controler_1/FRAME_OUT<236>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/FRAME_OUT[236] ),
    .O(\LM4550_controler_1/FRAME_OUT<236>_rt_9370 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_236  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_236/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<236>_rt_9370 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[236] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_5/CLK ),
    .I(\uart_1/baudtxcount_5_glue_set_9321 ),
    .O(\uart_1/baudtxcount [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y92" ),
    .INIT ( 64'h5054FAFE50545054 ))
  \uart_1/baudtxcount_5_glue_set  (
    .ADR0(\uart_1/statetxbc_12587 ),
    .ADR3(reset_0),
    .ADR1(\uart_1/starttxbit_12586 ),
    .ADR2(\uart_1/baudtxcount [5]),
    .ADR4(\uart_1/baudtxclock ),
    .ADR5(\uart_1/Result<5>1_0 ),
    .O(\uart_1/baudtxcount_5_glue_set_9321 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_4/CLK ),
    .I(\uart_1/baudtxcount_4_glue_set_9330 ),
    .O(\uart_1/baudtxcount [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y92" ),
    .INIT ( 64'h55F500A055F544E4 ))
  \uart_1/baudtxcount_4_glue_set  (
    .ADR0(\uart_1/statetxbc_12587 ),
    .ADR5(reset_0),
    .ADR1(\uart_1/starttxbit_12586 ),
    .ADR4(\uart_1/baudtxcount [4]),
    .ADR3(\uart_1/baudtxclock ),
    .ADR2(\uart_1/Result<4>1_0 ),
    .O(\uart_1/baudtxcount_4_glue_set_9330 )
  );
  X_SFF #(
    .LOC ( "SLICE_X45Y92" ),
    .INIT ( 1'b0 ))
  \uart_1/baudtxcount_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/baudtxcount_2/CLK ),
    .I(\uart_1/baudtxcount_2_glue_set_9331 ),
    .O(\uart_1/baudtxcount [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X45Y92" ),
    .INIT ( 64'h55FF555504AE0404 ))
  \uart_1/baudtxcount_2_glue_set  (
    .ADR0(\uart_1/statetxbc_12587 ),
    .ADR2(reset_0),
    .ADR1(\uart_1/starttxbit_12586 ),
    .ADR5(\uart_1/baudtxcount [2]),
    .ADR3(\uart_1/baudtxclock ),
    .ADR4(\uart_1/Result<2>2_0 ),
    .O(\uart_1/baudtxcount_2_glue_set_9331 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_187  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_187/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_187/IN ),
    .O(\LM4550_controler_1/FRAME_IN[187] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_186  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_186/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_186/IN ),
    .O(\LM4550_controler_1/FRAME_IN[186] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_185  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_185/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_185/IN ),
    .O(\LM4550_controler_1/FRAME_IN[185] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_184  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_184/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_184/IN ),
    .O(\LM4550_controler_1/FRAME_IN[184] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y93" ),
    .INIT ( 64'h0000000000000001 ))
  \uart_1/baudtxclock<13>2  (
    .ADR0(\uart_1/baudtxcount [7]),
    .ADR1(\uart_1/baudtxcount [4]),
    .ADR5(\uart_1/baudtxcount [8]),
    .ADR4(\uart_1/baudtxcount [9]),
    .ADR3(\uart_1/baudtxcount [10]),
    .ADR2(\uart_1/baudtxcount [11]),
    .O(\uart_1/baudtxclock<13>1_12480 )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<191>/LM4550_controler_1/FRAME_OUT<191>_CMUX_Delay  (
    .I(\LEFT_in<9>_pack_1 ),
    .O(LEFT_in[9])
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_191  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_191/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_191/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[191] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_190  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_190/CLK ),
    .I(LEFT_in[8]),
    .O(\LM4550_controler_1/FRAME_OUT[190] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 64'hFF000000FF000000 ))
  \LM4550_controler_1/Mmux_LEFT_IN171  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[190] ),
    .ADR5(1'b1),
    .O(LEFT_in[8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 32'hF000F000 ))
  \LM4550_controler_1/Mmux_LEFT_IN181  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[191] ),
    .ADR3(\LM4550_controler_1/FRAME_IN[252] ),
    .ADR4(1'b1),
    .O(\LEFT_in<9>_pack_1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_189  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_189/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_189/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[189] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 64'h5050555550500000 ))
  Mmux_LEFT_inf131 (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR2(rightins[4]),
    .ADR5(leftins[4]),
    .O(LEFT_inf[4])
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_188  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_188/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_188/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[188] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_187  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_187/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_187/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[187] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_186  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_186/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_186/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[186] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_185  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_185/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_185/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[185] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y62" ),
    .INIT ( 64'h0F0F0C0C00000C0C ))
  Mmux_LEFT_inf11 (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR5(rightins[0]),
    .ADR1(leftins[0]),
    .O(LEFT_inf[0])
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_184  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_184/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_184/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[184] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y62" ),
    .INIT ( 64'h0A0A0F000A0A0F00 ))
  Mmux_LEFT_inf111 (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(sw0_IBUF_0),
    .ADR4(sw2_IBUF_0),
    .ADR0(rightins[2]),
    .ADR3(leftins[2]),
    .O(LEFT_inf[2])
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_254  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_254/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_254/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[254] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_251  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_251/CLK ),
    .I(1'b1),
    .O(\LM4550_controler_1/FRAME_OUT[251] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_191  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_191/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_191/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[191] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_190  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_190/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_190/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[190] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_189  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_189/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_189/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[189] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_188  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_188/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_188/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[188] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y64" ),
    .INIT ( 1'b0 ))
  leftins_11 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_11/CLK ),
    .I(\NlwBufferSignal_leftins_11/IN ),
    .O(leftins[11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y64" ),
    .INIT ( 1'b0 ))
  leftins_10 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_10/CLK ),
    .I(\NlwBufferSignal_leftins_10/IN ),
    .O(leftins[10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y64" ),
    .INIT ( 1'b0 ))
  leftins_9 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_9/CLK ),
    .I(\NlwBufferSignal_leftins_9/IN ),
    .O(leftins[9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y64" ),
    .INIT ( 1'b0 ))
  leftins_8 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_leftins_8/CLK ),
    .I(\NlwBufferSignal_leftins_8/IN ),
    .O(leftins[8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X46Y64" ),
    .INIT ( 64'h00000000FCFC3030 ))
  Mmux_LEFT_inf181 (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR5(sw0_IBUF_0),
    .ADR1(sw2_IBUF_0),
    .ADR4(rightins[9]),
    .ADR2(leftins[9]),
    .O(LEFT_inf[9])
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<177>/LM4550_controler_1/DATA_TO_SEND<177>_DMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[183] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<183>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<177>/LM4550_controler_1/DATA_TO_SEND<177>_CMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[182] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<182>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<177>/LM4550_controler_1/DATA_TO_SEND<177>_BMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[179] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<179>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<177>/LM4550_controler_1/DATA_TO_SEND<177>_AMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[178] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<178>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_177  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_177/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_177/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[177] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/FRAME_OUT<183>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_OUT[183] ),
    .O(\LM4550_controler_1/FRAME_OUT<183>_rt_9428 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_183  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_183/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<183>_rt_9428 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[183] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_176  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_176/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_176/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[176] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/FRAME_OUT<182>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_OUT[182] ),
    .O(\LM4550_controler_1/FRAME_OUT<182>_rt_9430 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_182  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_182/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<182>_rt_9430 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[182] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_175  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_175/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_175/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[175] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/FRAME_OUT<179>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_OUT[179] ),
    .O(\LM4550_controler_1/FRAME_OUT<179>_rt_9437 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_179  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_179/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<179>_rt_9437 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[179] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_174  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_174/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_174/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[174] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 32'hAAAAAAAA ))
  \LM4550_controler_1/FRAME_OUT<178>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/FRAME_OUT[178] ),
    .O(\LM4550_controler_1/FRAME_OUT<178>_rt_9435 )
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_178  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_178/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<178>_rt_9435 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[178] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_183  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_183/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_183/IN ),
    .O(\LM4550_controler_1/FRAME_IN[183] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_182  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_182/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_182/IN ),
    .O(\LM4550_controler_1/FRAME_IN[182] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_179  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_179/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_179/IN ),
    .O(\LM4550_controler_1/FRAME_IN[179] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X46Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_178  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_178/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_178/IN ),
    .O(\LM4550_controler_1/FRAME_IN[178] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_187  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_187/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_187/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[187] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_186  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_186/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_186/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[186] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_185  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_185/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_185/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[185] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X47Y61" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_184  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_184/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_184/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[184] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_183CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_183CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_182CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_182CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_179CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_179CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_178CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_178CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_183  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_183/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_183/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[183] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_182  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_182/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_182/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[182] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_179  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_179/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_179/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[179] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_178  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_178/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_178/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[178] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_11/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11> ),
    .O(\LM4550_controler_1/count_reg [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 64'hFFFF400040004000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<21>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<11>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [11]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<11> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_10/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10> ),
    .O(\LM4550_controler_1/count_reg [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 64'hDCCC5000CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<22>1  (
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<10>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [10]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_9/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9> ),
    .O(\LM4550_controler_1/count_reg [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 64'hFF202020FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<23>1  (
    .ADR5(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<9>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [9]),
    .ADR0(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<9> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_8/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8> ),
    .O(\LM4550_controler_1/count_reg [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y42" ),
    .INIT ( 64'hCC00ECA0CC00CC00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR5(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<8>_0 ),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR1(\LM4550_controler_1/count_reg [8]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_3/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3> ),
    .O(\LM4550_controler_1/count_reg [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 64'hAEAAAAAA0C000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29>1  (
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<3>_0 ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [3]),
    .ADR1(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR0(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_2/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2> ),
    .O(\LM4550_controler_1/count_reg [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 64'hDCCC5000CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30>1  (
    .ADR5(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<2>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [2]),
    .ADR3(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_1/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1> ),
    .O(\LM4550_controler_1/count_reg [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 64'hFF404040FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<1>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [1]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_0/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<0> ),
    .O(\LM4550_controler_1/count_reg [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y40" ),
    .INIT ( 64'hAE0CAA00AA00AA00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<32>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR5(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<0>_0 ),
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR0(\LM4550_controler_1/count_reg [0]),
    .ADR4(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<0> )
  );
  X_BUF   \LM4550_controler_1/FRAME_IN<165>/LM4550_controler_1/FRAME_IN<165>_CMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<18> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<18>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_IN<165>/LM4550_controler_1/FRAME_IN<165>_BMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<17> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<17>_0 )
  );
  X_BUF   \LM4550_controler_1/FRAME_IN<165>/LM4550_controler_1/FRAME_IN<165>_AMUX_Delay  (
    .I(\mono_digital_mix[18]_unary_minus_24_OUT<16> ),
    .O(\mono_digital_mix[18]_unary_minus_24_OUT<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_165  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_165/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_165/IN ),
    .O(\LM4550_controler_1/FRAME_IN[165] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_164  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_164/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_164/IN ),
    .O(\LM4550_controler_1/FRAME_IN[164] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y62" ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>  (
    .CI(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_cy<15>_13254 ),
    .CYINIT(1'b0),
    .CO({\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[3]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[2]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[1]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_DI[3]_UNCONNECTED , 
\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_DI[2]_UNCONNECTED , 1'b0, 1'b0}),
    .O({\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_O[3]_UNCONNECTED , \mono_digital_mix[18]_unary_minus_24_OUT<18> , 
\mono_digital_mix[18]_unary_minus_24_OUT<17> , \mono_digital_mix[18]_unary_minus_24_OUT<16> }),
    .S({\NLW_Msub_mono_digital_mix[18]_unary_minus_24_OUT_xor<18>_S[3]_UNCONNECTED , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18> , 
\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> , \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 64'h0F0F0F0F0F0F0F0F ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR2(\Madd_n0162_cy<18>_0 ),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<18> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_163  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_163/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_163/IN ),
    .O(\LM4550_controler_1/FRAME_IN[163] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 64'h0000FFFF0000FFFF ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17>_INV_0  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\n0162<18>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<17> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_58.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_58.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_162  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_162/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_162/IN ),
    .O(\LM4550_controler_1/FRAME_IN[162] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 64'h3333333333333333 ))
  \Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\n0162<17>_0 ),
    .ADR5(1'b1),
    .O(\Msub_mono_digital_mix[18]_unary_minus_24_OUT_lut<16> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y62" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_57.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_57.A5LUT_O_UNCONNECTED )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_176CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_176CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_180CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_180CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_175CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_175CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_179CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_179CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_174CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_174CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_178CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_178CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_173CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_173CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_177CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_177CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<176>/LM4550_controler_1/IN_SHIFT<176>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [180]),
    .O(\LM4550_controler_1/IN_SHIFT<180>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<176>/LM4550_controler_1/IN_SHIFT<176>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<179>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [179])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<176>/LM4550_controler_1/IN_SHIFT<176>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<178>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [178])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<176>/LM4550_controler_1/IN_SHIFT<176>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<177>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [177])
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_176  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_176/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_176/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [176]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<179>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [179]),
    .O(\LM4550_controler_1/IN_SHIFT<179>_rt_10262 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_180  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_180/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<179>_rt_10262 ),
    .O(\LM4550_controler_1/IN_SHIFT [180]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_175  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_175/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_175/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [175]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<178>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [178]),
    .O(\LM4550_controler_1/IN_SHIFT<178>_rt_10270 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_179  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_179/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<178>_rt_10270 ),
    .O(\LM4550_controler_1/IN_SHIFT<179>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_174  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_174/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_174/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [174]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<177>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [177]),
    .O(\LM4550_controler_1/IN_SHIFT<177>_rt_10269 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_178  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_178/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<177>_rt_10269 ),
    .O(\LM4550_controler_1/IN_SHIFT<178>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_173  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_173/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_173/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [173]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<176>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [176]),
    .O(\LM4550_controler_1/IN_SHIFT<176>_rt_10280 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_177  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_177/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<176>_rt_10280 ),
    .O(\LM4550_controler_1/IN_SHIFT<177>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_184CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_184CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_183CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_183CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_182CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_182CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_181CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_181CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_184  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_184/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_184/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [184]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_183  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_183/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_183/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [183]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_182  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_182/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_182/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [182]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y67" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_181  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_181/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_181/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [181]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_173CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_173CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_172CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_172CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_171CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_171CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_170CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_170CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_173  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_173/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_173/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[173] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_172  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_172/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_172/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[172] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_171  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_171/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_171/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[171] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_170  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_170/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_170/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[170] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ld7_OBUF/ld7_OBUF_AMUX_Delay  (
    .I(ld6_OBUF_10293),
    .O(ld6_OBUF_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y39" ),
    .INIT ( 64'hFF55AA00FF55AA00 ))
  Mmux_mono_digital_mix_rectified81 (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\n0162<18>_0 ),
    .ADR4(\Madd_n0162_cy<18>_0 ),
    .ADR3(\mono_digital_mix[18]_unary_minus_24_OUT<18>_0 ),
    .ADR5(1'b1),
    .O(ld7_OBUF_12619)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y39" ),
    .INIT ( 32'hA0A0A0A0 ))
  Mmux_mono_digital_mix_rectified71 (
    .ADR1(1'b1),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<17>_0 ),
    .ADR0(\n0162<18>_0 ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(ld6_OBUF_10293)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_7/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7> ),
    .O(\LM4550_controler_1/count_reg [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 64'hBAAA3000AAAA0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25>1  (
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<7>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [7]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR0(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_6/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6> ),
    .O(\LM4550_controler_1/count_reg [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 64'hFFFF008000800080 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<6>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [6]),
    .ADR0(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_5/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5> ),
    .O(\LM4550_controler_1/count_reg [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 64'hFF000000FF808080 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<5>_0 ),
    .ADR5(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [5]),
    .ADR0(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_4/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4> ),
    .O(\LM4550_controler_1/count_reg [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y41" ),
    .INIT ( 64'h8888F88888888888 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28>1  (
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR5(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<4>_0 ),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR0(\LM4550_controler_1/count_reg [4]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_15/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15> ),
    .O(\LM4550_controler_1/count_reg [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 64'hF2F02200F0F00000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<15>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR2(\LM4550_controler_1/count_reg [15]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_14/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14> ),
    .O(\LM4550_controler_1/count_reg [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 64'hFF404040FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<14>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [14]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_13/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13> ),
    .O(\LM4550_controler_1/count_reg [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 64'hFF404040FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19>1  (
    .ADR5(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<13>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [13]),
    .ADR1(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_12/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12> ),
    .O(\LM4550_controler_1/count_reg [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y43" ),
    .INIT ( 64'hCC00ECA0CC00CC00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<20>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR5(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<12>_0 ),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR1(\LM4550_controler_1/count_reg [12]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<12> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC_REGISTER  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER/IN ),
    .O(\LM4550_controler_1/DELAY_SYNC_REGISTER_14102 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_27  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_27/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27> ),
    .O(\LM4550_controler_1/count_reg [27]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 64'hFFFF400040004000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<5>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [27]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<27> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_26  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_26/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26> ),
    .O(\LM4550_controler_1/count_reg [26]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 64'hFF202020FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<6>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [26]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<26> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_25  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_25/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25> ),
    .O(\LM4550_controler_1/count_reg [25]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 64'hFF000000FF808080 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<7>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25>_0 ),
    .ADR5(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [25]),
    .ADR1(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<25> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_24  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_24/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24> ),
    .O(\LM4550_controler_1/count_reg [24]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y46" ),
    .INIT ( 64'hDCCCCCCC50000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<8>1  (
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [24]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<24> )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<165>/LM4550_controler_1/OUT_SHIFT<165>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [1]),
    .O(\LM4550_controler_1/OUT_SHIFT<1>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<165>/LM4550_controler_1/OUT_SHIFT<165>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<161>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [161])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<165>/LM4550_controler_1/OUT_SHIFT<165>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<160>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [160])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<165>/LM4550_controler_1/OUT_SHIFT<165>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [16]),
    .O(\LM4550_controler_1/OUT_SHIFT<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_165  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_165/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165> ),
    .O(\LM4550_controler_1/OUT_SHIFT [165]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 64'hAEAEA2A2AEAEA2A2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [164]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND<165>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<165> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 32'hF300F300 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [0]),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_1/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<1> ),
    .O(\LM4550_controler_1/OUT_SHIFT [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_164  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_164/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164> ),
    .O(\LM4550_controler_1/OUT_SHIFT [164]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 64'hACACAAAAACACAAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [163]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND<164>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<164> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 32'hF000FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [160]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_161  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_161/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<161> ),
    .O(\LM4550_controler_1/OUT_SHIFT<161>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_163  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_163/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163> ),
    .O(\LM4550_controler_1/OUT_SHIFT [163]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 64'hAAAACACAAAAACACA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [162]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND<163>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<163> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 32'hFF000F00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT<159>_0 ),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_160  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_160/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<160> ),
    .O(\LM4550_controler_1/OUT_SHIFT<160>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_162  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_162/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162> ),
    .O(\LM4550_controler_1/OUT_SHIFT [162]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 64'hACACAAAAACACAAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [161]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND<162>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<162> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 32'hF000FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT<15>_0 ),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_16  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_16/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<16> ),
    .O(\LM4550_controler_1/OUT_SHIFT [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_30  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_30/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30> ),
    .O(\LM4550_controler_1/count_reg [30]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y47" ),
    .INIT ( 64'hDCCC5000CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<2>1  (
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [30]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<30> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_29  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_29/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29> ),
    .O(\LM4550_controler_1/count_reg [29]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y47" ),
    .INIT ( 64'hFFFF400040004000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<3>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [29]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR5(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<29> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_28  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_28/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28> ),
    .O(\LM4550_controler_1/count_reg [28]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y47" ),
    .INIT ( 64'hDCCCCCCC50000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<4>1  (
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [28]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<28> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_19  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_19/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19> ),
    .O(\LM4550_controler_1/count_reg [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hFFFF400040004000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<13>1  (
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR3(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<19>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR5(\LM4550_controler_1/count_reg [19]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<19> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_18  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_18/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18> ),
    .O(\LM4550_controler_1/count_reg [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hDCCC5000CCCC0000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<14>1  (
    .ADR3(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<18>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [18]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR1(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<18> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_17  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_17/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17> ),
    .O(\LM4550_controler_1/count_reg [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hFF202020FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<15>1  (
    .ADR5(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<17>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/count_reg [17]),
    .ADR0(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<17> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_16  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_16/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16> ),
    .O(\LM4550_controler_1/count_reg [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y44" ),
    .INIT ( 64'hCC00ECA0CC00CC00 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16>1  (
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR5(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<16>_0 ),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR1(\LM4550_controler_1/count_reg [16]),
    .ADR2(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR3(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<16> )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_reg_31  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_reg_31/CLK ),
    .I(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31> ),
    .O(\LM4550_controler_1/count_reg [31]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 64'hFF404040FF000000 ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<1>1  (
    .ADR2(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR1(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31>_0 ),
    .ADR0(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR3(\LM4550_controler_1/count_reg [31]),
    .ADR5(\LM4550_controler_1/_n0365_inv1_12332 ),
    .ADR4(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 ),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<31> )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 64'hFFFFFFBFFFFAFFFA ))
  \LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>11  (
    .ADR5(\LM4550_controler_1/STATE_REG [0]),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR2(\LM4550_controler_1/STATE_REG [1]),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR3(\LM4550_controler_1/STATE_REG [3]),
    .ADR0(\LM4550_controler_1/STATE_REG [2]),
    .O(\LM4550_controler_1/STATE_REG[3]_GND_8_o_select_108_OUT<10>1_13960 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y45" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/_n0365_inv6  (
    .ADR2(\LM4550_controler_1/count_reg [3]),
    .ADR5(\LM4550_controler_1/count_reg [4]),
    .ADR1(\LM4550_controler_1/count_reg [31]),
    .ADR3(\LM4550_controler_1/count_reg [30]),
    .ADR4(\LM4550_controler_1/count_reg [29]),
    .ADR0(\LM4550_controler_1/count_reg [28]),
    .O(\LM4550_controler_1/_n0365_inv7_14242 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_252  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_252/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_252/IN ),
    .O(\LM4550_controler_1/FRAME_IN[252] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_251  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_251/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_251/IN ),
    .O(\LM4550_controler_1/FRAME_IN[251] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<242>/LM4550_controler_1/OUT_SHIFT<242>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<241>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [241])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<242>/LM4550_controler_1/OUT_SHIFT<242>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [24]),
    .O(\LM4550_controler_1/OUT_SHIFT<24>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<242>/LM4550_controler_1/OUT_SHIFT<242>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [69]),
    .O(\LM4550_controler_1/OUT_SHIFT<69>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<242>/LM4550_controler_1/OUT_SHIFT<242>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [235]),
    .O(\LM4550_controler_1/OUT_SHIFT<235>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_242  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_242/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242> ),
    .O(\LM4550_controler_1/OUT_SHIFT [242]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [241]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<242> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [240]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_241  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_241/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<241> ),
    .O(\LM4550_controler_1/OUT_SHIFT<241>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_240  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_240/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240> ),
    .O(\LM4550_controler_1/OUT_SHIFT [240]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 64'hCC00FF00CC00FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [239]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<240> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 32'hC0C0F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<23>_0 ),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_24  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_24/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<24> ),
    .O(\LM4550_controler_1/OUT_SHIFT [24]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_239  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_239/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239> ),
    .O(\LM4550_controler_1/OUT_SHIFT [239]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 64'hCACCCACCCACCCACC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239>1  (
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [238]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND<239>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<239> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 32'hF0FF0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT [68]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_69  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_69/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<69> ),
    .O(\LM4550_controler_1/OUT_SHIFT [69]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_238  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_238/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238> ),
    .O(\LM4550_controler_1/OUT_SHIFT [238]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 64'hCC44CC44CC44CC44 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238>1  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [237]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<238> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 32'hFFF500A0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT [234]),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[235] ),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_235  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_235/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<235> ),
    .O(\LM4550_controler_1/OUT_SHIFT [235]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_177CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_177CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_191CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_191CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_176CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_176CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_190CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_190CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_175CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_175CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_189CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_189CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_174CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_174CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_188CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_188CLK )
  );
  X_BUF   \LM4550_controler_1/DATA_RECEIVED<177>/LM4550_controler_1/DATA_RECEIVED<177>_DMUX_Delay  (
    .I(\LM4550_controler_1/DATA_RECEIVED[191] ),
    .O(\LM4550_controler_1/DATA_RECEIVED<191>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_RECEIVED<177>/LM4550_controler_1/DATA_RECEIVED<177>_CMUX_Delay  (
    .I(\LM4550_controler_1/DATA_RECEIVED[190] ),
    .O(\LM4550_controler_1/DATA_RECEIVED<190>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_RECEIVED<177>/LM4550_controler_1/DATA_RECEIVED<177>_BMUX_Delay  (
    .I(\LM4550_controler_1/DATA_RECEIVED[189] ),
    .O(\LM4550_controler_1/DATA_RECEIVED<189>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_RECEIVED<177>/LM4550_controler_1/DATA_RECEIVED<177>_AMUX_Delay  (
    .I(\LM4550_controler_1/DATA_RECEIVED[188] ),
    .O(\LM4550_controler_1/DATA_RECEIVED<188>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_177  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_177/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_177/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[177] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<190>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [190]),
    .O(\LM4550_controler_1/IN_SHIFT<190>_rt_10695 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_191  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_191/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<190>_rt_10695 ),
    .O(\LM4550_controler_1/DATA_RECEIVED[191] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_176  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_176/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_176/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[176] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 32'hAAAAAAAA ))
  \LM4550_controler_1/IN_SHIFT<189>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/IN_SHIFT [189]),
    .O(\LM4550_controler_1/IN_SHIFT<189>_rt_10703 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_190  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_190/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<189>_rt_10703 ),
    .O(\LM4550_controler_1/DATA_RECEIVED[190] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_175  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_175/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_175/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[175] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<188>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [188]),
    .O(\LM4550_controler_1/IN_SHIFT<188>_rt_10702 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_189  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_189/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<188>_rt_10702 ),
    .O(\LM4550_controler_1/DATA_RECEIVED[189] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_174  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_174/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_174/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[174] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<187>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [187]),
    .O(\LM4550_controler_1/IN_SHIFT<187>_rt_10713 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_188  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_188/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<187>_rt_10713 ),
    .O(\LM4550_controler_1/DATA_RECEIVED[188] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ld3_OBUF/ld3_OBUF_AMUX_Delay  (
    .I(ld2_OBUF_10637),
    .O(ld2_OBUF_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y61" ),
    .INIT ( 64'hFF00CCCCFF00CCCC ))
  Mmux_mono_digital_mix_rectified41 (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\n0162<18>_0 ),
    .ADR1(\n0162<15>_0 ),
    .ADR3(\mono_digital_mix[18]_unary_minus_24_OUT<14>_0 ),
    .ADR5(1'b1),
    .O(ld3_OBUF_12592)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y61" ),
    .INIT ( 32'hAAAAF0F0 ))
  Mmux_mono_digital_mix_rectified31 (
    .ADR2(\n0162<14>_0 ),
    .ADR0(\mono_digital_mix[18]_unary_minus_24_OUT<13>_0 ),
    .ADR4(\n0162<18>_0 ),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(ld2_OBUF_10637)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_177  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_177/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_177/IN ),
    .O(\LM4550_controler_1/FRAME_IN[177] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_176  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_176/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_176/IN ),
    .O(\LM4550_controler_1/FRAME_IN[176] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_175  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_175/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_175/IN ),
    .O(\LM4550_controler_1/FRAME_IN[175] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_174  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_174/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_174/IN ),
    .O(\LM4550_controler_1/FRAME_IN[174] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<173>/LM4550_controler_1/DATA_TO_SEND<173>_DMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[165] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<165>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<173>/LM4550_controler_1/DATA_TO_SEND<173>_CMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[164] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<164>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<173>/LM4550_controler_1/DATA_TO_SEND<173>_BMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[163] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<163>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<173>/LM4550_controler_1/DATA_TO_SEND<173>_AMUX_Delay  (
    .I(\LM4550_controler_1/DATA_TO_SEND[162] ),
    .O(\LM4550_controler_1/DATA_TO_SEND<162>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_173  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_173/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_173/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[173] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/FRAME_OUT<165>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_OUT[165] ),
    .O(\LM4550_controler_1/FRAME_OUT<165>_rt_10610 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_165  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_165/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<165>_rt_10610 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[165] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_172  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_172/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_172/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[172] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 32'hAAAAAAAA ))
  \LM4550_controler_1/FRAME_OUT<164>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/FRAME_OUT[164] ),
    .O(\LM4550_controler_1/FRAME_OUT<164>_rt_10612 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_164  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_164/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<164>_rt_10612 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[164] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_171  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_171/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_171/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[171] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/FRAME_OUT<163>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_OUT[163] ),
    .O(\LM4550_controler_1/FRAME_OUT<163>_rt_10619 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_163  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_163/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<163>_rt_10619 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[163] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_170  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_170/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_170/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[170] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/FRAME_OUT<162>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_OUT[162] ),
    .O(\LM4550_controler_1/FRAME_OUT<162>_rt_10617 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_162  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_162/CLK ),
    .I(\LM4550_controler_1/FRAME_OUT<162>_rt_10617 ),
    .O(\LM4550_controler_1/DATA_TO_SEND[162] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<165>/LM4550_controler_1/FRAME_OUT<165>_CMUX_Delay  (
    .I(\RIGHT_in<3>_pack_1 ),
    .O(RIGHT_in[3])
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<165>/LM4550_controler_1/FRAME_OUT<165>_AMUX_Delay  (
    .I(ld4_OBUF_10656),
    .O(ld4_OBUF_0)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_165  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_165/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_165/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[165] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_164  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_164/CLK ),
    .I(RIGHT_in[2]),
    .O(\LM4550_controler_1/FRAME_OUT[164] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[164] ),
    .ADR5(1'b1),
    .O(RIGHT_in[2])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 32'hCCCC0000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN121  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[165] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(1'b1),
    .O(\RIGHT_in<3>_pack_1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_163  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_163/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_163/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[163] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_162  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_162/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_162/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[162] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 64'hFF00F0F0FF00F0F0 ))
  Mmux_mono_digital_mix_rectified61 (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(\n0162<18>_0 ),
    .ADR2(\n0162<17>_0 ),
    .ADR3(\mono_digital_mix[18]_unary_minus_24_OUT<16>_0 ),
    .ADR5(1'b1),
    .O(ld5_OBUF_12607)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y62" ),
    .INIT ( 32'hAAAACCCC ))
  Mmux_mono_digital_mix_rectified51 (
    .ADR1(\n0162<16>_0 ),
    .ADR0(\mono_digital_mix[18]_unary_minus_24_OUT<15>_0 ),
    .ADR4(\n0162<18>_0 ),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .O(ld4_OBUF_10656)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_173  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_173/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_173/IN ),
    .O(\LM4550_controler_1/FRAME_IN[173] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_172  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_172/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_172/IN ),
    .O(\LM4550_controler_1/FRAME_IN[172] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_171  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_171/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_171/IN ),
    .O(\LM4550_controler_1/FRAME_IN[171] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X51Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_170  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_170/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_170/IN ),
    .O(\LM4550_controler_1/FRAME_IN[170] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \ld1_OBUF/ld1_OBUF_BMUX_Delay  (
    .I(ld0_OBUF_10624),
    .O(ld0_OBUF_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X51Y60" ),
    .INIT ( 64'hF0AAF0AAF0AAF0AA ))
  Mmux_mono_digital_mix_rectified21 (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(\n0162<18>_0 ),
    .ADR0(\n0162<13>_0 ),
    .ADR2(\mono_digital_mix[18]_unary_minus_24_OUT<12>_0 ),
    .ADR5(1'b1),
    .O(ld1_OBUF_12574)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X51Y60" ),
    .INIT ( 32'hFFCC00CC ))
  Mmux_mono_digital_mix_rectified11 (
    .ADR1(\n0162<12>_0 ),
    .ADR4(\mono_digital_mix[18]_unary_minus_24_OUT<11>_0 ),
    .ADR3(\n0162<18>_0 ),
    .ADR2(1'b1),
    .ADR0(1'b1),
    .O(ld0_OBUF_10624)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_165CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_165CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_164CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_164CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_163CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_163CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_162CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_162CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_165  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_165/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_165/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[165] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_164  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_164/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_164/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[164] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_163  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_163/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_163/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[163] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_162  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_162/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_162/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[162] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<66>/LM4550_controler_1/OUT_SHIFT<66>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<65>_pack_12 ),
    .O(\LM4550_controler_1/OUT_SHIFT [65])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<66>/LM4550_controler_1/OUT_SHIFT<66>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<63>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [63])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<66>/LM4550_controler_1/OUT_SHIFT<66>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<61>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [61])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<66>/LM4550_controler_1/OUT_SHIFT<66>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [6]),
    .O(\LM4550_controler_1/OUT_SHIFT<6>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_66  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_66/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66> ),
    .O(\LM4550_controler_1/OUT_SHIFT [66]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [65]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<66> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [64]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_65  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_65/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<65> ),
    .O(\LM4550_controler_1/OUT_SHIFT<65>_pack_12 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_64  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_64/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64> ),
    .O(\LM4550_controler_1/OUT_SHIFT [64]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 64'hAA0AAA0AAA0AAA0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64>1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [63]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<64> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 32'hFF0F0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63>1  (
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT [62]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_63  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_63/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<63> ),
    .O(\LM4550_controler_1/OUT_SHIFT<63>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_62  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_62/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62> ),
    .O(\LM4550_controler_1/OUT_SHIFT [62]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [61]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<62> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [60]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_61  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_61/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<61> ),
    .O(\LM4550_controler_1/OUT_SHIFT<61>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_60  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_60/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60> ),
    .O(\LM4550_controler_1/OUT_SHIFT [60]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 64'hCCCC4444CCCC4444 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60>1  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [59]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<60> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 32'hF0F05050 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6>1  (
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<5>_0 ),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6> )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_6  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_6/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<6> ),
    .O(\LM4550_controler_1/OUT_SHIFT [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_172CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_172CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_171CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_171CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_170CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_170CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_169CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_169CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_172  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_172/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_172/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [172]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_171  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_171/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_171/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [171]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_170  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_170/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_170/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [170]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_169  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_169/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_169/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [169]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_104CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_104CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_103CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_103CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_102CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_102CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_101CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_101CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_104  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_104/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_104/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [104]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_103  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_103/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_103/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [103]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_102  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_102/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_102/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [102]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_101  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_101/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_101/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [101]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_100CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_100CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_99CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_99CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_98CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_98CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_97CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_97CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_100  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_100/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_100/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [100]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_99  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_99/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_99/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [99]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_98  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_98/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_98/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [98]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_97  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_97/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_97/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [97]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_169CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_169CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_168CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_168CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_167CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_167CLK )
  );
  X_INV   \INV_LM4550_controler_1/DATA_RECEIVED_166CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_166CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_169  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_169/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_169/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[169] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_168  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_168/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_168/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[168] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_167  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_167/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_167/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[167] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X52Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_RECEIVED_166  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_166/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_166/IN ),
    .O(\LM4550_controler_1/DATA_RECEIVED[166] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF 
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255>/LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [25]),
    .O(\LM4550_controler_1/OUT_SHIFT<25>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y46" ),
    .INIT ( 64'hE2F0E2F0E2F0E2F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255>1  (
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [254]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND<251>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y46" ),
    .INIT ( 32'hCCFF0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25>1  (
    .ADR4(\LM4550_controler_1/OUT_SHIFT<24>_0 ),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25> )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_25  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_25/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<25> ),
    .O(\LM4550_controler_1/OUT_SHIFT [25]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<74>/LM4550_controler_1/OUT_SHIFT<74>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<73>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [73])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<74>/LM4550_controler_1/OUT_SHIFT<74>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<71>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [71])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<74>/LM4550_controler_1/OUT_SHIFT<74>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [7]),
    .O(\LM4550_controler_1/OUT_SHIFT<7>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<74>/LM4550_controler_1/OUT_SHIFT<74>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<67>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [67])
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_74  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_74/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74> ),
    .O(\LM4550_controler_1/OUT_SHIFT [74]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 64'hCC0CCC0CCC0CCC0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [73]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<74> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 32'hAA0AAA0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [72]),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73> )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_73  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_73/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<73> ),
    .O(\LM4550_controler_1/OUT_SHIFT<73>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_72  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_72/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72> ),
    .O(\LM4550_controler_1/OUT_SHIFT [72]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [71]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<72> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 32'hAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [70]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71> )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_71  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_71/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<71> ),
    .O(\LM4550_controler_1/OUT_SHIFT<71>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_70  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_70/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70> ),
    .O(\LM4550_controler_1/OUT_SHIFT [70]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 64'hF0F03030F0F03030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<69>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<70> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 32'hAAAA2222 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT<6>_0 ),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_7  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_7/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<7> ),
    .O(\LM4550_controler_1/OUT_SHIFT [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_68  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_68/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68> ),
    .O(\LM4550_controler_1/OUT_SHIFT [68]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 64'h8888CCCC8888CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68>1  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [67]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<68> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 32'hA0A0F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67>1  (
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [66]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67> )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_67  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_67/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<67> ),
    .O(\LM4550_controler_1/OUT_SHIFT<67>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_96CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_96CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_95CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_95CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_94CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_94CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_93CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_93CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_96  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_96/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_96/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [96]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_95  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_95/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_95/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [95]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_94  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_94/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_94/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [94]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_93  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_93/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_93/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [93]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_56CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_56CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_52CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_52CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_55CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_55CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_51CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_51CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_54CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_54CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_50CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_50CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_53CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_53CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_49CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_49CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<56>/LM4550_controler_1/IN_SHIFT<56>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<52>_pack_7 ),
    .O(\LM4550_controler_1/IN_SHIFT [52])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<56>/LM4550_controler_1/IN_SHIFT<56>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<51>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [51])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<56>/LM4550_controler_1/IN_SHIFT<56>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<50>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [50])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<56>/LM4550_controler_1/IN_SHIFT<56>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<49>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [49])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_56  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_56/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_56/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [56]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<51>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [51]),
    .O(\LM4550_controler_1/IN_SHIFT<51>_rt_10979 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_52  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_52/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<51>_rt_10979 ),
    .O(\LM4550_controler_1/IN_SHIFT<52>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_55  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_55/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_55/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [55]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<50>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [50]),
    .O(\LM4550_controler_1/IN_SHIFT<50>_rt_10987 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_51  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_51/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<50>_rt_10987 ),
    .O(\LM4550_controler_1/IN_SHIFT<51>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_54  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_54/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_54/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [54]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<49>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [49]),
    .O(\LM4550_controler_1/IN_SHIFT<49>_rt_10986 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_50  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_50/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<49>_rt_10986 ),
    .O(\LM4550_controler_1/IN_SHIFT<50>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_53  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_53/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_53/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [53]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 32'hCCCCCCCC ))
  \LM4550_controler_1/IN_SHIFT<48>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/IN_SHIFT [48]),
    .O(\LM4550_controler_1/IN_SHIFT<48>_rt_10997 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y26" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_49  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_49/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<48>_rt_10997 ),
    .O(\LM4550_controler_1/IN_SHIFT<49>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_164CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_164CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_163CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_163CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_162CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_162CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_161CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_161CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_164  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_164/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_164/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [164]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_163  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_163/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_163/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [163]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_162  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_162/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_162/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [162]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_161  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_161/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_161/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [161]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_168CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_168CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_167CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_167CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_166CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_166CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_165CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_165CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_168  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_168/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_168/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [168]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_167  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_167/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_167/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [167]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_166  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_166/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_166/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [166]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X53Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_165  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_165/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_165/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [165]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_68CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_68CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_76CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_76CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_67CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_67CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_75CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_75CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_66CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_66CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_74CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_74CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_65CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_65CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_73CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_73CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<68>/LM4550_controler_1/IN_SHIFT<68>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [76]),
    .O(\LM4550_controler_1/IN_SHIFT<76>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<68>/LM4550_controler_1/IN_SHIFT<68>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<75>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [75])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<68>/LM4550_controler_1/IN_SHIFT<68>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<74>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [74])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<68>/LM4550_controler_1/IN_SHIFT<68>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<73>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [73])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_68  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_68/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_68/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [68]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<75>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [75]),
    .O(\LM4550_controler_1/IN_SHIFT<75>_rt_10956 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_76  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_76/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<75>_rt_10956 ),
    .O(\LM4550_controler_1/IN_SHIFT [76]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_67  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_67/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_67/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [67]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<74>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [74]),
    .O(\LM4550_controler_1/IN_SHIFT<74>_rt_10964 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_75  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_75/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<74>_rt_10964 ),
    .O(\LM4550_controler_1/IN_SHIFT<75>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_66  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_66/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_66/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [66]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<73>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [73]),
    .O(\LM4550_controler_1/IN_SHIFT<73>_rt_10963 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_74  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_74/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<73>_rt_10963 ),
    .O(\LM4550_controler_1/IN_SHIFT<74>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_65  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_65/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_65/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [65]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<72>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [72]),
    .O(\LM4550_controler_1/IN_SHIFT<72>_rt_10974 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_73  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_73/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<72>_rt_10974 ),
    .O(\LM4550_controler_1/IN_SHIFT<73>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_64CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_64CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_60CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_60CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_63CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_63CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_59CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_59CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_62CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_62CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_58CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_58CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_61CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_61CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_57CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_57CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<64>/LM4550_controler_1/IN_SHIFT<64>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<60>_pack_7 ),
    .O(\LM4550_controler_1/IN_SHIFT [60])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<64>/LM4550_controler_1/IN_SHIFT<64>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<59>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [59])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<64>/LM4550_controler_1/IN_SHIFT<64>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<58>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [58])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<64>/LM4550_controler_1/IN_SHIFT<64>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<57>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [57])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_64  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_64/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_64/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [64]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<59>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [59]),
    .O(\LM4550_controler_1/IN_SHIFT<59>_rt_10933 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_60  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_60/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<59>_rt_10933 ),
    .O(\LM4550_controler_1/IN_SHIFT<60>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_63  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_63/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_63/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [63]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<58>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [58]),
    .O(\LM4550_controler_1/IN_SHIFT<58>_rt_10941 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_59  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_59/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<58>_rt_10941 ),
    .O(\LM4550_controler_1/IN_SHIFT<59>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_62  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_62/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_62/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [62]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<57>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [57]),
    .O(\LM4550_controler_1/IN_SHIFT<57>_rt_10940 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_58  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_58/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<57>_rt_10940 ),
    .O(\LM4550_controler_1/IN_SHIFT<58>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_61  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_61/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_61/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [61]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<56>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [56]),
    .O(\LM4550_controler_1/IN_SHIFT<56>_rt_10951 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y24" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_57  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_57/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<56>_rt_10951 ),
    .O(\LM4550_controler_1/IN_SHIFT<57>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_108CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_108CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_112CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_112CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_107CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_107CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_111CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_111CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_106CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_106CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_110CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_110CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_105CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_105CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_109CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_109CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<108>/LM4550_controler_1/IN_SHIFT<108>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [112]),
    .O(\LM4550_controler_1/IN_SHIFT<112>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<108>/LM4550_controler_1/IN_SHIFT<108>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<111>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [111])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<108>/LM4550_controler_1/IN_SHIFT<108>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<110>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [110])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<108>/LM4550_controler_1/IN_SHIFT<108>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<109>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [109])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_108  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_108/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_108/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [108]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<111>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [111]),
    .O(\LM4550_controler_1/IN_SHIFT<111>_rt_11036 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_112  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_112/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<111>_rt_11036 ),
    .O(\LM4550_controler_1/IN_SHIFT [112]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_107  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_107/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_107/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [107]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<110>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [110]),
    .O(\LM4550_controler_1/IN_SHIFT<110>_rt_11044 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_111  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_111/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<110>_rt_11044 ),
    .O(\LM4550_controler_1/IN_SHIFT<111>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_106  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_106/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_106/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [106]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<109>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [109]),
    .O(\LM4550_controler_1/IN_SHIFT<109>_rt_11043 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_110  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_110/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<109>_rt_11043 ),
    .O(\LM4550_controler_1/IN_SHIFT<110>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_105  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_105/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_105/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [105]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 32'hCCCCCCCC ))
  \LM4550_controler_1/IN_SHIFT<108>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/IN_SHIFT [108]),
    .O(\LM4550_controler_1/IN_SHIFT<108>_rt_11054 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_109  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_109/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<108>_rt_11054 ),
    .O(\LM4550_controler_1/IN_SHIFT<109>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \rightins<7>/rightins<7>_AMUX_Delay  (
    .I(\RIGHT_in<5>_pack_1 ),
    .O(RIGHT_in[5])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y63" ),
    .INIT ( 1'b0 ))
  rightins_7 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_7/CLK ),
    .I(\NlwBufferSignal_rightins_7/IN ),
    .O(rightins[7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y63" ),
    .INIT ( 1'b0 ))
  rightins_6 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_6/CLK ),
    .I(\NlwBufferSignal_rightins_6/IN ),
    .O(rightins[6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y63" ),
    .INIT ( 1'b0 ))
  rightins_5 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_5/CLK ),
    .I(\NlwBufferSignal_rightins_5/IN ),
    .O(rightins[5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y63" ),
    .INIT ( 1'b0 ))
  rightins_4 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_4/CLK ),
    .I(RIGHT_in[4]),
    .O(rightins[4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y63" ),
    .INIT ( 64'hCCCC0000CCCC0000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN131  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR1(\LM4550_controler_1/FRAME_IN[166] ),
    .ADR5(1'b1),
    .O(RIGHT_in[4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y63" ),
    .INIT ( 32'hF0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN141  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[167] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR3(1'b1),
    .O(\RIGHT_in<5>_pack_1 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<158>/LM4550_controler_1/OUT_SHIFT<158>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<157>_pack_13 ),
    .O(\LM4550_controler_1/OUT_SHIFT [157])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<158>/LM4550_controler_1/OUT_SHIFT<158>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<155>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [155])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<158>/LM4550_controler_1/OUT_SHIFT<158>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<153>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [153])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<158>/LM4550_controler_1/OUT_SHIFT<158>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<151>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [151])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_158  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_158/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158> ),
    .O(\LM4550_controler_1/OUT_SHIFT [158]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [157]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<158> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [156]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157> )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_157  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_157/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<157> ),
    .O(\LM4550_controler_1/OUT_SHIFT<157>_pack_13 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_156  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_156/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156> ),
    .O(\LM4550_controler_1/OUT_SHIFT [156]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 64'hAAAA0A0AAAAA0A0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [155]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<156> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 32'hCCCC0C0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [154]),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155> )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_155  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_155/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<155> ),
    .O(\LM4550_controler_1/OUT_SHIFT<155>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_154  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_154/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154> ),
    .O(\LM4550_controler_1/OUT_SHIFT [154]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 64'hAAAA0A0AAAAA0A0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [153]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<154> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 32'hCCCC0C0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [152]),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153> )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_153  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_153/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<153> ),
    .O(\LM4550_controler_1/OUT_SHIFT<153>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_152  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_152/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152> ),
    .O(\LM4550_controler_1/OUT_SHIFT [152]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 64'hAAAA2222AAAA2222 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [151]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<152> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 32'hF0F03030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [150]),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151> )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_151  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_151/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<151> ),
    .O(\LM4550_controler_1/OUT_SHIFT<151>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_48CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_48CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_84CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_84CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_47CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_47CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_83CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_83CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_46CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_46CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_82CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_82CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_45CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_45CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_81CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_81CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<48>/LM4550_controler_1/IN_SHIFT<48>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [84]),
    .O(\LM4550_controler_1/IN_SHIFT<84>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<48>/LM4550_controler_1/IN_SHIFT<48>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<83>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [83])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<48>/LM4550_controler_1/IN_SHIFT<48>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<82>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [82])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<48>/LM4550_controler_1/IN_SHIFT<48>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<81>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [81])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_48  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_48/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_48/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [48]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<83>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [83]),
    .O(\LM4550_controler_1/IN_SHIFT<83>_rt_11002 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_84  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_84/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<83>_rt_11002 ),
    .O(\LM4550_controler_1/IN_SHIFT [84]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_47  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_47/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_47/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [47]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<82>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [82]),
    .O(\LM4550_controler_1/IN_SHIFT<82>_rt_11010 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_83  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_83/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<82>_rt_11010 ),
    .O(\LM4550_controler_1/IN_SHIFT<83>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_46  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_46/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_46/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [46]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<81>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [81]),
    .O(\LM4550_controler_1/IN_SHIFT<81>_rt_11009 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_82  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_82/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<81>_rt_11009 ),
    .O(\LM4550_controler_1/IN_SHIFT<82>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_45  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_45/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_45/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [45]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 32'hCCCCCCCC ))
  \LM4550_controler_1/IN_SHIFT<80>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/IN_SHIFT<80>_0 ),
    .O(\LM4550_controler_1/IN_SHIFT<80>_rt_11020 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y27" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_81  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_81/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<80>_rt_11020 ),
    .O(\LM4550_controler_1/IN_SHIFT<81>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<169>/LM4550_controler_1/FRAME_OUT<169>_CMUX_Delay  (
    .I(\RIGHT_in<7>_pack_1 ),
    .O(RIGHT_in[7])
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_169  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_169/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_169/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[169] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_168  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_168/CLK ),
    .I(RIGHT_in[6]),
    .O(\LM4550_controler_1/FRAME_OUT[168] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X54Y62" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN151  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[168] ),
    .ADR5(1'b1),
    .O(RIGHT_in[6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X54Y62" ),
    .INIT ( 32'hC0C0C0C0 ))
  \LM4550_controler_1/Mmux_RIGHT_IN161  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/FRAME_IN[169] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR4(1'b1),
    .O(\RIGHT_in<7>_pack_1 )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_167  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_167/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_167/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[167] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y62" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_166  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_166/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_166/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[166] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_92CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_92CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_91CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_91CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_90CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_90CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_89CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_89CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_92  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_92/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_92/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [92]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_91  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_91/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_91/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [91]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_90  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_90/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_90/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [90]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X54Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_89  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_89/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_89/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [89]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_116CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_116CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_115CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_115CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_114CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_114CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_113CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_113CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y33" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_116  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_116/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_116/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [116]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y33" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_115  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_115/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_115/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [115]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y33" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_114  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_114/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_114/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [114]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y33" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_113  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_113/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_113/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [113]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_40CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_40CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_39CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_39CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_38CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_38CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_37CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_37CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_40  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_40/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_40/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [40]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_39  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_39/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_39/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [39]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_38  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_38/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_38/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [38]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y29" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_37  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_37/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_37/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [37]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_44CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_44CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_88CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_88CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_43CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_43CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_87CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_87CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_42CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_42CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_86CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_86CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_41CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_41CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_85CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_85CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<44>/LM4550_controler_1/IN_SHIFT<44>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [88]),
    .O(\LM4550_controler_1/IN_SHIFT<88>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<44>/LM4550_controler_1/IN_SHIFT<44>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<87>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [87])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<44>/LM4550_controler_1/IN_SHIFT<44>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<86>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [86])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<44>/LM4550_controler_1/IN_SHIFT<44>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<85>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [85])
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_44  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_44/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_44/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [44]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<87>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [87]),
    .O(\LM4550_controler_1/IN_SHIFT<87>_rt_11152 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_88  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_88/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<87>_rt_11152 ),
    .O(\LM4550_controler_1/IN_SHIFT [88]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_43  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_43/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_43/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [43]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<86>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [86]),
    .O(\LM4550_controler_1/IN_SHIFT<86>_rt_11160 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_87  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_87/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<86>_rt_11160 ),
    .O(\LM4550_controler_1/IN_SHIFT<87>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_42  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_42/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_42/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [42]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<85>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [85]),
    .O(\LM4550_controler_1/IN_SHIFT<85>_rt_11159 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_86  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_86/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<85>_rt_11159 ),
    .O(\LM4550_controler_1/IN_SHIFT<86>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_41  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_41/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_41/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [41]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<84>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT<84>_0 ),
    .O(\LM4550_controler_1/IN_SHIFT<84>_rt_11170 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y28" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_85  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_85/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<84>_rt_11170 ),
    .O(\LM4550_controler_1/IN_SHIFT<85>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_120CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_120CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_119CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_119CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_118CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_118CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_117CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_117CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_120  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_120/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_120/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [120]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_119  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_119/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_119/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [119]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_118  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_118/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_118/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [118]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_117  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_117/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_117/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [117]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_72CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_72CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_80CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_80CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_71CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_71CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_79CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_79CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_70CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_70CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_78CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_78CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_69CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_69CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_77CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_77CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<72>/LM4550_controler_1/IN_SHIFT<72>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [80]),
    .O(\LM4550_controler_1/IN_SHIFT<80>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<72>/LM4550_controler_1/IN_SHIFT<72>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<79>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [79])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<72>/LM4550_controler_1/IN_SHIFT<72>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<78>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [78])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<72>/LM4550_controler_1/IN_SHIFT<72>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<77>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [77])
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_72  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_72/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_72/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [72]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<79>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [79]),
    .O(\LM4550_controler_1/IN_SHIFT<79>_rt_11129 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_80  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_80/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<79>_rt_11129 ),
    .O(\LM4550_controler_1/IN_SHIFT [80]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_71  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_71/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_71/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [71]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<78>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [78]),
    .O(\LM4550_controler_1/IN_SHIFT<78>_rt_11137 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_79  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_79/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<78>_rt_11137 ),
    .O(\LM4550_controler_1/IN_SHIFT<79>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_70  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_70/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_70/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [70]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<77>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [77]),
    .O(\LM4550_controler_1/IN_SHIFT<77>_rt_11136 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_78  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_78/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<77>_rt_11136 ),
    .O(\LM4550_controler_1/IN_SHIFT<78>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_69  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_69/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_69/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [69]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 32'hAAAAAAAA ))
  \LM4550_controler_1/IN_SHIFT<76>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/IN_SHIFT<76>_0 ),
    .O(\LM4550_controler_1/IN_SHIFT<76>_rt_11147 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y25" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_77  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_77/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<76>_rt_11147 ),
    .O(\LM4550_controler_1/IN_SHIFT<77>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_36CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_36CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_32CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_32CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_35CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_35CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_31CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_31CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_34CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_34CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_30CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_30CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_33CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_33CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_29CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_29CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<36>/LM4550_controler_1/IN_SHIFT<36>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<32>_pack_7 ),
    .O(\LM4550_controler_1/IN_SHIFT [32])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<36>/LM4550_controler_1/IN_SHIFT<36>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<31>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [31])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<36>/LM4550_controler_1/IN_SHIFT<36>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<30>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [30])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<36>/LM4550_controler_1/IN_SHIFT<36>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<29>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [29])
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_36  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_36/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_36/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [36]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<31>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [31]),
    .O(\LM4550_controler_1/IN_SHIFT<31>_rt_11186 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_32  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_32/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<31>_rt_11186 ),
    .O(\LM4550_controler_1/IN_SHIFT<32>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_35  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_35/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_35/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [35]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<30>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [30]),
    .O(\LM4550_controler_1/IN_SHIFT<30>_rt_11194 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_31  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_31/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<30>_rt_11194 ),
    .O(\LM4550_controler_1/IN_SHIFT<31>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_34  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_34/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_34/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [34]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<29>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [29]),
    .O(\LM4550_controler_1/IN_SHIFT<29>_rt_11193 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_30  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_30/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<29>_rt_11193 ),
    .O(\LM4550_controler_1/IN_SHIFT<30>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_33  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_33/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_33/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [33]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<28>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [28]),
    .O(\LM4550_controler_1/IN_SHIFT<28>_rt_11204 )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y30" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_29  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_29/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<28>_rt_11204 ),
    .O(\LM4550_controler_1/IN_SHIFT<29>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_28CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_28CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_27CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_27CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_26CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_26CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_25CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_25CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_28  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_28/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_28/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [28]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_27  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_27/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_27/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [27]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_26  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_26/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_26/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [26]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y31" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_25  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_25/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_25/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [25]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<177>/LM4550_controler_1/OUT_SHIFT<177>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [32]),
    .O(\LM4550_controler_1/OUT_SHIFT<32>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<177>/LM4550_controler_1/OUT_SHIFT<177>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<31>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [31])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<177>/LM4550_controler_1/OUT_SHIFT<177>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<30>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [30])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<177>/LM4550_controler_1/OUT_SHIFT<177>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [4]),
    .O(\LM4550_controler_1/OUT_SHIFT<4>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_177  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_177/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177> ),
    .O(\LM4550_controler_1/OUT_SHIFT [177]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 64'hAAAAEE22AAAAEE22 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177>1  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [176]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/DATA_TO_SEND[177] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<177> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 32'hF0F03030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [31]),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_32  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_32/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<32> ),
    .O(\LM4550_controler_1/OUT_SHIFT [32]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_176  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_176/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176> ),
    .O(\LM4550_controler_1/OUT_SHIFT [176]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 64'hAEAEA2A2AEAEA2A2 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [175]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[176] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<176> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 32'hF300F300 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [30]),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_31  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_31/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<31> ),
    .O(\LM4550_controler_1/OUT_SHIFT<31>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_175  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_175/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175> ),
    .O(\LM4550_controler_1/OUT_SHIFT [175]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 64'hAAEEAA22AAEEAA22 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175>1  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [174]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[175] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<175> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 32'hF030F030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<29>_0 ),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_30  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_30/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<30> ),
    .O(\LM4550_controler_1/OUT_SHIFT<30>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_174  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_174/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174> ),
    .O(\LM4550_controler_1/OUT_SHIFT [174]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 64'hFA0AFF00FA0AFF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174>1  (
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [173]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[174] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<174> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 32'hC0C0CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4>1  (
    .ADR1(\LM4550_controler_1/OUT_SHIFT<3>_0 ),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y59" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_4/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<4> ),
    .O(\LM4550_controler_1/OUT_SHIFT [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<59>/LM4550_controler_1/OUT_SHIFT<59>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [52]),
    .O(\LM4550_controler_1/OUT_SHIFT<52>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<59>/LM4550_controler_1/OUT_SHIFT<59>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<51>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [51])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<59>/LM4550_controler_1/OUT_SHIFT<59>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<50>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [50])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<59>/LM4550_controler_1/OUT_SHIFT<59>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [5]),
    .O(\LM4550_controler_1/OUT_SHIFT<5>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_59  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_59/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59> ),
    .O(\LM4550_controler_1/OUT_SHIFT [59]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [58]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<59> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 32'hF000F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [51]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_52  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_52/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<52> ),
    .O(\LM4550_controler_1/OUT_SHIFT [52]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_58  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_58/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58> ),
    .O(\LM4550_controler_1/OUT_SHIFT [58]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 64'h8888AAAA8888AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [57]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<58> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 32'hCC00FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [50]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_51  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_51/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<51> ),
    .O(\LM4550_controler_1/OUT_SHIFT<51>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_57  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_57/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57> ),
    .O(\LM4550_controler_1/OUT_SHIFT [57]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [56]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<57> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 32'hF000F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<49>_0 ),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_50  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_50/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<50> ),
    .O(\LM4550_controler_1/OUT_SHIFT<50>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_56  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_56/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56> ),
    .O(\LM4550_controler_1/OUT_SHIFT [56]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 64'hAAFF0000AAFF0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<55>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<56> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 32'h88CC88CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5>1  (
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT<4>_0 ),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y49" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_5/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<5> ),
    .O(\LM4550_controler_1/OUT_SHIFT [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<187>/LM4550_controler_1/OUT_SHIFT<187>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [37]),
    .O(\LM4550_controler_1/OUT_SHIFT<37>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<187>/LM4550_controler_1/OUT_SHIFT<187>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<36>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [36])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<187>/LM4550_controler_1/OUT_SHIFT<187>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<35>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [35])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<187>/LM4550_controler_1/OUT_SHIFT<187>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [181]),
    .O(\LM4550_controler_1/OUT_SHIFT<181>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_187  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_187/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187> ),
    .O(\LM4550_controler_1/OUT_SHIFT [187]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 64'hAAEEAA22AAEEAA22 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187>1  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [186]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[187] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<187> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 32'hF030F030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [36]),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_37  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_37/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<37> ),
    .O(\LM4550_controler_1/OUT_SHIFT [37]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_186  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_186/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186> ),
    .O(\LM4550_controler_1/OUT_SHIFT [186]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 64'hBABA8A8ABABA8A8A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186>1  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [185]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[186] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<186> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 32'hCF00CF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [35]),
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_36  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_36/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<36> ),
    .O(\LM4550_controler_1/OUT_SHIFT<36>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_185  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_185/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185> ),
    .O(\LM4550_controler_1/OUT_SHIFT [185]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 64'hAAEEAA22AAEEAA22 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185>1  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [184]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[185] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<185> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 32'hF030F030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT<34>_0 ),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_35  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_35/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<35> ),
    .O(\LM4550_controler_1/OUT_SHIFT<35>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_184  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_184/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184> ),
    .O(\LM4550_controler_1/OUT_SHIFT [184]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 64'hF0F0CCF0F0F0CCF0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [183]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[184] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<184> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT<180>_0 ),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181> )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_181  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_181/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<181> ),
    .O(\LM4550_controler_1/OUT_SHIFT [181]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<0>/LM4550_controler_1/OUT_SHIFT<0>_AMUX_Delay  (
    .I(\LM4550_controler_1/POSEDGE_SYNC_inv ),
    .O(\LM4550_controler_1/POSEDGE_SYNC_inv_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_0/CLK ),
    .I(\LM4550_controler_1/POSEDGE_SYNC ),
    .O(\LM4550_controler_1/OUT_SHIFT [0]),
    .SRST(1'b1),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y58" ),
    .INIT ( 64'h0F000F000F000F00 ))
  \LM4550_controler_1/POSEDGE_SYNC1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/POSEDGE_SYNC )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y58" ),
    .INIT ( 32'hF0FFF0FF ))
  \LM4550_controler_1/POSEDGE_SYNC_inv1  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .O(\LM4550_controler_1/POSEDGE_SYNC_inv )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<173>/LM4550_controler_1/OUT_SHIFT<173>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [3]),
    .O(\LM4550_controler_1/OUT_SHIFT<3>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<173>/LM4550_controler_1/OUT_SHIFT<173>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [159]),
    .O(\LM4550_controler_1/OUT_SHIFT<159>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<173>/LM4550_controler_1/OUT_SHIFT<173>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [149]),
    .O(\LM4550_controler_1/OUT_SHIFT<149>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<173>/LM4550_controler_1/OUT_SHIFT<173>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [17]),
    .O(\LM4550_controler_1/OUT_SHIFT<17>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_173  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_173/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173> ),
    .O(\LM4550_controler_1/OUT_SHIFT [173]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 64'hCACACCCCCACACCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [172]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[173] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<173> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 32'hF000FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT<2>_0 ),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_3/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<3> ),
    .O(\LM4550_controler_1/OUT_SHIFT [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_172  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_172/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172> ),
    .O(\LM4550_controler_1/OUT_SHIFT [172]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 64'hFF30CF00FF30CF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [171]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[172] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<172> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 32'h8A8A8A8A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [158]),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_159  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_159/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<159> ),
    .O(\LM4550_controler_1/OUT_SHIFT [159]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_171  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_171/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171> ),
    .O(\LM4550_controler_1/OUT_SHIFT [171]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 64'hCFCCC0CCCFCCC0CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [170]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[171] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<171> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 32'hA0AAA0AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [148]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_149  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_149/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<149> ),
    .O(\LM4550_controler_1/OUT_SHIFT [149]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_170  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_170/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170> ),
    .O(\LM4550_controler_1/OUT_SHIFT [170]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 64'hF0CCF0F0F0CCF0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [169]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR1(\LM4550_controler_1/DATA_TO_SEND[170] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<170> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 32'hAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT<16>_0 ),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17> )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_17  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_17/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<17> ),
    .O(\LM4550_controler_1/OUT_SHIFT [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<177>/LM4550_controler_1/FRAME_OUT<177>_DMUX_Delay  (
    .I(RIGHT_in[16]),
    .O(\RIGHT_in<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_177  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_177/CLK ),
    .I(RIGHT_in[15]),
    .O(\LM4550_controler_1/FRAME_OUT[177] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y65" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN71  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[177] ),
    .ADR5(1'b1),
    .O(RIGHT_in[15])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y65" ),
    .INIT ( 32'hFF000000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN81  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[178] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR2(1'b1),
    .O(RIGHT_in[16])
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_176  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_176/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_176/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[176] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_175  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_175/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_175/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[175] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y65" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_174  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_174/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_174/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[174] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y63" ),
    .INIT ( 1'b0 ))
  rightins_17 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_17/CLK ),
    .I(\NlwBufferSignal_rightins_17/IN ),
    .O(rightins[17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y63" ),
    .INIT ( 1'b0 ))
  rightins_16 (
    .CE(clken48kHz_c),
    .CLK(\NlwBufferSignal_rightins_16/CLK ),
    .I(\NlwBufferSignal_rightins_16/IN ),
    .O(rightins[16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y92" ),
    .INIT ( 64'hF5F5F5FDF5F5F5F5 ))
  \uart_1/Mmux_PWR_6_o_tx_MUX_71_o11  (
    .ADR0(\uart_1/statetx_12470 ),
    .ADR5(\uart_1/bittxcount [3]),
    .ADR4(\uart_1/bittxcount [2]),
    .ADR1(\uart_1/bittxcount [1]),
    .ADR3(\uart_1/bittxcount [0]),
    .ADR2(\uart_1/txdata [0]),
    .O(\uart_1/PWR_6_o_tx_MUX_71_o )
  );
  X_FF #(
    .LOC ( "SLICE_X49Y92" ),
    .INIT ( 1'b1 ))
  \uart_1/tx_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_uart_1/tx_1/CLK ),
    .I(\uart_1/tx_glue_rst_13917 ),
    .O(\uart_1/tx_1_14507 ),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y92" ),
    .INIT ( 64'h5555555055055500 ))
  \uart_1/tx_glue_rst  (
    .ADR1(1'b1),
    .ADR0(\uart_1/_n0201_14111 ),
    .ADR3(reset_0),
    .ADR4(\uart_1/tx_1_14507 ),
    .ADR2(\uart_1/_n0288_inv ),
    .ADR5(\uart_1/PWR_6_o_tx_MUX_71_o ),
    .O(\uart_1/tx_glue_rst_13917 )
  );
  X_BUF   \LM4550_controler_1/SYNC_REGISTER/LM4550_controler_1/SYNC_REGISTER_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31>_0 )
  );
  X_BUF   \LM4550_controler_1/SYNC_REGISTER/LM4550_controler_1/SYNC_REGISTER_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30>_0 )
  );
  X_BUF   \LM4550_controler_1/SYNC_REGISTER/LM4550_controler_1/SYNC_REGISTER_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29>_0 )
  );
  X_BUF   \LM4550_controler_1/SYNC_REGISTER/LM4550_controler_1/SYNC_REGISTER_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC_REGISTER  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER/IN ),
    .O(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 64'hFFFFFFFF00000000 ))
  \LM4550_controler_1/count_reg<31>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR5(\LM4550_controler_1/count_reg [31]),
    .O(\LM4550_controler_1/count_reg<31>_rt_10144 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC_REGISTER2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER2/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER2/IN ),
    .O(\LM4550_controler_1/DELAY_SYNC_REGISTER2_14509 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y47" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_12922 ),
    .CYINIT(1'b0),
    .CO({\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[3]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_CO[0]_UNCONNECTED }),
    .DI({\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_xor<31>_DI[3]_UNCONNECTED , 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<31> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<30> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<29> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<28> }),
    .S({\LM4550_controler_1/count_reg<31>_rt_10144 , \LM4550_controler_1/count_reg<30>_rt_10139 , \LM4550_controler_1/count_reg<29>_rt_10154 , 
\LM4550_controler_1/count_reg<28>_rt_10151 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<30>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [30]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<30>_rt_10139 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_95.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_95.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<29>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [29]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<29>_rt_10154 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_96.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_96.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<28>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [28]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<28>_rt_10151 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y47" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_97.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_97.A5LUT_O_UNCONNECTED )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_192CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_192CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_191CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_191CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_190CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_190CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_189CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_189CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_192  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_192/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_192/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [192]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_191  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_191/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_191/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [191]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_190  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_190/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_190/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [190]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y66" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_189  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_189/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_189/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [189]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/POSEDGE_SYNC_REGISTER/LM4550_controler_1/POSEDGE_SYNC_REGISTER_DMUX_Delay  (
    .I(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER ),
    .O(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y48" ),
    .INIT ( 64'h3333000033330000 ))
  \LM4550_controler_1/POSEDGE_SYNC_REGISTER1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/POSEDGE_SYNC_REGISTER )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y48" ),
    .INIT ( 32'h0000CCCC ))
  \LM4550_controler_1/NEGEDGE_SYNC_REGISTER1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_REGISTER_READY_12686 ),
    .ADR4(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .O(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER )
  );
  X_BUF   \LM4550_controler_1/FRAME_OUT<173>/LM4550_controler_1/FRAME_OUT<173>_AMUX_Delay  (
    .I(\RIGHT_in<9>_pack_1 ),
    .O(RIGHT_in[9])
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_173  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_173/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_173/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[173] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_172  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_172/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_172/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[172] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_171  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_171/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_171/IN ),
    .O(\LM4550_controler_1/FRAME_OUT[171] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X49Y64" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_OUT_170  (
    .CE(\LM4550_controler_1/NEGEDGE_SYNC_REGISTER_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_170/CLK ),
    .I(RIGHT_in[8]),
    .O(\LM4550_controler_1/FRAME_OUT[170] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X49Y64" ),
    .INIT ( 64'hF0F00000F0F00000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN171  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR2(\LM4550_controler_1/FRAME_IN[170] ),
    .ADR5(1'b1),
    .O(RIGHT_in[8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X49Y64" ),
    .INIT ( 32'hFF000000 ))
  \LM4550_controler_1/Mmux_RIGHT_IN181  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/FRAME_IN[171] ),
    .ADR4(\LM4550_controler_1/FRAME_IN[251] ),
    .ADR2(1'b1),
    .O(\RIGHT_in<9>_pack_1 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<254>/LM4550_controler_1/DATA_TO_SEND<254>_DMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<254>/LM4550_controler_1/DATA_TO_SEND<254>_CMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<254>/LM4550_controler_1/DATA_TO_SEND<254>_BMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25>_0 )
  );
  X_BUF   \LM4550_controler_1/DATA_TO_SEND<254>/LM4550_controler_1/DATA_TO_SEND<254>_AMUX_Delay  (
    .I(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24> ),
    .O(\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_254  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_254/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_254/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[254] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<27>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [27]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<27>_rt_10116 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_98.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_98.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X50Y46" ))
  \LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>  (
    .CI(\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<23>_12913 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_12922 , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count_reg[31]_GND_8_o_add_95_OUT_cy<27>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<27> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<26> , 
\LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<25> , \LM4550_controler_1/count_reg[31]_GND_8_o_add_95_OUT<24> }),
    .S({\LM4550_controler_1/count_reg<27>_rt_10116 , \LM4550_controler_1/count_reg<26>_rt_10122 , \LM4550_controler_1/count_reg<25>_rt_10127 , 
\LM4550_controler_1/count_reg<24>_rt_10124 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<26>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [26]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<26>_rt_10122 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_99.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_99.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 64'hAAAAAAAAAAAAAAAA ))
  \LM4550_controler_1/count_reg<25>_rt  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count_reg [25]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<25>_rt_10127 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_100.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_100.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count_reg<24>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count_reg [24]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count_reg<24>_rt_10124 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X50Y46" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_101.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_101.A5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC2/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC2/IN ),
    .O(\LM4550_controler_1/DELAY_SYNC2_14321 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X50Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DELAY_SYNC1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC1/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC1/IN ),
    .O(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_124CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_124CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_12CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_12CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_123CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_123CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_11CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_11CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_122CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_122CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_10CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_10CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_121CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_121CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_9CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_9CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<124>/LM4550_controler_1/IN_SHIFT<124>_DMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT [12]),
    .O(\LM4550_controler_1/IN_SHIFT<12>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<124>/LM4550_controler_1/IN_SHIFT<124>_CMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<11>_pack_5 ),
    .O(\LM4550_controler_1/IN_SHIFT [11])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<124>/LM4550_controler_1/IN_SHIFT<124>_BMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<10>_pack_3 ),
    .O(\LM4550_controler_1/IN_SHIFT [10])
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<124>/LM4550_controler_1/IN_SHIFT<124>_AMUX_Delay  (
    .I(\LM4550_controler_1/IN_SHIFT<9>_pack_1 ),
    .O(\LM4550_controler_1/IN_SHIFT [9])
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_124  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_124/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_124/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [124]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [11]),
    .O(\LM4550_controler_1/IN_SHIFT<11>_rt_11335 )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_12  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_12/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<11>_rt_11335 ),
    .O(\LM4550_controler_1/IN_SHIFT [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_123  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_123/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_123/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [123]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 32'hFFFF0000 ))
  \LM4550_controler_1/IN_SHIFT<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/IN_SHIFT [10]),
    .O(\LM4550_controler_1/IN_SHIFT<10>_rt_11343 )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_11  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_11/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<10>_rt_11343 ),
    .O(\LM4550_controler_1/IN_SHIFT<11>_pack_5 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_122  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_122/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_122/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [122]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 32'hFF00FF00 ))
  \LM4550_controler_1/IN_SHIFT<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/IN_SHIFT [9]),
    .O(\LM4550_controler_1/IN_SHIFT<9>_rt_11342 )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_10  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_10/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<9>_rt_11342 ),
    .O(\LM4550_controler_1/IN_SHIFT<10>_pack_3 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_121  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_121/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_121/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [121]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 32'hF0F0F0F0 ))
  \LM4550_controler_1/IN_SHIFT<8>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/IN_SHIFT [8]),
    .O(\LM4550_controler_1/IN_SHIFT<8>_rt_11353 )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y36" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_9  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_9/CLK ),
    .I(\LM4550_controler_1/IN_SHIFT<8>_rt_11353 ),
    .O(\LM4550_controler_1/IN_SHIFT<9>_pack_1 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/NEXTSTATE<0>/LM4550_controler_1/NEXTSTATE<0>_AMUX_Delay  (
    .I(\LM4550_controler_1/NEXTSTATE [1]),
    .O(\LM4550_controler_1/NEXTSTATE<1>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 64'h4000000000000000 ))
  \LM4550_controler_1/_n0291_inv2  (
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR5(\LM4550_controler_1/count<7>_0 ),
    .ADR2(\LM4550_controler_1/count [0]),
    .ADR4(\LM4550_controler_1/count [4]),
    .ADR3(\LM4550_controler_1/count<5>_0 ),
    .ADR1(\LM4550_controler_1/count [6]),
    .O(\LM4550_controler_1/_n0291_inv2_14639 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 64'h5000500000000000 ))
  \LM4550_controler_1/_n0291_inv1  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(\LM4550_controler_1/count<1>_0 ),
    .ADR2(\LM4550_controler_1/count [2]),
    .ADR3(\LM4550_controler_1/count<3>_0 ),
    .ADR0(\LM4550_controler_1/count [8]),
    .O(\LM4550_controler_1/_n0291_inv1_14638 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 64'hAA00EF0F00000F0F ))
  \LM4550_controler_1/_n0291_inv3  (
    .ADR3(\LM4550_controler_1/_n0291_inv1_14638 ),
    .ADR5(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 ),
    .ADR0(\LM4550_controler_1/_n0291_inv2_14639 ),
    .ADR1(\LM4550_controler_1/_n0291_inv11 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR2(\LM4550_controler_1/STATE [0]),
    .O(\LM4550_controler_1/_n0291_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_0  (
    .CE(\LM4550_controler_1/_n0291_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_0/CLK ),
    .I(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<0> ),
    .O(\LM4550_controler_1/NEXTSTATE [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 64'hDDDDDDDDDDDDDDDD ))
  \LM4550_controler_1/Mmux_STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT11  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 32'h22222222 ))
  \LM4550_controler_1/Mmux_STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT21  (
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .O(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/NEXTSTATE_1  (
    .CE(\LM4550_controler_1/_n0291_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_1/CLK ),
    .I(\LM4550_controler_1/STATE[1]_NEXTSTATE[1]_wide_mux_8_OUT<1> ),
    .O(\LM4550_controler_1/NEXTSTATE [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_24CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_24CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_23CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_23CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_22CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_22CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_21CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_21CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_24  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_24/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_24/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [24]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_23  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_23/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_23/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [23]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_22  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_22/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_22/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [22]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y32" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_21  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_21/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_21/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [21]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_16CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_16CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_15CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_15CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_14CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_14CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_13CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_13CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y35" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_16  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_16/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_16/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y35" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_15  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_15/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_15/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y35" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_14  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_14/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_14/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y35" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_13  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_13/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_13/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_169  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_169/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_169/IN ),
    .O(\LM4550_controler_1/FRAME_IN[169] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_168  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_168/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_168/IN ),
    .O(\LM4550_controler_1/FRAME_IN[168] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_167  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_167/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_167/IN ),
    .O(\LM4550_controler_1/FRAME_IN[167] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y63" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/FRAME_IN_166  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_166/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_166/IN ),
    .O(\LM4550_controler_1/FRAME_IN[166] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_20CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_20CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_19CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_19CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_18CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_18CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_17CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_17CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_20  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_20/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_20/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [20]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_19  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_19/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_19/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_18  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_18/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_18/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y34" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_17  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_17/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_17/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_169  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_169/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_169/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[169] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_168  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_168/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_168/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[168] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_167  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_167/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_167/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[167] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y60" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/DATA_TO_SEND_166  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_REGISTER ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_166/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_166/IN ),
    .O(\LM4550_controler_1/DATA_TO_SEND[166] ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<150>/LM4550_controler_1/OUT_SHIFT<150>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [15]),
    .O(\LM4550_controler_1/OUT_SHIFT<15>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<150>/LM4550_controler_1/OUT_SHIFT<150>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<147>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [147])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<150>/LM4550_controler_1/OUT_SHIFT<150>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<145>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [145])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<150>/LM4550_controler_1/OUT_SHIFT<150>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<143>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [143])
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_150  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_150/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150> ),
    .O(\LM4550_controler_1/OUT_SHIFT [150]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 64'hCFCF0000CFCF0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<149>_0 ),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<150> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 32'hCF00CF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT<14>_0 ),
    .ADR4(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15> )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_15  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_15/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<15> ),
    .O(\LM4550_controler_1/OUT_SHIFT [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_148  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_148/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148> ),
    .O(\LM4550_controler_1/OUT_SHIFT [148]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [147]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<148> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [146]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147> )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_147  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_147/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<147> ),
    .O(\LM4550_controler_1/OUT_SHIFT<147>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_146  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_146/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146> ),
    .O(\LM4550_controler_1/OUT_SHIFT [146]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 64'hCCCC0C0CCCCC0C0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [145]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<146> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 32'hAAAA0A0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [144]),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145> )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_145  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_145/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<145> ),
    .O(\LM4550_controler_1/OUT_SHIFT<145>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_144  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_144/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144> ),
    .O(\LM4550_controler_1/OUT_SHIFT [144]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 64'hCCCC0C0CCCCC0C0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [143]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<144> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 32'hFF000F00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [142]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143> )
  );
  X_SFF #(
    .LOC ( "SLICE_X55Y57" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_143  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_143/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<143> ),
    .O(\LM4550_controler_1/OUT_SHIFT<143>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_128CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_128CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_127CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_127CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_126CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_126CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_125CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_125CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_128  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_128/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_128/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [128]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_127  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_127/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_127/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [127]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_126  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_126/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_126/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [126]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_125  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_125/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_125/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [125]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_132CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_132CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_131CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_131CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_130CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_130CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_129CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_129CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_132  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_132/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_132/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [132]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_131  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_131/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_131/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [131]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_130  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_130/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_130/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [130]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_129  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_129/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_129/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [129]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_136CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_136CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_135CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_135CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_134CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_134CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_133CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_133CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_136  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_136/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_136/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [136]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_135  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_135/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_135/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [135]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_134  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_134/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_134/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [134]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_133  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_133/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_133/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [133]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y40" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11  (
    .ADR3(\LM4550_controler_1/count<9>_0 ),
    .ADR2(\LM4550_controler_1/count [31]),
    .ADR1(\LM4550_controler_1/count [11]),
    .ADR5(\LM4550_controler_1/count<10>_0 ),
    .ADR0(\LM4550_controler_1/count<12>_0 ),
    .ADR4(\LM4550_controler_1/count [13]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11_14308 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y41" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12  (
    .ADR3(\LM4550_controler_1/count [15]),
    .ADR5(\LM4550_controler_1/count<14>_0 ),
    .ADR1(\LM4550_controler_1/count<16>_0 ),
    .ADR2(\LM4550_controler_1/count [17]),
    .ADR0(\LM4550_controler_1/count<18>_0 ),
    .ADR4(\LM4550_controler_1/count [20]),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12_14309 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<89>/LM4550_controler_1/OUT_SHIFT<89>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [79]),
    .O(\LM4550_controler_1/OUT_SHIFT<79>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<89>/LM4550_controler_1/OUT_SHIFT<89>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<87>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [87])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<89>/LM4550_controler_1/OUT_SHIFT<89>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<85>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [85])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<89>/LM4550_controler_1/OUT_SHIFT<89>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<83>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [83])
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_89  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_89/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89> ),
    .O(\LM4550_controler_1/OUT_SHIFT [89]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [88]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<89> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [78]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_79  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_79/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<79> ),
    .O(\LM4550_controler_1/OUT_SHIFT [79]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_88  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_88/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88> ),
    .O(\LM4550_controler_1/OUT_SHIFT [88]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [87]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<88> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 32'hAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [86]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_87  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_87/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<87> ),
    .O(\LM4550_controler_1/OUT_SHIFT<87>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_86  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_86/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86> ),
    .O(\LM4550_controler_1/OUT_SHIFT [86]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [85]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<86> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [84]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_85  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_85/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<85> ),
    .O(\LM4550_controler_1/OUT_SHIFT<85>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_84  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_84/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84> ),
    .O(\LM4550_controler_1/OUT_SHIFT [84]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 64'h8888CCCC8888CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84>1  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [83]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<84> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 32'hA0A0F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83>1  (
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [82]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_83  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_83/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<83> ),
    .O(\LM4550_controler_1/OUT_SHIFT<83>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<82>/LM4550_controler_1/OUT_SHIFT<82>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<81>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [81])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<82>/LM4550_controler_1/OUT_SHIFT<82>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [8]),
    .O(\LM4550_controler_1/OUT_SHIFT<8>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<82>/LM4550_controler_1/OUT_SHIFT<82>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<77>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [77])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<82>/LM4550_controler_1/OUT_SHIFT<82>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<75>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [75])
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_82  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_82/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82> ),
    .O(\LM4550_controler_1/OUT_SHIFT [82]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [81]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<82> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [80]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_81  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_81/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<81> ),
    .O(\LM4550_controler_1/OUT_SHIFT<81>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_80  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_80/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80> ),
    .O(\LM4550_controler_1/OUT_SHIFT [80]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT<79>_0 ),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<80> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT<7>_0 ),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_8  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_8/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<8> ),
    .O(\LM4550_controler_1/OUT_SHIFT [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_78  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_78/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78> ),
    .O(\LM4550_controler_1/OUT_SHIFT [78]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [77]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<78> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [76]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_77  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_77/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<77> ),
    .O(\LM4550_controler_1/OUT_SHIFT<77>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_76  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_76/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76> ),
    .O(\LM4550_controler_1/OUT_SHIFT [76]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 64'hAAAA2222AAAA2222 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [75]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<76> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 32'hFF003300 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [74]),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_75  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_75/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<75> ),
    .O(\LM4550_controler_1/OUT_SHIFT<75>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATE_1/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATE_1/IN ),
    .O(\LM4550_controler_1/STATE [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/STATE_0  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/STATE_0/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/STATE_0/IN ),
    .O(\LM4550_controler_1/STATE [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y39" ),
    .INIT ( 64'h0000000000000005 ))
  \LM4550_controler_1/_n0291_inv111  (
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/count<7>_0 ),
    .ADR2(\LM4550_controler_1/count [6]),
    .ADR4(\LM4550_controler_1/count<5>_0 ),
    .ADR0(\LM4550_controler_1/count [4]),
    .ADR5(\LM4550_controler_1/count [0]),
    .O(\LM4550_controler_1/_n0291_inv11 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<169>/LM4550_controler_1/OUT_SHIFT<169>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [139]),
    .O(\LM4550_controler_1/OUT_SHIFT<139>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<169>/LM4550_controler_1/OUT_SHIFT<169>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [129]),
    .O(\LM4550_controler_1/OUT_SHIFT<129>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<169>/LM4550_controler_1/OUT_SHIFT<169>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [119]),
    .O(\LM4550_controler_1/OUT_SHIFT<119>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<169>/LM4550_controler_1/OUT_SHIFT<169>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [109]),
    .O(\LM4550_controler_1/OUT_SHIFT<109>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_169  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_169/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169> ),
    .O(\LM4550_controler_1/OUT_SHIFT [169]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 64'hCCCCF0CCCCCCF0CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [168]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[169] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<169> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139>1  (
    .ADR0(\LM4550_controler_1/OUT_SHIFT [138]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_139  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_139/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<139> ),
    .O(\LM4550_controler_1/OUT_SHIFT [139]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_168  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_168/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168> ),
    .O(\LM4550_controler_1/OUT_SHIFT [168]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 64'hCCCCACACCCCCACAC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [167]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(\LM4550_controler_1/DATA_TO_SEND[168] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<168> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 32'hFF000F00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [128]),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR0(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_129  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_129/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<129> ),
    .O(\LM4550_controler_1/OUT_SHIFT [129]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_167  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_167/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167> ),
    .O(\LM4550_controler_1/OUT_SHIFT [167]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 64'hDDCC88CCDDCC88CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167>1  (
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [166]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(\LM4550_controler_1/DATA_TO_SEND[167] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<167> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 32'hA0F0A0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119>1  (
    .ADR2(\LM4550_controler_1/OUT_SHIFT [118]),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_119  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_119/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<119> ),
    .O(\LM4550_controler_1/OUT_SHIFT [119]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_166  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_166/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166> ),
    .O(\LM4550_controler_1/OUT_SHIFT [166]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 64'hD8D8CCCCD8D8CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166>1  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [165]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(\LM4550_controler_1/DATA_TO_SEND[166] ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<166> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 32'hAA00FF00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109>1  (
    .ADR3(\LM4550_controler_1/OUT_SHIFT [108]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR2(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109> )
  );
  X_SFF #(
    .LOC ( "SLICE_X56Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_109  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_109/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<109> ),
    .O(\LM4550_controler_1/OUT_SHIFT [109]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<142>/LM4550_controler_1/OUT_SHIFT<142>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<141>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [141])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<142>/LM4550_controler_1/OUT_SHIFT<142>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [14]),
    .O(\LM4550_controler_1/OUT_SHIFT<14>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<142>/LM4550_controler_1/OUT_SHIFT<142>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<137>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [137])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<142>/LM4550_controler_1/OUT_SHIFT<142>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<135>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [135])
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_142  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_142/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142> ),
    .O(\LM4550_controler_1/OUT_SHIFT [142]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 64'hCCCC0C0CCCCC0C0C ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142>1  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [141]),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<142> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 32'hAAAA0A0A ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [140]),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_141  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_141/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<141> ),
    .O(\LM4550_controler_1/OUT_SHIFT<141>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_140  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_140/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140> ),
    .O(\LM4550_controler_1/OUT_SHIFT [140]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT<139>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<140> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 32'hF0F000F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<13>_0 ),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_14  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_14/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<14> ),
    .O(\LM4550_controler_1/OUT_SHIFT [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_138  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_138/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138> ),
    .O(\LM4550_controler_1/OUT_SHIFT [138]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [137]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<138> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 32'hAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [136]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_137  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_137/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<137> ),
    .O(\LM4550_controler_1/OUT_SHIFT<137>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_136  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_136/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136> ),
    .O(\LM4550_controler_1/OUT_SHIFT [136]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 64'hC0CCC0CCC0CCC0CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [135]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<136> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 32'hA0AAA0AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [134]),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135> )
  );
  X_SFF #(
    .LOC ( "SLICE_X57Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_135  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_135/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<135> ),
    .O(\LM4550_controler_1/OUT_SHIFT<135>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_144CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_144CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_143CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_143CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_142CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_142CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_141CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_141CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_144  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_144/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_144/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [144]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_143  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_143/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_143/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [143]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_142  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_142/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_142/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [142]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y45" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_141  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_141/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_141/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [141]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<96>/LM4550_controler_1/OUT_SHIFT<96>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<95>_pack_12 ),
    .O(\LM4550_controler_1/OUT_SHIFT [95])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<96>/LM4550_controler_1/OUT_SHIFT<96>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<93>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [93])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<96>/LM4550_controler_1/OUT_SHIFT<96>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<91>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [91])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<96>/LM4550_controler_1/OUT_SHIFT<96>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [9]),
    .O(\LM4550_controler_1/OUT_SHIFT<9>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_96  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_96/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96> ),
    .O(\LM4550_controler_1/OUT_SHIFT [96]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [95]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<96> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [94]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_95  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_95/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<95> ),
    .O(\LM4550_controler_1/OUT_SHIFT<95>_pack_12 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_94  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_94/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94> ),
    .O(\LM4550_controler_1/OUT_SHIFT [94]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [93]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<94> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [92]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_93  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_93/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<93> ),
    .O(\LM4550_controler_1/OUT_SHIFT<93>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_92  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_92/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92> ),
    .O(\LM4550_controler_1/OUT_SHIFT [92]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [91]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<92> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [90]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_91  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_91/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<91> ),
    .O(\LM4550_controler_1/OUT_SHIFT<91>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_90  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_90/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90> ),
    .O(\LM4550_controler_1/OUT_SHIFT [90]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 64'hBB00BB00BB00BB00 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90>1  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT [89]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<90> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 32'hBBBB0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9>1  (
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<8>_0 ),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR0(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y51" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_9  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_9/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<9> ),
    .O(\LM4550_controler_1/OUT_SHIFT [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_4CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_4CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_3CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_3CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_2CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_2CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_1CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_1CLK )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<4>/LM4550_controler_1/IN_SHIFT<4>_DMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<4>/LM4550_controler_1/IN_SHIFT<4>_CMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<4>/LM4550_controler_1/IN_SHIFT<4>_BMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9>_0 )
  );
  X_BUF   \LM4550_controler_1/IN_SHIFT<4>/LM4550_controler_1/IN_SHIFT<4>_AMUX_Delay  (
    .I(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8> ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_4  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_4/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_4/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count [11]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<11>_rt_11624 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_146.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_146.D5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_3  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_3/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_3/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X58Y39" ))
  \LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>  (
    .CI(\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<7>_13702 ),
    .CYINIT(1'b0),
    .CO({\LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_13703 , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_CO[1]_UNCONNECTED , 
\NLW_LM4550_controler_1/Madd_count[31]_GND_8_o_add_14_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10> , 
\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9> , \LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8> }),
    .S({\LM4550_controler_1/count<11>_rt_11624 , \LM4550_controler_1/count<10>_rt_11611 , \LM4550_controler_1/count<9>_rt_11616 , 
\LM4550_controler_1/count<8>_rt_11604 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hF0F0F0F0F0F0F0F0 ))
  \LM4550_controler_1/count<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/count<10>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<10>_rt_11611 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_147.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_147.C5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_2  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_2/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_2/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \LM4550_controler_1/count<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/count<9>_0 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<9>_rt_11616 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_148.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_148.B5LUT_O_UNCONNECTED )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_1  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_1/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_1/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \LM4550_controler_1/count<8>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count [8]),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/count<8>_rt_11604 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y39" ),
    .INIT ( 32'h00000000 ))
  \LM4550_controler_1/SEND_VALID_REG<6>_149.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_LM4550_controler_1/SEND_VALID_REG<6>_149.A5LUT_O_UNCONNECTED )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_8CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_8CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_7CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_7CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_6CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_6CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_5CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_5CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_8  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_8/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_8/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_7  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_7/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_7/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_6  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_6/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_6/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y37" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_5  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_5/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_5/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/count<6>/LM4550_controler_1/count<6>_DMUX_Delay  (
    .I(\LM4550_controler_1/count [5]),
    .O(\LM4550_controler_1/count<5>_0 )
  );
  X_BUF   \LM4550_controler_1/count<6>/LM4550_controler_1/count<6>_CMUX_Delay  (
    .I(\LM4550_controler_1/count [3]),
    .O(\LM4550_controler_1/count<3>_0 )
  );
  X_BUF   \LM4550_controler_1/count<6>/LM4550_controler_1/count<6>_BMUX_Delay  (
    .I(\LM4550_controler_1/count [29]),
    .O(\LM4550_controler_1/count<29>_0 )
  );
  X_BUF   \LM4550_controler_1/count<6>/LM4550_controler_1/count<6>_AMUX_Delay  (
    .I(\LM4550_controler_1/count [9]),
    .O(\LM4550_controler_1/count<9>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_6  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_6/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<6> ),
    .O(\LM4550_controler_1/count [6]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 64'h2A202A202A202A20 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT291  (
    .ADR4(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<6>_0 ),
    .ADR2(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<6> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 32'h3F300000 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT281  (
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<5>_0 ),
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<5> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_5  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_5/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<5> ),
    .O(\LM4550_controler_1/count [5]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_4  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_4/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<4> ),
    .O(\LM4550_controler_1/count [4]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 64'h7070202070702020 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT271  (
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<4>_0 ),
    .ADR0(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<4> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 32'h77002200 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT261  (
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<3>_0 ),
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<3> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_3  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_3/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<3> ),
    .O(\LM4550_controler_1/count [3]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_2  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_2/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<2> ),
    .O(\LM4550_controler_1/count [2]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 64'h22AA008822AA0088 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT231  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<2>_0 ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<2> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 32'h30F000C0 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT221  (
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<29>_0 ),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<29> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_29  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_29/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<29> ),
    .O(\LM4550_controler_1/count [29]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_0  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_0/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<0> ),
    .O(\LM4550_controler_1/count [0]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 64'hFC88FC88FC88FC88 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT11  (
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<0>_0 ),
    .ADR3(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 32'h0FAA0000 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT321  (
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<9>_0 ),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<9> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y38" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_9  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_9/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<9> ),
    .O(\LM4550_controler_1/count [9]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_160CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_160CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_159CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_159CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_158CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_158CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_157CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_157CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y55" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_160  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_160/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_160/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [160]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y55" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_159  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_159/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_159/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [159]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y55" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_158  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_158/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_158/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [158]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y55" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_157  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_157/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_157/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [157]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_156CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_156CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_155CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_155CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_154CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_154CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_153CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_153CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_156  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_156/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_156/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [156]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_155  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_155/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_155/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [155]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_154  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_154/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_154/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [154]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_153  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_153/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_153/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [153]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<110>/LM4550_controler_1/OUT_SHIFT<110>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [11]),
    .O(\LM4550_controler_1/OUT_SHIFT<11>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<110>/LM4550_controler_1/OUT_SHIFT<110>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<107>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [107])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<110>/LM4550_controler_1/OUT_SHIFT<110>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<105>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [105])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<110>/LM4550_controler_1/OUT_SHIFT<110>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<103>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [103])
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_110  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_110/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110> ),
    .O(\LM4550_controler_1/OUT_SHIFT [110]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 64'hCCFF0000CCFF0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<109>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<110> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 32'hC0F0C0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT<10>_0 ),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_11  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_11/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<11> ),
    .O(\LM4550_controler_1/OUT_SHIFT [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_108  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_108/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108> ),
    .O(\LM4550_controler_1/OUT_SHIFT [108]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [107]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<108> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [106]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_107  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_107/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<107> ),
    .O(\LM4550_controler_1/OUT_SHIFT<107>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_106  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_106/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106> ),
    .O(\LM4550_controler_1/OUT_SHIFT [106]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [105]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<106> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [104]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_105  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_105/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<105> ),
    .O(\LM4550_controler_1/OUT_SHIFT<105>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_104  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_104/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104> ),
    .O(\LM4550_controler_1/OUT_SHIFT [104]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 64'hAA22AA22AA22AA22 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104>1  (
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [103]),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<104> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 32'hF030F030 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [102]),
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_103  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_103/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<103> ),
    .O(\LM4550_controler_1/OUT_SHIFT<103>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<126>/LM4550_controler_1/OUT_SHIFT<126>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<125>_pack_12 ),
    .O(\LM4550_controler_1/OUT_SHIFT [125])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<126>/LM4550_controler_1/OUT_SHIFT<126>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<123>_pack_10 ),
    .O(\LM4550_controler_1/OUT_SHIFT [123])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<126>/LM4550_controler_1/OUT_SHIFT<126>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<121>_pack_8 ),
    .O(\LM4550_controler_1/OUT_SHIFT [121])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<126>/LM4550_controler_1/OUT_SHIFT<126>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [12]),
    .O(\LM4550_controler_1/OUT_SHIFT<12>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_126  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_126/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126> ),
    .O(\LM4550_controler_1/OUT_SHIFT [126]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [125]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<126> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [124]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_125  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_125/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<125> ),
    .O(\LM4550_controler_1/OUT_SHIFT<125>_pack_12 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_124  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_124/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124> ),
    .O(\LM4550_controler_1/OUT_SHIFT [124]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hAAAA00AAAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [123]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<124> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'hCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [122]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_123  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_123/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<123> ),
    .O(\LM4550_controler_1/OUT_SHIFT<123>_pack_10 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_122  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_122/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122> ),
    .O(\LM4550_controler_1/OUT_SHIFT [122]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hAA00AAAAAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122>1  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [121]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<122> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'hCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121>1  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [120]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_121  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_121/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<121> ),
    .O(\LM4550_controler_1/OUT_SHIFT<121>_pack_8 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_120  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_120/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120> ),
    .O(\LM4550_controler_1/OUT_SHIFT [120]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 64'hAAAA2222AAAA2222 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120>1  (
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT<119>_0 ),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<120> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 32'hFF003300 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12>1  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/OUT_SHIFT<11>_0 ),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12> )
  );
  X_SFF #(
    .LOC ( "SLICE_X58Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_12  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_12/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<12> ),
    .O(\LM4550_controler_1/OUT_SHIFT [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/SYNC_1/LM4550_controler_1/SYNC_1_BMUX_Delay  (
    .I(\LM4550_controler_1/_n0298_inv_pack_2 ),
    .O(\LM4550_controler_1/_n0298_inv )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/SYNC_1  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/SYNC_1/CLK ),
    .I(\LM4550_controler_1/STATE[1]_SYNC_Mux_17_o ),
    .O(\LM4550_controler_1/SYNC_1_12221 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 64'hFAFA0A0AFAFA0A0A ))
  \LM4550_controler_1/Mmux_STATE[1]_SYNC_Mux_17_o11  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_SYNC_Mux_17_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 32'h5F5F5F5F ))
  \LM4550_controler_1/_n0298_inv1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR4(1'b1),
    .O(\LM4550_controler_1/_n0298_inv_pack_2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y39" ),
    .INIT ( 64'h0000000010000000 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>2  (
    .ADR4(\LM4550_controler_1/count [8]),
    .ADR5(\LM4550_controler_1/count<1>_0 ),
    .ADR2(\LM4550_controler_1/_n0291_inv11 ),
    .ADR0(\LM4550_controler_1/count [2]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 ),
    .ADR1(\LM4550_controler_1/count<3>_0 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_140CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_140CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_139CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_139CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_138CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_138CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_137CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_137CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_140  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_140/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_140/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [140]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 64'h0000000000000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13  (
    .ADR3(\LM4550_controler_1/count<21>_0 ),
    .ADR5(\LM4550_controler_1/count [19]),
    .ADR0(\LM4550_controler_1/count [22]),
    .ADR4(\LM4550_controler_1/count<23>_0 ),
    .ADR2(\LM4550_controler_1/count [24]),
    .ADR1(\LM4550_controler_1/count<25>_0 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13_14700 )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_139  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_139/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_139/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [139]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_138  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_138/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_138/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [138]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 64'h0000000100000001 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14  (
    .ADR5(1'b1),
    .ADR0(\LM4550_controler_1/count<27>_0 ),
    .ADR1(\LM4550_controler_1/count [26]),
    .ADR3(\LM4550_controler_1/count<29>_0 ),
    .ADR2(\LM4550_controler_1/count [28]),
    .ADR4(\LM4550_controler_1/count<30>_0 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14_14701 )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_137  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_137/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_137/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [137]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y42" ),
    .INIT ( 64'hA0000000A0000000 ))
  \LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>15  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>11_14308 ),
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>12_14309 ),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>13_14700 ),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>14_14701 ),
    .O(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o<31>1 )
  );
  X_BUF   \LM4550_controler_1/count<31>/LM4550_controler_1/count<31>_DMUX_Delay  (
    .I(\LM4550_controler_1/count [30]),
    .O(\LM4550_controler_1/count<30>_0 )
  );
  X_BUF   \LM4550_controler_1/count<31>/LM4550_controler_1/count<31>_CMUX_Delay  (
    .I(\LM4550_controler_1/count [27]),
    .O(\LM4550_controler_1/count<27>_0 )
  );
  X_BUF   \LM4550_controler_1/count<31>/LM4550_controler_1/count<31>_BMUX_Delay  (
    .I(\LM4550_controler_1/count [25]),
    .O(\LM4550_controler_1/count<25>_0 )
  );
  X_BUF   \LM4550_controler_1/count<31>/LM4550_controler_1/count<31>_AMUX_Delay  (
    .I(\LM4550_controler_1/count [23]),
    .O(\LM4550_controler_1/count<23>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_31  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_31/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<31> ),
    .O(\LM4550_controler_1/count [31]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 64'h0C0C88880C0C8888 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT251  (
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<31>_0 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<31> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 32'h0F00AA00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT241  (
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<30>_0 ),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR0(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<30> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_30  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_30/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<30> ),
    .O(\LM4550_controler_1/count [30]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_28  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_28/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<28> ),
    .O(\LM4550_controler_1/count [28]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 64'h0C0CCC000C0CCC00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT211  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<28>_0 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<28> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 32'h0A0AAA00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT201  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<27>_0 ),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<27> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_27  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_27/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<27> ),
    .O(\LM4550_controler_1/count [27]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_26  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_26/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<26> ),
    .O(\LM4550_controler_1/count [26]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 64'h00AA888800AA8888 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT191  (
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<26>_0 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<26> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 32'h00F0C0C0 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT181  (
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<25>_0 ),
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<25> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_25  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_25/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<25> ),
    .O(\LM4550_controler_1/count [25]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_24  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_24/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<24> ),
    .O(\LM4550_controler_1/count [24]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 64'h3F000C003F000C00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT171  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<24>_0 ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<24> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 32'h2A2A0808 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT161  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<23>_0 ),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<23> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y43" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_23  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_23/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<23> ),
    .O(\LM4550_controler_1/count [23]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/count<15>/LM4550_controler_1/count<15>_DMUX_Delay  (
    .I(\LM4550_controler_1/count [14]),
    .O(\LM4550_controler_1/count<14>_0 )
  );
  X_BUF   \LM4550_controler_1/count<15>/LM4550_controler_1/count<15>_CMUX_Delay  (
    .I(\LM4550_controler_1/count [12]),
    .O(\LM4550_controler_1/count<12>_0 )
  );
  X_BUF   \LM4550_controler_1/count<15>/LM4550_controler_1/count<15>_BMUX_Delay  (
    .I(\LM4550_controler_1/count [10]),
    .O(\LM4550_controler_1/count<10>_0 )
  );
  X_BUF   \LM4550_controler_1/count<15>/LM4550_controler_1/count<15>_AMUX_Delay  (
    .I(\LM4550_controler_1/count [7]),
    .O(\LM4550_controler_1/count<7>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_15  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_15/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<15> ),
    .O(\LM4550_controler_1/count [15]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 64'h0F00CC000F00CC00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT71  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<15>_0 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<15> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 32'h0A0A8888 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT61  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<14>_0 ),
    .ADR3(1'b1),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<14> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_14  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_14/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<14> ),
    .O(\LM4550_controler_1/count [14]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_13  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_13/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<13> ),
    .O(\LM4550_controler_1/count [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 64'h08A808A808A808A8 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT51  (
    .ADR4(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<13>_0 ),
    .ADR2(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<13> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 32'h0CFC0000 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT41  (
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<12>_0 ),
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<12> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_12  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_12/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<12> ),
    .O(\LM4550_controler_1/count [12]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_11  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_11/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<11> ),
    .O(\LM4550_controler_1/count [11]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 64'h0CCC0C000CCC0C00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT31  (
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<11>_0 ),
    .ADR3(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<11> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 32'h0AAA0A00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT21  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<10>_0 ),
    .ADR1(1'b1),
    .ADR3(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<10> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_10  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_10/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<10> ),
    .O(\LM4550_controler_1/count [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_8  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_8/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<8> ),
    .O(\LM4550_controler_1/count [8]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 64'h3F000C003F000C00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT311  (
    .ADR0(1'b1),
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<8>_0 ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<8> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 32'h2A2A0808 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT301  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<7>_0 ),
    .ADR3(1'b1),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<7> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y40" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_7  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_7/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<7> ),
    .O(\LM4550_controler_1/count [7]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/count<22>/LM4550_controler_1/count<22>_DMUX_Delay  (
    .I(\LM4550_controler_1/count [21]),
    .O(\LM4550_controler_1/count<21>_0 )
  );
  X_BUF   \LM4550_controler_1/count<22>/LM4550_controler_1/count<22>_CMUX_Delay  (
    .I(\LM4550_controler_1/count [1]),
    .O(\LM4550_controler_1/count<1>_0 )
  );
  X_BUF   \LM4550_controler_1/count<22>/LM4550_controler_1/count<22>_BMUX_Delay  (
    .I(\LM4550_controler_1/count [18]),
    .O(\LM4550_controler_1/count<18>_0 )
  );
  X_BUF   \LM4550_controler_1/count<22>/LM4550_controler_1/count<22>_AMUX_Delay  (
    .I(\LM4550_controler_1/count [16]),
    .O(\LM4550_controler_1/count<16>_0 )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_22  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_22/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<22> ),
    .O(\LM4550_controler_1/count [22]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 64'h0A0AAA000A0AAA00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT151  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<22>_0 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<22> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 32'h0C0CCC00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT141  (
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<21>_0 ),
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<21> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_21  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_21/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<21> ),
    .O(\LM4550_controler_1/count [21]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_20  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_20/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<20> ),
    .O(\LM4550_controler_1/count [20]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 64'h0A0AAA000A0AAA00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT131  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<20>_0 ),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<20> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 32'h0C0CCC00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT121  (
    .ADR1(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<1>_0 ),
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/STATE [1]),
    .ADR3(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<1> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_1  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_1/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<1> ),
    .O(\LM4550_controler_1/count [1]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_19  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_19/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<19> ),
    .O(\LM4550_controler_1/count [19]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 64'h0FCC00000FCC0000 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT111  (
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<19>_0 ),
    .ADR3(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<19> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 32'h0A880A88 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT101  (
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<18>_0 ),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/STATE [1]),
    .ADR1(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<18> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_18  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_18/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<18> ),
    .O(\LM4550_controler_1/count [18]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_17  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_17/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<17> ),
    .O(\LM4550_controler_1/count [17]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 64'h2A2A08082A2A0808 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT91  (
    .ADR3(1'b1),
    .ADR0(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<17>_0 ),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<17> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 32'h3F000C00 ))
  \LM4550_controler_1/Mmux_STATE[1]_count[31]_wide_mux_16_OUT81  (
    .ADR3(\LM4550_controler_1/count[31]_GND_8_o_add_14_OUT<16>_0 ),
    .ADR0(1'b1),
    .ADR1(\LM4550_controler_1/STATE [1]),
    .ADR4(\LM4550_controler_1/STATE [0]),
    .ADR2(\LM4550_controler_1/count[31]_GND_8_o_equal_14_o ),
    .O(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<16> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y41" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/count_16  (
    .CE(\LM4550_controler_1/_n0298_inv ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/count_16/CLK ),
    .I(\LM4550_controler_1/STATE[1]_count[31]_wide_mux_16_OUT<16> ),
    .O(\LM4550_controler_1/count [16]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_152CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_152CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_151CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_151CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_150CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_150CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_149CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_149CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_152  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_152/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_152/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [152]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_151  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_151/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_151/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [151]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_150  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_150/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_150/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [150]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y50" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_149  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_149/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_149/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [149]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_148CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_148CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_147CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_147CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_146CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_146CLK )
  );
  X_INV   \INV_LM4550_controler_1/IN_SHIFT_145CLK  (
    .I(clock12288k),
    .O(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_145CLK )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_148  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_148/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_148/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [148]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_147  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_147/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_147/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [147]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_146  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_146/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_146/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [146]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y47" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/IN_SHIFT_145  (
    .CE(\LM4550_controler_1/POSEDGE_SYNC_inv_0 ),
    .CLK(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_145/CLK ),
    .I(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_145/IN ),
    .O(\LM4550_controler_1/IN_SHIFT [145]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<134>/LM4550_controler_1/OUT_SHIFT<134>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<133>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [133])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<134>/LM4550_controler_1/OUT_SHIFT<134>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<131>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [131])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<134>/LM4550_controler_1/OUT_SHIFT<134>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [13]),
    .O(\LM4550_controler_1/OUT_SHIFT<13>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<134>/LM4550_controler_1/OUT_SHIFT<134>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<127>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [127])
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_134  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_134/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134> ),
    .O(\LM4550_controler_1/OUT_SHIFT [134]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [133]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<134> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [132]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_133  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_133/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<133> ),
    .O(\LM4550_controler_1/OUT_SHIFT<133>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_132  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_132/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132> ),
    .O(\LM4550_controler_1/OUT_SHIFT [132]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [131]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<132> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [130]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_131  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_131/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<131> ),
    .O(\LM4550_controler_1/OUT_SHIFT<131>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_130  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_130/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130> ),
    .O(\LM4550_controler_1/OUT_SHIFT [130]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT<129>_0 ),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<130> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT<12>_0 ),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_13  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_13/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<13> ),
    .O(\LM4550_controler_1/OUT_SHIFT [13]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_128  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_128/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128> ),
    .O(\LM4550_controler_1/OUT_SHIFT [128]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [127]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<128> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 32'hF000F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [126]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y58" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_127  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_127/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<127> ),
    .O(\LM4550_controler_1/OUT_SHIFT<127>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<118>/LM4550_controler_1/OUT_SHIFT<118>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<117>_pack_13 ),
    .O(\LM4550_controler_1/OUT_SHIFT [117])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<118>/LM4550_controler_1/OUT_SHIFT<118>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<115>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [115])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<118>/LM4550_controler_1/OUT_SHIFT<118>_BMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<113>_pack_9 ),
    .O(\LM4550_controler_1/OUT_SHIFT [113])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<118>/LM4550_controler_1/OUT_SHIFT<118>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<111>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [111])
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_118  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_118/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118> ),
    .O(\LM4550_controler_1/OUT_SHIFT [118]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [117]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<118> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [116]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_117  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_117/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<117> ),
    .O(\LM4550_controler_1/OUT_SHIFT<117>_pack_13 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_116  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_116/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116> ),
    .O(\LM4550_controler_1/OUT_SHIFT [116]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 64'hCCCC00CCCCCC00CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [115]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<116> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 32'hAAAA00AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [114]),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_115  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_115/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<115> ),
    .O(\LM4550_controler_1/OUT_SHIFT<115>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_114  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_114/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114> ),
    .O(\LM4550_controler_1/OUT_SHIFT [114]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [113]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<114> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 32'hAA00AAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [112]),
    .ADR2(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_113  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_113/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<113> ),
    .O(\LM4550_controler_1/OUT_SHIFT<113>_pack_9 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_112  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_112/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112> ),
    .O(\LM4550_controler_1/OUT_SHIFT [112]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 64'hCC00CCCCCC00CCCC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112>1  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [111]),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<112> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 32'hF000F0F0 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111>1  (
    .ADR0(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [110]),
    .ADR1(1'b1),
    .ADR4(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR3(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y56" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_111  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_111/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<111> ),
    .O(\LM4550_controler_1/OUT_SHIFT<111>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<102>/LM4550_controler_1/OUT_SHIFT<102>_DMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<101>_pack_11 ),
    .O(\LM4550_controler_1/OUT_SHIFT [101])
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<102>/LM4550_controler_1/OUT_SHIFT<102>_CMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT [10]),
    .O(\LM4550_controler_1/OUT_SHIFT<10>_0 )
  );
  X_BUF   \LM4550_controler_1/OUT_SHIFT<102>/LM4550_controler_1/OUT_SHIFT<102>_AMUX_Delay  (
    .I(\LM4550_controler_1/OUT_SHIFT<97>_pack_7 ),
    .O(\LM4550_controler_1/OUT_SHIFT [97])
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_102  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_102/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102> ),
    .O(\LM4550_controler_1/OUT_SHIFT [102]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 64'hC0CCC0CCC0CCC0CC ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102>1  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [101]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<102> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 32'hA0AAA0AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101>1  (
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [100]),
    .ADR4(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR2(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_101  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_101/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<101> ),
    .O(\LM4550_controler_1/OUT_SHIFT<101>_pack_11 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_100  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_100/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100> ),
    .O(\LM4550_controler_1/OUT_SHIFT [100]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 64'h88AA88AA88AA88AA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100>1  (
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [99]),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<100> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 32'hCCFF0000 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10>1  (
    .ADR0(1'b1),
    .ADR4(\LM4550_controler_1/OUT_SHIFT<9>_0 ),
    .ADR2(1'b1),
    .ADR3(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR1(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_10  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_10/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<10> ),
    .O(\LM4550_controler_1/OUT_SHIFT [10]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_99  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_99/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99> ),
    .O(\LM4550_controler_1/OUT_SHIFT [99]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 64'hAAAA0000AAAAAAAA ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\LM4550_controler_1/OUT_SHIFT [98]),
    .ADR5(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<99> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_98  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_98/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98> ),
    .O(\LM4550_controler_1/OUT_SHIFT [98]),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 64'hCCCC4444CCCC4444 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98>1  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\LM4550_controler_1/OUT_SHIFT [97]),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .ADR5(1'b1),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<98> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 32'hF0F05050 ))
  \LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97>1  (
    .ADR3(1'b1),
    .ADR2(\LM4550_controler_1/OUT_SHIFT [96]),
    .ADR1(1'b1),
    .ADR0(\LM4550_controler_1/SYNC_1_12221 ),
    .ADR4(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97> )
  );
  X_SFF #(
    .LOC ( "SLICE_X59Y53" ),
    .INIT ( 1'b0 ))
  \LM4550_controler_1/OUT_SHIFT_97  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_97/CLK ),
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<97> ),
    .O(\LM4550_controler_1/OUT_SHIFT<97>_pack_7 ),
    .SRST(reset_0),
    .SET(GND),
    .RST(GND),
    .SSET(GND)
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<0>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<8>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<1>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<9>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<2>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<10>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<3>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<11>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<0>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<16>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<1>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<17>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<2>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<18>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_xor<19>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_16/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_0/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_10/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_9/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<2>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<6>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<3>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<7>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<0>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<12>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<1>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<13>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<2>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<14>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<3>  (
    .I(\DUV/block_192kHz/LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT<15>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_out_sum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Ai_12/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_17/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_0/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_11/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_10/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_9/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_15/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_14/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_13/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_12/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/phasereg_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/phasereg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA<10>  (
    .I(\DUV/block_192kHz/dds_38/phase [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [10])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA<5>  (
    .I(\DUV/block_192kHz/dds_38/phase [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [5])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA<6>  (
    .I(\DUV/block_192kHz/dds_38/phase [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [6])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA<7>  (
    .I(\DUV/block_192kHz/dds_38/phase [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [7])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA<8>  (
    .I(\DUV/block_192kHz/dds_38/phase [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [8])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA<9>  (
    .I(\DUV/block_192kHz/dds_38/phase [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRA [9])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB<10>  (
    .I(\DUV/block_192kHz/dds_19/phase [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [10])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB<5>  (
    .I(\DUV/block_192kHz/dds_38/phase [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [5])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB<6>  (
    .I(\DUV/block_192kHz/dds_38/phase [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [6])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB<7>  (
    .I(\DUV/block_192kHz/dds_38/phase [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [7])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB<8>  (
    .I(\DUV/block_192kHz/dds_38/phase [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [8])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB<9>  (
    .I(\DUV/block_192kHz/dds_38/phase [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/ADDRB [9])
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKA  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKA )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKB  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz_dds_38/Mram_sineLUT1/CLKB )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Madd_fa_sum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<0>  (
    .I(\DUV/interpol4x_LmR/accum [0]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<1>  (
    .I(\DUV/interpol4x_LmR/accum [1]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<2>  (
    .I(\DUV/interpol4x_LmR/accum [2]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<3>  (
    .I(\DUV/interpol4x_LmR/accum [3]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<0>  (
    .I(\DUV/interpol4x_LmR/accum [4]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<1>  (
    .I(\DUV/interpol4x_LmR/accum [5]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<2>  (
    .I(\DUV/interpol4x_LmR/accum [6]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<3>  (
    .I(\DUV/interpol4x_LmR/accum [7]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<0>  (
    .I(\DUV/interpol4x_LmR/accum [8]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<1>  (
    .I(\DUV/interpol4x_LmR/accum [9]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<2>  (
    .I(\DUV/interpol4x_LmR/accum [10]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<3>  (
    .I(\DUV/interpol4x_LmR/accum [11]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_H_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_H_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Madd_fa_sum_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_H_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_H_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<0>  (
    .I(\DUV/interpol4x_LmR/accum [12]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<1>  (
    .I(\DUV/interpol4x_LmR/accum [13]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<2>  (
    .I(\DUV/interpol4x_LmR/accum [14]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<3>  (
    .I(\DUV/interpol4x_LmR/accum [15]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Q_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_3/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_2/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_1/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_0/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_7/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_6/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_5/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48k192k/clkdivcount_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48k192k/clkdivcount_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<0>  (
    .I(\DUV/interpol4x_LmR/accum [16]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<1>  (
    .I(\DUV/interpol4x_LmR/accum [17]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<2>  (
    .I(\DUV/interpol4x_LmR/accum [18]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Maccum_accum_xor<19>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/accum_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/accum_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<0>  (
    .I(LEFT_inf[0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<1>  (
    .I(LEFT_inf[1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<2>  (
    .I(LEFT_inf[2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<3>  (
    .I(LEFT_inf[3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<0>  (
    .I(LEFT_inf[8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<1>  (
    .I(LEFT_inf[9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<2>  (
    .I(LEFT_inf[10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<3>  (
    .I(LEFT_inf[11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<0>  (
    .I(LEFT_inf[4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<1>  (
    .I(LEFT_inf[5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<2>  (
    .I(LEFT_inf[6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<3>  (
    .I(LEFT_inf[7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<0>  (
    .I(LEFT_inf[12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<1>  (
    .I(LEFT_inf[13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<2>  (
    .I(LEFT_inf[14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<3>  (
    .I(LEFT_inf[15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [16]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [17]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/Madd_fa_sum_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_H_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_H_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/Q_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/Q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_11/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_10/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_9/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_8/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_13/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_12/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_7/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_6/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<1>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_96 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<1> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<2>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT1_99 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<2> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<3>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT2_102 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_2/DI<3> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<0>  (
    .I(\DUV/interpol4x_LmR/r1 [0]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<1>  (
    .I(\DUV/interpol4x_LmR/r1 [1]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<2>  (
    .I(\DUV/interpol4x_LmR/r1 [2]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<3>  (
    .I(\DUV/interpol4x_LmR/r1 [3]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<0>  (
    .I(\DUV/interpol4x_LmR/r1 [12]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<1>  (
    .I(\DUV/interpol4x_LmR/r1 [13]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<2>  (
    .I(\DUV/interpol4x_LmR/r1 [14]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<3>  (
    .I(\DUV/interpol4x_LmR/r1 [15]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<0>  (
    .I(\DUV/interpol4x_LmR/r1 [16]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<1>  (
    .I(\DUV/interpol4x_LmR/r1 [17]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<0>  (
    .I(\DUV/interpol4x_LmR/r1 [8]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<1>  (
    .I(\DUV/interpol4x_LmR/r1 [9]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<2>  (
    .I(\DUV/interpol4x_LmR/r1 [10]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<3>  (
    .I(\DUV/interpol4x_LmR/r1 [11]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<0>  (
    .I(LEFT_inf[16]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<1>  (
    .I(LEFT_inf[17]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Msub_temp_LmR_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Ai_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Ai_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<0>  (
    .I(\DUV/interpol4x_LmR/r1 [4]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<1>  (
    .I(\DUV/interpol4x_LmR/r1 [5]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<2>  (
    .I(\DUV/interpol4x_LmR/r1 [6]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<3>  (
    .I(\DUV/interpol4x_LmR/r1 [7]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/Msub_diff_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<0>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<1>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<2>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<3>  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [19]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Madd_fa_sum_cy<19>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_H_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_H_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_0/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_19/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_18/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<0>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT15_141 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<0> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<1>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT16_144 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<1> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<2>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT17_147 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_xor<0>_18/DI<2> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_17/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_16/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_11/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_10/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<0>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT7_117 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<0> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<1>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT8_120 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<1> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<2>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT9_123 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<2> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<3>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT10_126 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_10/DI<3> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_9/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_3/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_15/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_14/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<0>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT11_129 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<0> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<1>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT12_132 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<1> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<2>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT13_135 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<2> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<3>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT14_138 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_14/DI<3> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_13/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_12/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<0>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT3_105 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<0> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<1>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT4_108 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<1> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<2>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT5_111 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<2> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<3>  (
    .I(\dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT6_114 ),
    .O(\NlwBufferSignal_dds_carrier_1/Madd_phasereg[19]_phasein[13]_add_3_OUT_cy<0>_6/DI<3> )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/phasereg_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/phasereg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [16]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [17]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<0>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<1>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<2>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<3>  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/Madd_fa_sum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_H_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_H_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_19/phase_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_19/phase_17/CLK )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<6>/DI<0>  (
    .I(Mmult_n0132_Madd_33_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<6>/DI<1>  (
    .I(Mmult_n0132_Madd_42_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<6>/DI<2>  (
    .I(Mmult_n0132_Madd_52_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<6>/DI<3>  (
    .I(Mmult_n0132_Madd_62_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<6>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_cy<11>/DI<0>  (
    .I(Mmult_n0132_Madd_81_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_cy<11>/DI<1>  (
    .I(Mmult_n0132_Madd_91_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_cy<11>/DI<2>  (
    .I(Mmult_n0132_Madd_101_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_cy<11>/DI<3>  (
    .I(Mmult_n0132_Madd_111_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_cy<7>/DI<2>  (
    .I(Mmult_n0132_Madd_61_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_cy<7>/DI<3>  (
    .I(Mmult_n0132_Madd_71_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<10>/DI<0>  (
    .I(Mmult_n0132_Madd_72_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<10>/DI<1>  (
    .I(Mmult_n0132_Madd_82_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<10>/DI<2>  (
    .I(Mmult_n0132_Madd_92_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<10>/DI<3>  (
    .I(Mmult_n0132_Madd_102_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<10>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd4_cy<13>/DI<0>  (
    .I(\Mmult_n0132_Madd2_cy<9>_0 ),
    .O(\NlwBufferSignal_Mmult_n0132_Madd4_cy<13>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_xor<15>/DI<0>  (
    .I(Mmult_n0132_Madd_121_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_xor<15>/DI<1>  (
    .I(Mmult_n0132_Madd_131_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd5_xor<15>/DI<2>  (
    .I(\Mmult_n0132_Madd1_cy<13>_0 ),
    .O(\NlwBufferSignal_Mmult_n0132_Madd5_xor<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<9>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [18]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [19]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<17>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<0>  (
    .I(LEFT_inf[4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<1>  (
    .I(LEFT_inf[5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<2>  (
    .I(LEFT_inf[6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<3>  (
    .I(LEFT_inf[7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<18>/DI<0>  (
    .I(LEFT_inf[16]),
    .O(\NlwBufferSignal_Madd_n0162_cy<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<18>/DI<1>  (
    .I(LEFT_inf[17]),
    .O(\NlwBufferSignal_Madd_n0162_cy<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<18>/DI<2>  (
    .I(LEFT_inf[17]),
    .O(\NlwBufferSignal_Madd_n0162_cy<18>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_uart_1/bittxcount_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bittxcount_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bittxcount_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bittxcount_2/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bittxcount_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bittxcount_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bittxcount_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bittxcount_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/Madd_LI_LEFT[17]_out_mult_LI_M_scaled[17]_add_4_OUT_cy<13>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<0>  (
    .I(LEFT_inf[0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<1>  (
    .I(LEFT_inf[1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<2>  (
    .I(LEFT_inf[2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<3>  (
    .I(LEFT_inf[3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_0/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_3/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<3>/DI<1>  (
    .I(Mmult_n0132_Madd_115_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<3>/DI<2>  (
    .I(Mmult_n0132_Madd_23_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<3>/DI<3>  (
    .I(Mmult_n0132_Madd_34_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_testmodlong_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_7/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<7>/DI<0>  (
    .I(Mmult_n0132_Madd_44_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<7>/DI<1>  (
    .I(Mmult_n0132_Madd_54_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<7>/DI<2>  (
    .I(Mmult_n0132_Madd_64_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<7>/DI<3>  (
    .I(Mmult_n0132_Madd_74_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_testmodlong_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_5/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_4/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_11/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<11>/DI<0>  (
    .I(Mmult_n0132_Madd_84_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<11>/DI<1>  (
    .I(Mmult_n0132_Madd_94_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<11>/DI<2>  (
    .I(Mmult_n0132_Madd_104_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_cy<11>/DI<3>  (
    .I(Mmult_n0132_Madd_114_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_testmodlong_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_9/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<15>/DI<0>  (
    .I(LEFT_inf[12]),
    .O(\NlwBufferSignal_Madd_n0162_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<15>/DI<1>  (
    .I(LEFT_inf[13]),
    .O(\NlwBufferSignal_Madd_n0162_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<15>/DI<2>  (
    .I(LEFT_inf[14]),
    .O(\NlwBufferSignal_Madd_n0162_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<15>/DI<3>  (
    .I(LEFT_inf[15]),
    .O(\NlwBufferSignal_Madd_n0162_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<7>/DI<0>  (
    .I(LEFT_inf[4]),
    .O(\NlwBufferSignal_Madd_n0162_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<7>/DI<1>  (
    .I(LEFT_inf[5]),
    .O(\NlwBufferSignal_Madd_n0162_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<7>/DI<2>  (
    .I(LEFT_inf[6]),
    .O(\NlwBufferSignal_Madd_n0162_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<7>/DI<3>  (
    .I(LEFT_inf[7]),
    .O(\NlwBufferSignal_Madd_n0162_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<11>/DI<0>  (
    .I(LEFT_inf[8]),
    .O(\NlwBufferSignal_Madd_n0162_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<11>/DI<1>  (
    .I(LEFT_inf[9]),
    .O(\NlwBufferSignal_Madd_n0162_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<11>/DI<2>  (
    .I(LEFT_inf[10]),
    .O(\NlwBufferSignal_Madd_n0162_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<11>/DI<3>  (
    .I(LEFT_inf[11]),
    .O(\NlwBufferSignal_Madd_n0162_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<3>/DI<0>  (
    .I(LEFT_inf[0]),
    .O(\NlwBufferSignal_Madd_n0162_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<3>/DI<1>  (
    .I(LEFT_inf[1]),
    .O(\NlwBufferSignal_Madd_n0162_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<3>/DI<2>  (
    .I(LEFT_inf[2]),
    .O(\NlwBufferSignal_Madd_n0162_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Madd_n0162_cy<3>/DI<3>  (
    .I(LEFT_inf[3]),
    .O(\NlwBufferSignal_Madd_n0162_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [4]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [5]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [6]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [7]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_4/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bitrxcount_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bitrxcount_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bitrxcount_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bitrxcount_2/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bitrxcount_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bitrxcount_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/bitrxcount_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/bitrxcount_0/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_13/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [0]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [1]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [2]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [3]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [16]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [17]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [18]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_xor<19>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [8]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [9]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [10]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [11]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<0>  (
    .I(\DUV/interpol4x_LpR/accum [12]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<1>  (
    .I(\DUV/interpol4x_LpR/accum [13]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<2>  (
    .I(\DUV/interpol4x_LpR/accum [14]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<3>  (
    .I(\DUV/interpol4x_LpR/accum [15]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Maccum_accum_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/accum_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/accum_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/Q_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/Q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<0>  (
    .I(LEFT_inf[8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<1>  (
    .I(LEFT_inf[9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<2>  (
    .I(LEFT_inf[10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<3>  (
    .I(LEFT_inf[11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<0>  (
    .I(LEFT_inf[12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<1>  (
    .I(LEFT_inf[13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<2>  (
    .I(LEFT_inf[14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<3>  (
    .I(LEFT_inf[15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<0>  (
    .I(LEFT_inf[16]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<1>  (
    .I(LEFT_inf[17]),
    .O(\NlwBufferSignal_DUV/block_48kHz/Madd_temp_LpR_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Ai_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Ai_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<0>  (
    .I(\DUV/interpol4x_LpR/r1 [4]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<1>  (
    .I(\DUV/interpol4x_LpR/r1 [5]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<2>  (
    .I(\DUV/interpol4x_LpR/r1 [6]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<3>  (
    .I(\DUV/interpol4x_LpR/r1 [7]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<0>  (
    .I(\DUV/interpol4x_LpR/r1 [8]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<1>  (
    .I(\DUV/interpol4x_LpR/r1 [9]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<2>  (
    .I(\DUV/interpol4x_LpR/r1 [10]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<3>  (
    .I(\DUV/interpol4x_LpR/r1 [11]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<0>  (
    .I(\DUV/interpol4x_LpR/r1 [12]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<1>  (
    .I(\DUV/interpol4x_LpR/r1 [13]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<2>  (
    .I(\DUV/interpol4x_LpR/r1 [14]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<3>  (
    .I(\DUV/interpol4x_LpR/r1 [15]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<15>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<0>  (
    .I(\DUV/interpol4x_LpR/r1 [0]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<1>  (
    .I(\DUV/interpol4x_LpR/r1 [1]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<2>  (
    .I(\DUV/interpol4x_LpR/r1 [2]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<3>  (
    .I(\DUV/interpol4x_LpR/r1 [3]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/dds_38/phase_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/dds_38/phase_13/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_11/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_10/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_9/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_8/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_7/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_6/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD4_OBUF/I  (
    .I(DACclock_13878),
    .O(\NlwBufferSignal_PMOD4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_SYNC_OBUF/I  (
    .I(\LM4550_controler_1/SYNC_13877 ),
    .O(\NlwBufferSignal_SYNC_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD9_OBUF/I  (
    .I(PMOD9_OBUF_13892),
    .O(\NlwBufferSignal_PMOD9_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD7_OBUF/I  (
    .I(PMOD7_OBUF_13890),
    .O(\NlwBufferSignal_PMOD7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_SDATA_OUT_OBUF/I  (
    .I(\LM4550_controler_1/OUT_SHIFT [255]),
    .O(\NlwBufferSignal_SDATA_OUT_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC9N_OBUF/I  (
    .I(FMout_r[22]),
    .O(\NlwBufferSignal_VHDC9N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC9P_OBUF/I  (
    .I(FMout_r[23]),
    .O(\NlwBufferSignal_VHDC9P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD10_OBUF/I  (
    .I(PMOD10_OBUF_13884),
    .O(\NlwBufferSignal_PMOD10_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC8N_OBUF/I  (
    .I(clken48kHz_13879),
    .O(\NlwBufferSignal_VHDC8N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC8P_OBUF/I  (
    .I(clken192kHz_13881),
    .O(\NlwBufferSignal_VHDC8P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD1_OBUF/I  (
    .I(PMOD1_OBUF_13887),
    .O(\NlwBufferSignal_PMOD1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC7N_OBUF/I  (
    .I(VHDC7N_OBUF_12340),
    .O(\NlwBufferSignal_VHDC7N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD2_OBUF/I  (
    .I(PMOD2_OBUF_13888),
    .O(\NlwBufferSignal_PMOD2_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD3_OBUF/I  (
    .I(PMOD3_OBUF_13889),
    .O(\NlwBufferSignal_PMOD3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_PMOD8_OBUF/I  (
    .I(PMOD8_OBUF_13891),
    .O(\NlwBufferSignal_PMOD8_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/Q_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/Q_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ld1_OBUF/I  (
    .I(ld1_OBUF_12574),
    .O(\NlwBufferSignal_ld1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld2_OBUF/I  (
    .I(ld2_OBUF_0),
    .O(\NlwBufferSignal_ld2_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld4_OBUF/I  (
    .I(ld4_OBUF_0),
    .O(\NlwBufferSignal_ld4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld3_OBUF/I  (
    .I(ld3_OBUF_12592),
    .O(\NlwBufferSignal_ld3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_tx_OBUF/I  (
    .I(\uart_1/tx_13875 ),
    .O(\NlwBufferSignal_tx_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld0_OBUF/I  (
    .I(ld0_OBUF_0),
    .O(\NlwBufferSignal_ld0_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld5_OBUF/I  (
    .I(ld5_OBUF_12607),
    .O(\NlwBufferSignal_ld5_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld7_OBUF/I  (
    .I(ld7_OBUF_12619),
    .O(\NlwBufferSignal_ld7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_ld6_OBUF/I  (
    .I(ld6_OBUF_0),
    .O(\NlwBufferSignal_ld6_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_3/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_2/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_1/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_0/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/flag_ready_FMout/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/flag_ready_FMout/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [19]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_19/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [18]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_18/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_16/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_7/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_6/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_5/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_4/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_B [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_4/IN )
  );
  X_BUF   \NlwBufferBlock_VHDC13N_OBUF/I  (
    .I(FMout_r[14]),
    .O(\NlwBufferSignal_VHDC13N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC12P_OBUF/I  (
    .I(FMout_r[17]),
    .O(\NlwBufferSignal_VHDC12P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC12N_OBUF/I  (
    .I(FMout_r[16]),
    .O(\NlwBufferSignal_VHDC12N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC15N_OBUF/I  (
    .I(FMout_r[10]),
    .O(\NlwBufferSignal_VHDC15N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC15P_OBUF/I  (
    .I(FMout_r[11]),
    .O(\NlwBufferSignal_VHDC15P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC11N_OBUF/I  (
    .I(FMout_r[18]),
    .O(\NlwBufferSignal_VHDC11N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC14P_OBUF/I  (
    .I(FMout_r[13]),
    .O(\NlwBufferSignal_VHDC14P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC14N_OBUF/I  (
    .I(FMout_r[12]),
    .O(\NlwBufferSignal_VHDC14N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC17N_OBUF/I  (
    .I(FMout_r[6]),
    .O(\NlwBufferSignal_VHDC17N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC17P_OBUF/I  (
    .I(FMout_r[7]),
    .O(\NlwBufferSignal_VHDC17P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC19N_OBUF/I  (
    .I(FMout_r[2]),
    .O(\NlwBufferSignal_VHDC19N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC10N_OBUF/I  (
    .I(FMout_r[20]),
    .O(\NlwBufferSignal_VHDC10N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC18P_OBUF/I  (
    .I(FMout_r[5]),
    .O(\NlwBufferSignal_VHDC18P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC18N_OBUF/I  (
    .I(FMout_r[4]),
    .O(\NlwBufferSignal_VHDC18N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC10P_OBUF/I  (
    .I(FMout_r[21]),
    .O(\NlwBufferSignal_VHDC10P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC13P_OBUF/I  (
    .I(FMout_r[15]),
    .O(\NlwBufferSignal_VHDC13P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC16P_OBUF/I  (
    .I(FMout_r[9]),
    .O(\NlwBufferSignal_VHDC16P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC16N_OBUF/I  (
    .I(FMout_r[8]),
    .O(\NlwBufferSignal_VHDC16N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC11P_OBUF/I  (
    .I(FMout_r[19]),
    .O(\NlwBufferSignal_VHDC11P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC20P_OBUF/I  (
    .I(FMout_r[1]),
    .O(\NlwBufferSignal_VHDC20P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_VHDC20N_OBUF/I  (
    .I(FMout_r[0]),
    .O(\NlwBufferSignal_VHDC20N_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_FMout_r_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_16/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_16/IN  (
    .I(\DUV/block_192kHz/FMout [16]),
    .O(\NlwBufferSignal_FMout_r_16/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC/IN  (
    .I(\LM4550_controler_1/STATE[1]_SYNC_Mux_17_o ),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_18/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_18/IN  (
    .I(\DUV/block_192kHz/FMout [18]),
    .O(\NlwBufferSignal_FMout_r_18/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_19/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_19/IN  (
    .I(\DUV/block_192kHz/FMout [19]),
    .O(\NlwBufferSignal_FMout_r_19/IN )
  );
  X_BUF   \NlwBufferBlock_PMOD3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD3/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD3/IN  (
    .I(dataDAC[5]),
    .O(\NlwBufferSignal_PMOD3/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rx1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rx1/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD2/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD2/IN  (
    .I(dataDAC[3]),
    .O(\NlwBufferSignal_PMOD2/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_0/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<0>/INV_LM4550_controler_1/IN_SHIFT_0CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ProtoComp135.D2OFFBYP_SRC/INA  (
    .I(SDATA_IN_IBUF_0),
    .O(\NlwBufferSignal_ProtoComp135.D2OFFBYP_SRC/INA )
  );
  X_BUF   \NlwBufferBlock_FMout_r_21/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_21/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_21/IN  (
    .I(\DUV/block_192kHz/FMout [21]),
    .O(\NlwBufferSignal_FMout_r_21/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_20/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_20/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_20/IN  (
    .I(\DUV/block_192kHz/FMout [20]),
    .O(\NlwBufferSignal_FMout_r_20/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_0/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_0/IN  (
    .I(\DUV/block_192kHz/FMout [0]),
    .O(\NlwBufferSignal_FMout_r_0/IN )
  );
  X_BUF   \NlwBufferBlock_clken192kHz/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken192kHz/CLK )
  );
  X_BUF   \NlwBufferBlock_clken192kHz/IN  (
    .I(clken192kHz_c),
    .O(\NlwBufferSignal_clken192kHz/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_255/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_255/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_255/IN  (
    .I(\LM4550_controler_1/OUT_SHIFT[254]_DATA_TO_SEND[255]_mux_21_OUT<255> ),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_255/IN )
  );
  X_BUF   \NlwBufferBlock_PMOD7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD7/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD7/IN  (
    .I(dataDAC[0]),
    .O(\NlwBufferSignal_PMOD7/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_1/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_1/IN  (
    .I(\DUV/block_192kHz/FMout [1]),
    .O(\NlwBufferSignal_FMout_r_1/IN )
  );
  X_BUF   \NlwBufferBlock_VHDC19P_OBUF/I  (
    .I(FMout_r[3]),
    .O(\NlwBufferSignal_VHDC19P_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_FMout_r_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_14/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_14/IN  (
    .I(\DUV/block_192kHz/FMout [14]),
    .O(\NlwBufferSignal_FMout_r_14/IN )
  );
  X_BUF   \NlwBufferBlock_PMOD1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD1/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD1/IN  (
    .I(dataDAC[1]),
    .O(\NlwBufferSignal_PMOD1/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_23/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_23/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_23/IN  (
    .I(\DUV/block_192kHz/FMout [23]),
    .O(\NlwBufferSignal_FMout_r_23/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_17/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_17/IN  (
    .I(\DUV/block_192kHz/FMout [17]),
    .O(\NlwBufferSignal_FMout_r_17/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_12/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_12/IN  (
    .I(\DUV/block_192kHz/FMout [12]),
    .O(\NlwBufferSignal_FMout_r_12/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/tx/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/tx/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/tx/IN  (
    .I(\uart_1/tx_glue_rst_13917 ),
    .O(\NlwBufferSignal_uart_1/tx/IN )
  );
  X_BUF   \NlwBufferBlock_PMOD8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD8/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD8/IN  (
    .I(dataDAC[2]),
    .O(\NlwBufferSignal_PMOD8/IN )
  );
  X_BUF   \NlwBufferBlock_PMOD9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD9/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD9/IN  (
    .I(dataDAC[4]),
    .O(\NlwBufferSignal_PMOD9/IN )
  );
  X_BUF   \NlwBufferBlock_clken48kHz/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48kHz/CLK )
  );
  X_BUF   \NlwBufferBlock_clken48kHz/IN  (
    .I(clken48kHz_c),
    .O(\NlwBufferSignal_clken48kHz/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_22/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_22/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_22/IN  (
    .I(\DUV/block_192kHz/FMout [22]),
    .O(\NlwBufferSignal_FMout_r_22/IN )
  );
  X_BUF   \NlwBufferBlock_DACclock/CLK  (
    .I(clock196M),
    .O(\NlwBufferSignal_DACclock/CLK )
  );
  X_BUF   \NlwBufferBlock_DACclock/IN  (
    .I(DACclock_INV_43_o),
    .O(\NlwBufferSignal_DACclock/IN )
  );
  X_BUF   \NlwBufferBlock_PMOD10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_PMOD10/CLK )
  );
  X_BUF   \NlwBufferBlock_PMOD10/IN  (
    .I(dataDAC[6]),
    .O(\NlwBufferSignal_PMOD10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_7/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<7>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_6/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<6>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_5/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<5>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_4/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai<4>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_4/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_15/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_15/IN  (
    .I(\DUV/block_192kHz/FMout [15]),
    .O(\NlwBufferSignal_FMout_r_15/IN )
  );
  X_BUF   \NlwBufferBlock_clk98Mbuf/IN  (
    .I(DACclock_1_13945),
    .O(\NlwBufferSignal_clk98Mbuf/IN )
  );
  X_BUF   \NlwBufferBlock_clock_bit2x_1/clkout1_buf/IN  (
    .I(\clock_bit2x_1/clk0 ),
    .O(\NlwBufferSignal_clock_bit2x_1/clkout1_buf/IN )
  );
  X_BUF   \NlwBufferBlock_SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I  (
    .I(clock12288k),
    .O(\NlwBufferSignal_SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1/I )
  );
  X_BUF   \NlwBufferBlock_FMout_r_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_6/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_6/IN  (
    .I(\DUV/block_192kHz/FMout [6]),
    .O(\NlwBufferSignal_FMout_r_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_3/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_2/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_1/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_A_0/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_Ai [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_A_0/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_9/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_9/IN  (
    .I(\DUV/block_192kHz/FMout [9]),
    .O(\NlwBufferSignal_FMout_r_9/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_11/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_11/IN  (
    .I(\DUV/block_192kHz/FMout [11]),
    .O(\NlwBufferSignal_FMout_r_11/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_4/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_4/IN  (
    .I(\DUV/block_192kHz/FMout [4]),
    .O(\NlwBufferSignal_FMout_r_4/IN )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_7/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_6/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_5/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_2/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_2/IN  (
    .I(\DUV/block_192kHz/FMout [2]),
    .O(\NlwBufferSignal_FMout_r_2/IN )
  );
  X_BUF   \NlwBufferBlock_SP6_BUFIO_INSERT_ML_BUFIO2_0/I  (
    .I(\clock_bit2x_1/clkin1_0 ),
    .O(\NlwBufferSignal_SP6_BUFIO_INSERT_ML_BUFIO2_0/I )
  );
  X_BUF   \NlwBufferBlock_FMout_r_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_3/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_3/IN  (
    .I(\DUV/block_192kHz/FMout [3]),
    .O(\NlwBufferSignal_FMout_r_3/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_5/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_5/IN  (
    .I(\DUV/block_192kHz/FMout [5]),
    .O(\NlwBufferSignal_FMout_r_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/IN  (
    .I(\DUV/block_192kHz/outsine_19 [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/IN  (
    .I(\DUV/block_192kHz/outsine_19 [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/IN  (
    .I(\DUV/block_192kHz/outsine_19 [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/IN  (
    .I(\DUV/block_192kHz/outsine_19 [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Ai_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Ai_4/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_10/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_10/IN  (
    .I(\DUV/block_192kHz/FMout [10]),
    .O(\NlwBufferSignal_FMout_r_10/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_7/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_7/IN  (
    .I(\DUV/block_192kHz/FMout [7]),
    .O(\NlwBufferSignal_FMout_r_7/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_13/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_13/IN  (
    .I(\DUV/block_192kHz/FMout [13]),
    .O(\NlwBufferSignal_FMout_r_13/IN )
  );
  X_BUF   \NlwBufferBlock_DACclock_1/CLK  (
    .I(clock196M),
    .O(\NlwBufferSignal_DACclock_1/CLK )
  );
  X_BUF   \NlwBufferBlock_clock_bit2x_1/clkout3_buf/IN  (
    .I(\clock_bit2x_1/clkfx ),
    .O(\NlwBufferSignal_clock_bit2x_1/clkout3_buf/IN )
  );
  X_BUF   \NlwBufferBlock_FMout_r_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_FMout_r_8/CLK )
  );
  X_BUF   \NlwBufferBlock_FMout_r_8/IN  (
    .I(\DUV/block_192kHz/FMout [8]),
    .O(\NlwBufferSignal_FMout_r_8/IN )
  );
  X_BUF   \NlwBufferBlock_dataDAC_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_6/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_5/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_5/IN  (
    .I(datasine[6]),
    .O(\NlwBufferSignal_dataDAC_5/IN )
  );
  X_BUF   \NlwBufferBlock_dataDAC_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_4/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_4/IN  (
    .I(datasine[5]),
    .O(\NlwBufferSignal_dataDAC_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/STATE_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_3/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_2/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_1/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_0/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_0/IN )
  );
  X_BUF   \NlwBufferBlock_dataDAC_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_3/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_3/IN  (
    .I(datasine[4]),
    .O(\NlwBufferSignal_dataDAC_3/IN )
  );
  X_BUF   \NlwBufferBlock_dataDAC_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_2/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_2/IN  (
    .I(datasine[3]),
    .O(\NlwBufferSignal_dataDAC_2/IN )
  );
  X_BUF   \NlwBufferBlock_dataDAC_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_1/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_1/IN  (
    .I(datasine[2]),
    .O(\NlwBufferSignal_dataDAC_1/IN )
  );
  X_BUF   \NlwBufferBlock_dataDAC_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dataDAC_0/CLK )
  );
  X_BUF   \NlwBufferBlock_dataDAC_0/IN  (
    .I(datasine[1]),
    .O(\NlwBufferSignal_dataDAC_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/start_LI_M/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/start_LI_M/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_15/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [15]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_14/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [14]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_13/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [13]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_12/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [12]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_12/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte2_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_3/IN  (
    .I(\uart_1/dout [3]),
    .O(\NlwBufferSignal_ioports16_1/byte2_3/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte2_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_2/IN  (
    .I(\uart_1/dout [2]),
    .O(\NlwBufferSignal_ioports16_1/byte2_2/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte2_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_1/IN  (
    .I(\uart_1/dout [1]),
    .O(\NlwBufferSignal_ioports16_1/byte2_1/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte2_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte2_0/IN  (
    .I(\uart_1/dout [0]),
    .O(\NlwBufferSignal_ioports16_1/byte2_0/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_7/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_7/IN  (
    .I(testmodlong[9]),
    .O(\NlwBufferSignal_testmod_7/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_6/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_6/IN  (
    .I(testmodlong[8]),
    .O(\NlwBufferSignal_testmod_6/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_5/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_5/IN  (
    .I(testmodlong[7]),
    .O(\NlwBufferSignal_testmod_5/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_4/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_4/IN  (
    .I(testmodlong[6]),
    .O(\NlwBufferSignal_testmod_4/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_11/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_11/IN  (
    .I(testmodlong[13]),
    .O(\NlwBufferSignal_testmod_11/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_10/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_10/IN  (
    .I(testmodlong[12]),
    .O(\NlwBufferSignal_testmod_10/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_9/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_9/IN  (
    .I(testmodlong[11]),
    .O(\NlwBufferSignal_testmod_9/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_13/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_8/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_8/IN  (
    .I(testmodlong[10]),
    .O(\NlwBufferSignal_testmod_8/IN )
  );
  X_BUF   \NlwBufferBlock_testmod_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_12/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd7/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_8/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_16/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_14/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_13/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_12/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_11/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outc_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outc_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outc_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outc_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outc_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outc_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outc_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outc_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_18/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_17/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_16/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_15/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_19/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_20/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_20/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_17/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_18/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_10/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_9/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_8/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/STATE_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_7/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [7]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_6/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [6]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_5/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [5]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_4/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [4]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd8/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd8/IN  (
    .I(\ioports16_1/state_FSM_FFd8-In1_0 ),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd8/IN )
  );
  X_BUF   \NlwBufferBlock_clken48kHz_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken48kHz_1/CLK )
  );
  X_BUF   \NlwBufferBlock_clken192kHz_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_clken192kHz_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_3/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [3]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_2/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [2]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_1/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [1]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_0/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [0]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd3/IN  (
    .I(\ioports16_1/state_FSM_FFd3-In1_0 ),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_17/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR<17>_0 ),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_16/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR<16>_0 ),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_16/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_11/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [11]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_10/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [10]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_9/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [9]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r1_8/IN  (
    .I(\DUV/block_48kHz/LI_in_LmR [8]),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r1_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LmR/r2_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LmR/r2_8/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_7/IN  (
    .I(\uart_1/rxdata [8]),
    .O(\NlwBufferSignal_uart_1/dout_7/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_6/IN  (
    .I(\uart_1/rxdata [7]),
    .O(\NlwBufferSignal_uart_1/dout_6/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_5/IN  (
    .I(\uart_1/rxdata [6]),
    .O(\NlwBufferSignal_uart_1/dout_5/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_4/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_4/IN  (
    .I(\uart_1/rxdata [5]),
    .O(\NlwBufferSignal_uart_1/dout_4/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_7/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_7/IN  (
    .I(\uart_1/dout [7]),
    .O(\NlwBufferSignal_ioports16_1/byte1_7/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_6/IN  (
    .I(\uart_1/dout [6]),
    .O(\NlwBufferSignal_ioports16_1/byte1_6/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_5/IN  (
    .I(\uart_1/dout [5]),
    .O(\NlwBufferSignal_ioports16_1/byte1_5/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_4/IN  (
    .I(\uart_1/dout [4]),
    .O(\NlwBufferSignal_ioports16_1/byte1_4/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_7/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd13/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd15/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd5/IN  (
    .I(\ioports16_1/state_FSM_FFd5-In1_0 ),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd5/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out9_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out9_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd1/IN  (
    .I(\ioports16_1/state_FSM_FFd9_13967 ),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_B_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_B_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_B_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_B_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_B_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_B_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_7/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_6/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_5/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_4/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/IN  (
    .I(\ioports16_1/out9 [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/IN  (
    .I(\ioports16_1/out9 [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/IN  (
    .I(\ioports16_1/out9 [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/IN  (
    .I(\ioports16_1/out9 [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/start_FMout/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/start_FMout/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_4/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_3/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_2/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_carrier_1/outsine_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_carrier_1/outsine_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/IN  (
    .I(\DUV/block_192kHz/outsine_38 [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/IN  (
    .I(\DUV/block_192kHz/outsine_38 [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/IN  (
    .I(\DUV/block_192kHz/outsine_38 [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/IN  (
    .I(\DUV/block_192kHz/outsine_38 [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_15/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_14/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_13/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_12/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/IN  (
    .I(\ioports16_1/out9 [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/IN  (
    .I(\ioports16_1/out9 [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/IN  (
    .I(\ioports16_1/out9 [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/IN  (
    .I(\ioports16_1/out9 [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_Bi_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_Ai [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_A_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/flag_sine_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/flag_sine_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_11/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled<11>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_10/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled<10>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_9/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled<9>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_8/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled<8>_0 ),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/IN  (
    .I(\DUV/block_192kHz/outsine_38 [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/IN  (
    .I(\DUV/block_192kHz/outsine_38 [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/IN  (
    .I(\DUV/block_192kHz/outsine_38 [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/IN  (
    .I(\DUV/block_192kHz/outsine_38 [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Bi_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/IN  (
    .I(\ioports16_1/outc [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/IN  (
    .I(\ioports16_1/outc [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/IN  (
    .I(\ioports16_1/outc [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/IN  (
    .I(\ioports16_1/outc [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_M/reg_Bi_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/flag_sine_38/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/flag_sine_38/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/STATE_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/flag_ready_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/flag_ready_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_FMout/reg_B_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_FMout/reg_B_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_23/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_23/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [18]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_23/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_22/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_22/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_22/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_21/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_21/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_21/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_20/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_20/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_20/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_B_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_B_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_17/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_16/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_16/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_15/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_14/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_19/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_19/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_18/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_18/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_17/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_FMout_scaled_16/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_FMout/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_FMout_scaled_16/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/STATE_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/start_LI_R/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/start_LI_R/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_11/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_10/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_9/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_8/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_7/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_6/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_5/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_4/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/flag_ready_38/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/flag_ready_38/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_9/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_8/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_7/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_6/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_13/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_12/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_11/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_M_scaled_10/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_M/reg_B [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_M_scaled_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_15/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_14/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_13/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_12/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_11/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_10/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_9/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_8/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_15/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_14/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_13/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_12/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_3/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_2/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_1/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/out_mult_LI_R_scaled_0/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/out_mult_LI_R_scaled_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_3/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_2/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_1/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [1]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_0/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [0]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/IN  (
    .I(\DUV/interpol4x_LmR/accum [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/IN  (
    .I(\DUV/interpol4x_LmR/accum [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/IN  (
    .I(\DUV/interpol4x_LmR/accum [3]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/IN  (
    .I(\DUV/interpol4x_LmR/accum [2]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/IN  (
    .I(\DUV/interpol4x_LmR/accum [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/IN  (
    .I(\DUV/interpol4x_LmR/accum [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/IN  (
    .I(\DUV/interpol4x_LmR/accum [11]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/IN  (
    .I(\DUV/interpol4x_LmR/accum [10]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_15/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_14/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_13/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [13]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_12/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [12]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_19/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [19]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_19/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_18/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_18/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [18]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_18/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_17/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_16/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_16/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_19/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_7/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_6/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_5/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [5]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_4/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [4]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_4/IN )
  );
  X_BUF   \NlwBufferBlock_datamod_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_12/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_11/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_10/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_0/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_9/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/IN  (
    .I(\DUV/interpol4x_LmR/accum [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/IN  (
    .I(\DUV/interpol4x_LmR/accum [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/IN  (
    .I(\DUV/interpol4x_LmR/accum [15]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/IN  (
    .I(\DUV/interpol4x_LmR/accum [14]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_23/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_23/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_23/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [23]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_23/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_22/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_22/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_22/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [22]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_22/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_21/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_21/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_21/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [21]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_21/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_20/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_20/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/FMout_20/IN  (
    .I(\DUV/block_192kHz/out_mult_FMout_scaled [20]),
    .O(\NlwBufferSignal_DUV/block_192kHz/FMout_20/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/IN  (
    .I(\DUV/interpol4x_LmR/accum [9]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/IN  (
    .I(\DUV/interpol4x_LmR/accum [8]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/IN  (
    .I(\DUV/interpol4x_LmR/accum [7]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/IN  (
    .I(\DUV/interpol4x_LmR/accum [6]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_4/IN )
  );
  X_BUF   \NlwBufferBlock_testmodlong_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_15/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_0/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_xor<15>/DI<0>  (
    .I(Mmult_n0132_Madd_124_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_xor<15>/DI<1>  (
    .I(Mmult_n0132_Madd_133_0),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Mmult_n0132_Madd6_xor<15>/DI<2>  (
    .I(\Mmult_n0132_Madd4_cy<13>_0 ),
    .O(\NlwBufferSignal_Mmult_n0132_Madd6_xor<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_testmod_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_1/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_13/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_2/CLK )
  );
  X_BUF   \NlwBufferBlock_testmodlong_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmodlong_12/CLK )
  );
  X_BUF   \NlwBufferBlock_testmod_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_testmod_3/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_8/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_7/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_6/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_5/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_3/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_2/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_1/CLK )
  );
  X_BUF   \NlwBufferBlock_datamod_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_datamod_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/IN  (
    .I(\DUV/interpol4x_LmR/accum [19]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/IN  (
    .I(\DUV/interpol4x_LmR/accum [18]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_Ai_16/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_17/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [17]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_192kHz/seqmult_LI_R/reg_A_16/IN  (
    .I(\DUV/block_192kHz/seqmult_LI_R/reg_Ai [16]),
    .O(\NlwBufferSignal_DUV/block_192kHz/seqmult_LI_R/reg_A_16/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out8_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out8_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_244/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_244CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_244/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_244/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [243]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_244/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_243/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_243CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_243/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_243/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [242]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_243/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_242/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_242CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_242/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_242/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [241]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_242/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_241/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<244>/INV_LM4550_controler_1/IN_SHIFT_241CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_241/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_241/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [240]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_241/IN )
  );
  X_BUF   \NlwBufferBlock_reset_d/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_reset_d/CLK )
  );
  X_BUF   \NlwBufferBlock_reset/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_reset/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/REGID_REG_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/REGID_REG_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/REGID_REG_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/REGID_REG_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/REGID_REG_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/REGID_REG_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/NEXTSTATE_REG_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/NEXTSTATE_REG_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/NEXTSTATE_REG_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/NEXTSTATE_REG_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_REG_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_248/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_248CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_248/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_248/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [247]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_248/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_247/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_247CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_247/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_247/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [246]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_247/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_246/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_246CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_246/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_246/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [245]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_246/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_245/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<248>/INV_LM4550_controler_1/IN_SHIFT_245CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_245/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_245/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [244]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_245/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out3_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out3_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out3_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out3_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_11/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_10/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_9/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_8/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_3/IN  (
    .I(\LM4550_controler_1/NEXTSTATE_REG [3]),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_3/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_2/IN  (
    .I(\LM4550_controler_1/NEXTSTATE_REG [2]),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_2/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_1/IN  (
    .I(\LM4550_controler_1/NEXTSTATE_REG<1>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_1/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_REG_0/IN  (
    .I(\LM4550_controler_1/NEXTSTATE_REG [0]),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_REG_0/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_7/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_6/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SEND_VALID_REG_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SEND_VALID_REG_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SEND_VALID_REG_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SEND_VALID_REG_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SEND_VALID_REG_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SEND_VALID_REG_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SEND_VALID_REG_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_15/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_14/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_13/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_12/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_218/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_218/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_219/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_219/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_216/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_216/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_217/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_217/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_214/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_214/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_215/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_215/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_212/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_212/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_213/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_213/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_210/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_210/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_211/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_211/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_208/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_208/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_209/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_209/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_206/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_206/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_207/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_207/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_204/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_204/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_205/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_205/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd14/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd11/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd12/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd10/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/state_FSM_FFd9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/state_FSM_FFd9/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_6/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_7/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_4/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_5/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_2/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_0/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_3/IN  (
    .I(\uart_1/dout [3]),
    .O(\NlwBufferSignal_ioports16_1/byte1_3/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_2/IN  (
    .I(\uart_1/dout [2]),
    .O(\NlwBufferSignal_ioports16_1/byte1_2/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_1/IN  (
    .I(\uart_1/dout [1]),
    .O(\NlwBufferSignal_ioports16_1/byte1_1/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/byte1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/byte1_0/IN  (
    .I(\uart_1/dout [0]),
    .O(\NlwBufferSignal_ioports16_1/byte1_0/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/enout/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/enout/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_8/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_8/IN  (
    .I(\uart_1/rx3_13991 ),
    .O(\NlwBufferSignal_uart_1/rxdata_8/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_7/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_7/IN  (
    .I(\uart_1/rxdata [8]),
    .O(\NlwBufferSignal_uart_1/rxdata_7/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_6/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_6/IN  (
    .I(\uart_1/rxdata [7]),
    .O(\NlwBufferSignal_uart_1/rxdata_6/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_5/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_5/IN  (
    .I(\uart_1/rxdata [6]),
    .O(\NlwBufferSignal_uart_1/rxdata_5/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/dataout_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/dataout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/address_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_3/IN  (
    .I(\uart_1/dout [3]),
    .O(\NlwBufferSignal_ioports16_1/address_3/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/address_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_2/IN  (
    .I(\uart_1/dout [2]),
    .O(\NlwBufferSignal_ioports16_1/address_2/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/address_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_1/IN  (
    .I(\uart_1/dout [1]),
    .O(\NlwBufferSignal_ioports16_1/address_1/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/address_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/address_0/IN  (
    .I(\uart_1/dout [0]),
    .O(\NlwBufferSignal_ioports16_1/address_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_15/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_14/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_13/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_12/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/IN  (
    .I(\ioports16_1/outb [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/IN  (
    .I(\ioports16_1/outb [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/IN  (
    .I(\ioports16_1/outb [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/IN  (
    .I(\ioports16_1/outb [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_Bi_0/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_3/IN  (
    .I(\LM4550_controler_1/FRAME_IN[207] ),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_3/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_2/IN  (
    .I(\LM4550_controler_1/FRAME_IN[206] ),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_2/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_1/IN  (
    .I(\LM4550_controler_1/FRAME_IN[205] ),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_1/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATUS_REG_0/IN  (
    .I(\LM4550_controler_1/FRAME_IN[204] ),
    .O(\NlwBufferSignal_LM4550_controler_1/STATUS_REG_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_11/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_10/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_9/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_8/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_8/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/staterx/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/staterx/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_7/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_6/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_5/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_4/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_4/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/datatoout_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/datatoout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outb_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outb_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_4/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_4/IN  (
    .I(\uart_1/rxdata [5]),
    .O(\NlwBufferSignal_uart_1/rxdata_4/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_3/IN  (
    .I(\uart_1/rxdata [4]),
    .O(\NlwBufferSignal_uart_1/rxdata_3/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_2/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_2/IN  (
    .I(\uart_1/rxdata [3]),
    .O(\NlwBufferSignal_uart_1/rxdata_2/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxdata_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxdata_1/IN  (
    .I(\uart_1/rxdata [2]),
    .O(\NlwBufferSignal_uart_1/rxdata_1/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/txdata_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/txdata_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/flag_ready_LmR/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/flag_ready_LmR/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_B_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_B_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_B_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_B_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_B_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_B_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_B_0/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_5/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rxready/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rxready/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outf_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outf_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outf_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outf_0/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_3/IN  (
    .I(\uart_1/rxdata [4]),
    .O(\NlwBufferSignal_uart_1/dout_3/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_2/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_2/IN  (
    .I(\uart_1/rxdata [3]),
    .O(\NlwBufferSignal_uart_1/dout_2/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_1/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_1/IN  (
    .I(\uart_1/rxdata [2]),
    .O(\NlwBufferSignal_uart_1/dout_1/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/dout_0/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/dout_0/IN  (
    .I(\uart_1/rxdata [1]),
    .O(\NlwBufferSignal_uart_1/dout_0/IN )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_7/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_6/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_4/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_0/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outb_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outb_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outb_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outb_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outb_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outb_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_207/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_207/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_207/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[207] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_207/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_206/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_206/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_206/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[206] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_206/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_205/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_205/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_205/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[205] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_205/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_204/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_204/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_204/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[204] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_204/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_3/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_2/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_1/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LmR_0/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_B [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LmR_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_17/IN  (
    .I(\DUV/interpol4x_LpR/r1 [17]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_16/IN  (
    .I(\DUV/interpol4x_LpR/r1 [16]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_16/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<0>  (
    .I(\DUV/interpol4x_LpR/r1 [16]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<1>  (
    .I(\DUV/interpol4x_LpR/r1 [17]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/Msub_diff_xor<18>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_16/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_11/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_10/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_9/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_8/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outa_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outa_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outa_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outa_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outa_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outa_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/outa_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/outa_0/CLK )
  );
  X_BUF   \NlwBufferBlock_dds_test_signal/outsine_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_dds_test_signal/outsine_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_204/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_204CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_204/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_204/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [203]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_204/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_216/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_216CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_216/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_203/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_203CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_203/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_203/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [202]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_203/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_215/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_215CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_215/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_202/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_202CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_202/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_202/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [201]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_202/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_214/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_214CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_214/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_201/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_201CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_201/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_201/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [200]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_201/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_213/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<204>/INV_LM4550_controler_1/IN_SHIFT_213CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_213/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_3/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [3]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_2/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [2]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_1/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [1]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_0/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [0]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/IN  (
    .I(\ioports16_1/outa [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/IN  (
    .I(\ioports16_1/outa [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/IN  (
    .I(\ioports16_1/outa [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/IN  (
    .I(\ioports16_1/outa [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_Bi_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_7/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [7]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_6/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [6]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_5/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [5]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_4/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [4]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_B_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_B_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_B_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_B_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_B_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_15/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [15]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_14/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [14]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_13/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [13]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_12/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR [12]),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_12/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_11/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR<11>_0 ),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_10/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR<10>_0 ),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_9/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR<9>_0 ),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r1_8/IN  (
    .I(\DUV/block_48kHz/LI_in_LpR<8>_0 ),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r1_8/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/interpol4x_LpR/r2_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/interpol4x_LpR/r2_8/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_15/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_14/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_13/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_12/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_212/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_212CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_212/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_212/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [211]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_212/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_211/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_211CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_211/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_211/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [210]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_211/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_210/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_210CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_210/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_210/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [209]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_210/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_209/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<212>/INV_LM4550_controler_1/IN_SHIFT_209CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_209/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_209/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [208]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_209/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_5/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudrxcount_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudrxcount_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_3/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_2/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_1/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B<4>_0 ),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_0/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_B [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_0/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_207/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_207CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_207/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_207/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [206]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_207/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_206/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_206CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_206/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_206/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [205]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_206/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_205/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_205CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_205/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_205/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [204]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_205/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_204/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<207>/INV_LM4550_controler_1/DATA_RECEIVED_204CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_204/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_204/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [203]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_204/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_208/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_208CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_208/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_208/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [207]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_208/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_207/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_207CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_207/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_207/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [206]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_207/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_206/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_206CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_206/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_206/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [205]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_206/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_205/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<208>/INV_LM4550_controler_1/IN_SHIFT_205CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_205/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_205/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [204]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_205/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_224/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_224CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_224/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_224/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [223]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_224/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_220/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_220CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_220/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_223/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_223CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_223/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_223/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [222]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_223/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_219/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_219CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_219/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_222/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_222CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_222/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_222/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [221]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_222/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_218/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_218CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_218/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_221/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_221CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_221/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_221/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [220]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_221/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_217/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<224>/INV_LM4550_controler_1/IN_SHIFT_217CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_217/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_228/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_228CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_228/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_228/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [227]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_228/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_227/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_227CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_227/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_227/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [226]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_227/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_226/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_226CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_226/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_226/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [225]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_226/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_225/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<228>/INV_LM4550_controler_1/IN_SHIFT_225CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_225/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_225/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [224]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_225/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_232/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_232CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_232/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_232/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [231]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_232/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_231/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_231CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_231/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_231/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [230]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_231/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_230/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_230CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_230/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_230/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [229]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_230/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_229/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<232>/INV_LM4550_controler_1/IN_SHIFT_229CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_229/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_229/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [228]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_229/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_236/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_236CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_236/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_236/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [235]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_236/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_235/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_235CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_235/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_235/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [234]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_235/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_234/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_234CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_234/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_234/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [233]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_234/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_233/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<236>/INV_LM4550_controler_1/IN_SHIFT_233CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_233/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_233/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [232]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_233/IN )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out3_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out3_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out3_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out3_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out3_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out3_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out3_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out3_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_7/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_6/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DIN_REG_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DIN_REG_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/REGID_REG_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/REGID_REG_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/REGID_REG_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/REGID_REG_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/REGID_REG_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/REGID_REG_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_15/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_14/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_13/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_12/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_12/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/staterxbc/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/staterxbc/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rx3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rx3/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rx3/IN  (
    .I(\uart_1/rx2_13953 ),
    .O(\NlwBufferSignal_uart_1/rx3/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/rx2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/rx2/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/rx2/IN  (
    .I(\uart_1/rx1_13916 ),
    .O(\NlwBufferSignal_uart_1/rx2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_7/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_6/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_5/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_4/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_4/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_8/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/RDY/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/RDY/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/VALID_REGISTER_DATA/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/VALID_REGISTER_DATA/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_240/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_240CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_240/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_240/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [239]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_240/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_239/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_239CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_239/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_239/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [238]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_239/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_238/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_238CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_238/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_238/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [237]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_238/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_237/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<240>/INV_LM4550_controler_1/IN_SHIFT_237CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_237/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_237/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [236]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_237/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_17/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/LI_in_LpR_16/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_H [14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/LI_in_LpR_16/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_23/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_23/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_22/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_22/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_21/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_21/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_20/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_20/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_191/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_191/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_191/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED<191>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_191/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_190/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_190/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_190/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED<190>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_190/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_189/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_189/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_189/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED<189>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_189/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_188/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_188/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_188/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED<188>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_188/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_183/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_183/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_183/IN  (
    .I(\LEFT_in<1>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_183/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_182/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_182/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_179/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_179/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_178/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_178/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_178/IN  (
    .I(\RIGHT_in<16>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_178/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_237/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_237/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_55/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_55/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_236/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_236/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_54/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_54/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_234/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_234/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_231/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_231/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_233/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_233/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_230/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_230/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_3/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_3/IN  (
    .I(RIGHT_in[3]),
    .O(\NlwBufferSignal_rightins_3/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_2/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_2/IN  (
    .I(RIGHT_in[2]),
    .O(\NlwBufferSignal_rightins_2/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_1/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_1/IN  (
    .I(\RIGHT_in<1>_0 ),
    .O(\NlwBufferSignal_rightins_1/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_0/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_11/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_10/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_10/IN  (
    .I(\RIGHT_in<10>_0 ),
    .O(\NlwBufferSignal_rightins_10/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_9/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_9/IN  (
    .I(RIGHT_in[9]),
    .O(\NlwBufferSignal_rightins_9/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_8/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_8/IN  (
    .I(RIGHT_in[8]),
    .O(\NlwBufferSignal_rightins_8/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_7/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_7/IN  (
    .I(LEFT_in[7]),
    .O(\NlwBufferSignal_leftins_7/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_6/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_5/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_5/IN  (
    .I(LEFT_in[5]),
    .O(\NlwBufferSignal_leftins_5/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_4/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_15/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_15/IN  (
    .I(RIGHT_in[15]),
    .O(\NlwBufferSignal_rightins_15/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_14/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_14/IN  (
    .I(RIGHT_in[14]),
    .O(\NlwBufferSignal_rightins_14/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_13/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_12/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_12/IN  (
    .I(\RIGHT_in<12>_0 ),
    .O(\NlwBufferSignal_rightins_12/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC_REGISTER_READY/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER_READY/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC_REGISTER_READY/IN  (
    .I(\LM4550_controler_1/SYNC_REGISTER_12687 ),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER_READY/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_232/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_232/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_23/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_23/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_229/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_229/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_215/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_215/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_228/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_228/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_227/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_227/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_226/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_226/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_225/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_225/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_183/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_183/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_180/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_180/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_182/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_182/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_18/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_18/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_179/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_179/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_34/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_34/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_178/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_178/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_33/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_33/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_224/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_224/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_223/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_223/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_222/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_222/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_221/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_221/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_220/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_220/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_22/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_22/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_219/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_219/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_53/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_53/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_11/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_10/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_9/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_8/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_8/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_211/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_211/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_211/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<211>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_211/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_210/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_210/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_210/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[210] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_210/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_209/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_209/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_209/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<209>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_209/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_208/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_208/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_208/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[208] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_208/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_207/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_207/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_207/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<207>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_207/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_206/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_206/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_206/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[206] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_206/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_205/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_205/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_205/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<205>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_205/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_204/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_204/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_204/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[204] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_204/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_7/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_6/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_5/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_4/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_4/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_200/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_200CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_200/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_200/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [199]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_200/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_199/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_199CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_199/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_199/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [198]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_199/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_198/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_198CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_198/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_198/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [197]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_198/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_197/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<200>/INV_LM4550_controler_1/IN_SHIFT_197CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_197/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_197/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [196]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_197/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_251/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_251CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_251/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_251/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [250]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_251/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_250/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_250CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_250/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_250/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [249]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_250/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_249/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<251>/INV_LM4550_controler_1/IN_SHIFT_249CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_249/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_249/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [248]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_249/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_15/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_14/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_13/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_12/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_3/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_2/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_1/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_0/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_0/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_17/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [17]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_17/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LmR/reg_A_16/IN  (
    .I(\DUV/block_48kHz/seqmult_LmR/reg_Ai [16]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LmR/reg_A_16/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/READ_WRITE/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/READ_WRITE/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ioports16_1/out2_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_ioports16_1/out2_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_199/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_199/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_199/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[199] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_199/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_198/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_198/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_198/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[198] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_198/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_197/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_197/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_197/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[197] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_197/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_196/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_196/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_196/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[196] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_196/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_7/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_7/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [7]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_7/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_6/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_6/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [6]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_6/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_5/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_5/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [5]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_5/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_4/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_4/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [4]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_4/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_195/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_195/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_194/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_194/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_194/IN  (
    .I(LEFT_in[12]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_194/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_193/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_193/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_192/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_192/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_192/IN  (
    .I(\LEFT_in<10>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_192/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/statetx/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/statetx/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_195/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_195/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_195/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[195] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_195/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_194/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_194/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_194/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[194] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_194/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_193/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_193/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_193/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[193] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_193/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_192/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_192/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_192/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[192] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_192/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_3/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_3/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [3]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_3/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_2/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_2/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [2]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_2/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_1/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_1/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [1]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_1/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_0/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_0/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [0]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_0/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/starttxbit/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/starttxbit/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_15/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_15/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [15]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_15/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_14/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_14/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [14]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_14/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_13/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_13/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [13]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_13/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_17/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_12/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_12/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [12]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_12/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_16/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_11/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_11/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [11]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_11/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_10/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_10/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [10]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_10/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_9/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_9/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [9]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_9/IN )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_8/CLK )
  );
  X_BUF   \NlwBufferBlock_DUV/block_48kHz/seqmult_LpR/reg_A_8/IN  (
    .I(\DUV/block_48kHz/seqmult_LpR/reg_Ai [8]),
    .O(\NlwBufferSignal_DUV/block_48kHz/seqmult_LpR/reg_A_8/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_252/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<252>/INV_LM4550_controler_1/DATA_RECEIVED_252CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_252/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_252/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [251]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_252/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_251/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<252>/INV_LM4550_controler_1/DATA_RECEIVED_251CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_251/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_251/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [250]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_251/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_219/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_219/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_219/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<219>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_219/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_218/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_218/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_218/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[218] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_218/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_217/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_217/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_217/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<217>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_217/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_216/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_216/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_216/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[216] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_216/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_199/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_199CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_199/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_199/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [198]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_199/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_198/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_198CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_198/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_198/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [197]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_198/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_197/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_197CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_197/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_197/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [196]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_197/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_196/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<199>/INV_LM4550_controler_1/DATA_RECEIVED_196CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_196/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_196/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [195]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_196/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_195/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_195CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_195/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_195/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [194]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_195/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_194/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_194CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_194/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_194/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [193]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_194/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_193/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_193CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_193/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_193/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [192]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_193/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_192/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<195>/INV_LM4550_controler_1/DATA_RECEIVED_192CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_192/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_192/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [191]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_192/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_254/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_254/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_253/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_253/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_252/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_252/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_251/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_251/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_250/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_250/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_217/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_217/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_196/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_196CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_196/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_196/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [195]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_196/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_195/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_195CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_195/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_195/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [194]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_195/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_194/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_194CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_194/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_194/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [193]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_194/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_193/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<196>/INV_LM4550_controler_1/IN_SHIFT_193CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_193/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_193/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [192]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_193/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_215/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_215/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_215/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<215>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_215/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_214/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_214/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_214/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[214] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_214/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_213/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_213/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_213/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<213>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_213/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_212/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_212/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_212/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[212] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_212/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_239/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_239/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_239/IN  (
    .I(\LM4550_controler_1/n0199<19>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_239/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_236/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_236/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_237/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_237/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_234/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_234/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_235/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_235/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_232/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_232/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_233/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_233/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/statetxbc/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/statetxbc/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_207/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_207/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_202/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_202/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_206/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_206/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_201/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_201/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_205/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_205/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_200/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_200/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_204/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_204/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_20/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_20/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_218/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_218/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_49/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_49/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_214/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_214/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_29/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_29/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_213/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_213/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_28/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_28/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_212/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_212/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_27/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_27/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_249/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_249/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_216/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_216/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_248/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_248/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_247/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_247/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_246/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_246/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_245/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_245/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_244/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_244/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_243/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_243/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_195/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_195/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_44/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_44/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_194/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_194/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_43/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_43/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_193/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_193/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_42/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_42/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_192/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_192/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_41/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_41/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_195/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_195/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_195/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[195] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_195/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_194/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_194/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_194/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[194] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_194/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_193/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_193/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_193/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[193] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_193/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_192/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_192/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_192/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[192] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_192/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_199/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_199/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_198/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_198/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_198/IN  (
    .I(LEFT_in[16]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_198/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_197/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_197/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_196/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_196/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_196/IN  (
    .I(\LEFT_in<14>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_196/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_3/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_3/IN  (
    .I(LEFT_in[3]),
    .O(\NlwBufferSignal_leftins_3/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_2/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_1/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_1/IN  (
    .I(\LEFT_in<1>_0 ),
    .O(\NlwBufferSignal_leftins_1/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_0/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_0/IN  (
    .I(LEFT_in[0]),
    .O(\NlwBufferSignal_leftins_0/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_199/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_199/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_48/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_48/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_198/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_198/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_47/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_47/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_197/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_197/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_46/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_46/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_196/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_196/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_45/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_45/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_211/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_211/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_26/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_26/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_210/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_210/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_21/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_21/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_209/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_209/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_2/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_208/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_208/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_203/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_203/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_199/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_199/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_199/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[199] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_199/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_198/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_198/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_198/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[198] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_198/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_197/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_197/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_197/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[197] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_197/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_196/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_196/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_196/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[196] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_196/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_188/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_188CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_188/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_188/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [187]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_188/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_187/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_187CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_187/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_187/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [186]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_187/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_186/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_186CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_186/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_186/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [185]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_186/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_185/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<188>/INV_LM4550_controler_1/IN_SHIFT_185CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_185/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_185/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [184]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_185/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_191/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_191/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_40/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_40/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_190/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_190/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_19/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_19/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_189/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_189/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_39/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_39/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_188/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_188/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_38/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_38/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_15/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_15/IN  (
    .I(LEFT_in[15]),
    .O(\NlwBufferSignal_leftins_15/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_14/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_14/IN  (
    .I(\LEFT_in<14>_0 ),
    .O(\NlwBufferSignal_leftins_14/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_13/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_13/IN  (
    .I(LEFT_in[13]),
    .O(\NlwBufferSignal_leftins_13/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_17/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_12/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_12/IN  (
    .I(LEFT_in[12]),
    .O(\NlwBufferSignal_leftins_12/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_16/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_187/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_187CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_187/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_187/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [186]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_187/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_186/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_186CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_186/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_186/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [185]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_186/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_185/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_185CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_185/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_185/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [184]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_185/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_184/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<187>/INV_LM4550_controler_1/DATA_RECEIVED_184CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_184/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_184/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [183]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_184/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_235/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_235/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_235/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<235>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_235/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_251/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_251/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_234/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_234/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_234/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[234] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_234/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_239/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_239/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_233/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_233/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_233/IN  (
    .I(\LM4550_controler_1/FRAME_OUT<233>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_233/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_237/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_237/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_232/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_232/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_232/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[232] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_232/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_236/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_236/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_5/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_4/CLK )
  );
  X_BUF   \NlwBufferBlock_uart_1/baudtxcount_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/baudtxcount_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_187/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_187/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_187/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[187] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_187/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_186/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_186/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_186/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[186] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_186/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_185/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_185/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_185/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[185] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_185/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_184/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_184/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_184/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[184] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_184/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_191/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_191/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_191/IN  (
    .I(LEFT_in[9]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_191/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_190/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_190/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_189/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_189/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_189/IN  (
    .I(LEFT_in[7]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_189/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_188/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_188/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_188/IN  (
    .I(LEFT_in[6]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_188/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_187/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_187/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_187/IN  (
    .I(LEFT_in[5]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_187/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_186/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_186/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_186/IN  (
    .I(LEFT_in[4]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_186/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_185/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_185/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_185/IN  (
    .I(LEFT_in[3]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_185/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_184/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_184/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_184/IN  (
    .I(LEFT_in[2]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_184/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_254/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_254/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_254/IN  (
    .I(\LM4550_controler_1/VALID_REGISTER_DATA_12383 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_254/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_251/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_251/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_191/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_191/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_191/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[191] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_191/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_190/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_190/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_190/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[190] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_190/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_189/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_189/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_189/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[189] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_189/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_188/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_188/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_188/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[188] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_188/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_11/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_11/IN  (
    .I(LEFT_in[11]),
    .O(\NlwBufferSignal_leftins_11/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_10/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_10/IN  (
    .I(\LEFT_in<10>_0 ),
    .O(\NlwBufferSignal_leftins_10/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_9/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_9/IN  (
    .I(LEFT_in[9]),
    .O(\NlwBufferSignal_leftins_9/IN )
  );
  X_BUF   \NlwBufferBlock_leftins_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_leftins_8/CLK )
  );
  X_BUF   \NlwBufferBlock_leftins_8/IN  (
    .I(LEFT_in[8]),
    .O(\NlwBufferSignal_leftins_8/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_177/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_177/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_177/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[177] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_177/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_183/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_183/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_176/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_176/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_176/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[176] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_176/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_182/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_182/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_175/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_175/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_175/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[175] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_175/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_179/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_179/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_174/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_174/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_174/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[174] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_174/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_178/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_178/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_183/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_183/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_183/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[183] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_183/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_182/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_182/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_182/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[182] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_182/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_179/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_179/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_179/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[179] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_179/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_178/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_178/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_178/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[178] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_178/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_187/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_187/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_187/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[187] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_187/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_186/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_186/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_186/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[186] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_186/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_185/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_185/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_185/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[185] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_185/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_184/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_184/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_184/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[184] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_184/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_183/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_183CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_183/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_183/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [182]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_183/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_182/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_182CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_182/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_182/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [181]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_182/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_179/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_179CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_179/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_179/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [178]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_179/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_178/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<183>/INV_LM4550_controler_1/DATA_RECEIVED_178CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_178/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_178/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [177]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_178/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_11/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_11/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_10/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_10/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_9/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_9/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_8/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_8/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_3/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_0/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_165/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_165/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_165/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[165] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_165/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_164/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_164/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_164/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[164] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_164/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_163/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_163/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_163/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[163] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_163/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_162/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_162/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_162/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[162] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_162/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_176/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_176CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_176/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_176/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [175]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_176/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_180/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_180CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_180/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_175/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_175CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_175/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_175/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [174]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_175/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_179/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_179CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_179/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_174/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_174CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_174/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_174/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [173]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_174/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_178/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_178CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_178/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_173/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_173CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_173/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_173/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [172]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_173/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_177/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<176>/INV_LM4550_controler_1/IN_SHIFT_177CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_177/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_184/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_184CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_184/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_184/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [183]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_184/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_183/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_183CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_183/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_183/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [182]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_183/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_182/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_182CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_182/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_182/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [181]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_182/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_181/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<184>/INV_LM4550_controler_1/IN_SHIFT_181CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_181/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_181/IN  (
    .I(\LM4550_controler_1/IN_SHIFT<180>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_181/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_173/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_173CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_173/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_173/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [172]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_173/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_172/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_172CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_172/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_172/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [171]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_172/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_171/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_171CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_171/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_171/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [170]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_171/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_170/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<173>/INV_LM4550_controler_1/DATA_RECEIVED_170CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_170/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_170/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [169]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_170/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_7/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_6/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_15/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_15/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_14/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_14/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_13/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_13/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_12/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_12/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC_REGISTER/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC_REGISTER/IN  (
    .I(\LM4550_controler_1/DELAY_SYNC2_14321 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_27/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_27/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_26/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_26/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_25/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_25/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_24/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_24/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_165/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_165/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_1/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_164/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_164/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_161/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_161/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_163/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_163/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_160/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_160/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_162/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_162/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_16/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_16/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_30/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_30/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_29/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_29/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_28/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_28/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_19/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_19/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_18/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_18/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_17/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_16/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_reg_31/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/count_reg_31/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_252/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_252/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_252/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[252] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_252/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_251/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_251/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_251/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[251] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_251/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_242/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_242/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_241/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_241/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_240/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_240/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_24/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_24/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_239/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_239/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_69/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_69/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_238/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_238/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_235/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_235/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_177/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_177CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_177/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_177/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [176]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_177/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_191/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_191CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_191/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_176/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_176CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_176/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_176/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [175]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_176/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_190/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_190CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_190/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_175/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_175CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_175/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_175/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [174]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_175/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_189/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_189CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_189/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_174/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_174CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_174/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_174/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [173]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_174/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_188/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<177>/INV_LM4550_controler_1/DATA_RECEIVED_188CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_188/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_177/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_177/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_177/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[177] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_177/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_176/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_176/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_176/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[176] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_176/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_175/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_175/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_175/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[175] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_175/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_174/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_174/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_174/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[174] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_174/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_173/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_173/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_173/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[173] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_173/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_165/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_165/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_172/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_172/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_172/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[172] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_172/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_164/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_164/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_171/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_171/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_171/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[171] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_171/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_163/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_163/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_170/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_170/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_170/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[170] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_170/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_162/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_162/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_165/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_165/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_165/IN  (
    .I(RIGHT_in[3]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_165/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_164/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_164/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_163/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_163/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_163/IN  (
    .I(\RIGHT_in<1>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_163/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_162/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_162/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_162/IN  (
    .I(RIGHT_in[0]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_162/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_173/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_173/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_173/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[173] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_173/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_172/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_172/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_172/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[172] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_172/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_171/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_171/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_171/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[171] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_171/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_170/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_170/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_170/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[170] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_170/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_165/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_165CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_165/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_165/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [164]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_165/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_164/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_164CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_164/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_164/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [163]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_164/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_163/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_163CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_163/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_163/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [162]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_163/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_162/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<165>/INV_LM4550_controler_1/DATA_RECEIVED_162CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_162/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_162/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [161]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_162/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_66/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_66/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_65/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_65/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_64/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_64/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_63/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_63/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_62/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_62/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_61/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_61/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_60/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_60/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_6/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_6/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_172/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_172CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_172/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_172/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [171]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_172/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_171/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_171CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_171/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_171/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [170]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_171/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_170/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_170CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_170/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_170/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [169]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_170/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_169/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<172>/INV_LM4550_controler_1/IN_SHIFT_169CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_169/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_169/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [168]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_169/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_104/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_104CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_104/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_104/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [103]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_104/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_103/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_103CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_103/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_103/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [102]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_103/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_102/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_102CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_102/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_102/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [101]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_102/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_101/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<104>/INV_LM4550_controler_1/IN_SHIFT_101CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_101/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_101/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [100]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_101/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_100/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_100CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_100/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_100/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [99]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_100/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_99/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_99CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_99/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_99/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [98]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_99/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_98/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_98CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_98/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_98/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [97]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_98/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_97/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<100>/INV_LM4550_controler_1/IN_SHIFT_97CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_97/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_97/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [96]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_97/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_169/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_169CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_169/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_169/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [168]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_169/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_168/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_168CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_168/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_168/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [167]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_168/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_167/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_167CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_167/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_167/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [166]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_167/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_166/CLK  (
    .I(\LM4550_controler_1/DATA_RECEIVED<169>/INV_LM4550_controler_1/DATA_RECEIVED_166CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_166/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_RECEIVED_166/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [165]),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_RECEIVED_166/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_25/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_25/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_74/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_74/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_73/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_73/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_72/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_72/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_71/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_71/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_70/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_70/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_7/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_7/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_68/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_68/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_67/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_67/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_96/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_96CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_96/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_96/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [95]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_96/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_95/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_95CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_95/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_95/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [94]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_95/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_94/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_94CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_94/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_94/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [93]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_94/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_93/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<96>/INV_LM4550_controler_1/IN_SHIFT_93CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_93/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_93/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [92]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_93/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_56/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_56CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_56/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_56/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [55]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_56/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_52/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_52CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_52/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_55/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_55CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_55/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_55/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [54]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_55/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_51/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_51CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_51/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_54/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_54CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_54/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_54/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [53]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_54/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_50/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_50CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_50/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_53/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_53CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_53/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_53/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [52]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_53/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_49/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<56>/INV_LM4550_controler_1/IN_SHIFT_49CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_49/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_164/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_164CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_164/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_164/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [163]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_164/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_163/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_163CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_163/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_163/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [162]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_163/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_162/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_162CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_162/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_162/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [161]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_162/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_161/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<164>/INV_LM4550_controler_1/IN_SHIFT_161CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_161/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_161/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [160]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_161/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_168/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_168CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_168/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_168/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [167]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_168/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_167/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_167CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_167/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_167/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [166]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_167/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_166/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_166CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_166/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_166/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [165]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_166/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_165/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<168>/INV_LM4550_controler_1/IN_SHIFT_165CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_165/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_165/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [164]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_165/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_68/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_68CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_68/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_68/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [67]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_68/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_76/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_76CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_76/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_67/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_67CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_67/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_67/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [66]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_67/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_75/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_75CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_75/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_66/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_66CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_66/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_66/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [65]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_66/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_74/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_74CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_74/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_65/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_65CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_65/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_65/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [64]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_65/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_73/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<68>/INV_LM4550_controler_1/IN_SHIFT_73CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_73/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_64/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_64CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_64/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_64/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [63]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_64/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_60/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_60CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_60/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_63/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_63CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_63/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_63/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [62]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_63/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_59/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_59CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_59/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_62/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_62CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_62/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_62/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [61]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_62/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_58/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_58CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_58/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_61/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_61CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_61/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_61/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [60]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_61/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_57/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<64>/INV_LM4550_controler_1/IN_SHIFT_57CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_57/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_108/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_108CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_108/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_108/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [107]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_108/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_112/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_112CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_112/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_107/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_107CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_107/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_107/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [106]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_107/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_111/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_111CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_111/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_106/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_106CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_106/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_106/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [105]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_106/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_110/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_110CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_110/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_105/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_105CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_105/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_105/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [104]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_105/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_109/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<108>/INV_LM4550_controler_1/IN_SHIFT_109CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_109/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_7/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_7/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_7/IN  (
    .I(RIGHT_in[7]),
    .O(\NlwBufferSignal_rightins_7/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_6/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_6/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_6/IN  (
    .I(RIGHT_in[6]),
    .O(\NlwBufferSignal_rightins_6/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_5/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_5/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_5/IN  (
    .I(RIGHT_in[5]),
    .O(\NlwBufferSignal_rightins_5/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_4/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_158/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_158/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_157/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_157/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_156/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_156/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_155/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_155/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_154/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_154/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_153/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_153/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_152/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_152/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_151/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_151/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_48/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_48CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_48/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_48/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [47]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_48/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_84/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_84CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_84/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_47/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_47CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_47/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_47/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [46]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_47/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_83/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_83CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_83/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_46/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_46CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_46/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_46/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [45]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_46/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_82/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_82CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_82/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_45/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_45CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_45/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_45/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [44]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_45/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_81/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<48>/INV_LM4550_controler_1/IN_SHIFT_81CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_81/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_169/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_169/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_169/IN  (
    .I(RIGHT_in[7]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_169/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_168/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_168/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_167/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_167/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_167/IN  (
    .I(RIGHT_in[5]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_167/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_166/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_166/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_166/IN  (
    .I(RIGHT_in[4]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_166/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_92/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_92CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_92/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_92/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [91]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_92/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_91/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_91CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_91/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_91/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [90]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_91/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_90/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_90CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_90/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_90/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [89]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_90/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_89/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<92>/INV_LM4550_controler_1/IN_SHIFT_89CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_89/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_89/IN  (
    .I(\LM4550_controler_1/IN_SHIFT<88>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_89/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_116/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_116CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_116/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_116/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [115]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_116/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_115/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_115CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_115/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_115/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [114]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_115/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_114/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_114CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_114/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_114/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [113]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_114/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_113/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<116>/INV_LM4550_controler_1/IN_SHIFT_113CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_113/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_113/IN  (
    .I(\LM4550_controler_1/IN_SHIFT<112>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_113/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_40/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_40CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_40/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_40/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [39]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_40/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_39/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_39CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_39/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_39/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [38]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_39/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_38/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_38CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_38/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_38/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [37]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_38/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_37/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<40>/INV_LM4550_controler_1/IN_SHIFT_37CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_37/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_37/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [36]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_37/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_44/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_44CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_44/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_44/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [43]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_44/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_88/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_88CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_88/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_43/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_43CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_43/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_43/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [42]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_43/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_87/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_87CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_87/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_42/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_42CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_42/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_42/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [41]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_42/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_86/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_86CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_86/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_41/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_41CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_41/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_41/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [40]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_41/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_85/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<44>/INV_LM4550_controler_1/IN_SHIFT_85CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_85/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_120/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_120CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_120/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_120/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [119]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_120/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_119/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_119CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_119/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_119/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [118]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_119/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_118/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_118CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_118/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_118/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [117]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_118/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_117/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<120>/INV_LM4550_controler_1/IN_SHIFT_117CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_117/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_117/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [116]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_117/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_72/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_72CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_72/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_72/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [71]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_72/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_80/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_80CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_80/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_71/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_71CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_71/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_71/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [70]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_71/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_79/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_79CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_79/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_70/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_70CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_70/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_70/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [69]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_70/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_78/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_78CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_78/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_69/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_69CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_69/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_69/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [68]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_69/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_77/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<72>/INV_LM4550_controler_1/IN_SHIFT_77CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_77/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_36/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_36CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_36/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_36/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [35]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_36/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_32/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_32CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_32/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_35/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_35CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_35/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_35/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [34]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_35/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_31/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_31CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_31/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_34/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_34CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_34/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_34/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [33]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_34/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_30/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_30CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_30/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_33/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_33CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_33/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_33/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [32]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_33/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_29/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<36>/INV_LM4550_controler_1/IN_SHIFT_29CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_29/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_28/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_28CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_28/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_28/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [27]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_28/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_27/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_27CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_27/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_27/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [26]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_27/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_26/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_26CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_26/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_26/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [25]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_26/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_25/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<28>/INV_LM4550_controler_1/IN_SHIFT_25CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_25/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_25/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [24]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_25/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_177/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_177/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_32/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_32/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_176/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_176/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_31/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_31/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_175/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_175/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_30/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_30/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_174/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_174/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_4/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_59/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_59/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_52/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_52/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_58/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_58/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_51/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_51/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_57/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_57/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_50/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_50/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_56/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_56/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_5/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_187/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_187/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_37/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_37/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_186/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_186/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_36/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_36/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_185/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_185/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_35/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_35/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_184/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_184/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_181/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_181/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_0/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_173/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_173/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_3/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_172/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_172/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_159/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_159/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_171/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_171/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_149/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_149/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_170/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_170/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_17/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_17/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_177/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_177/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_176/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_176/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_176/IN  (
    .I(RIGHT_in[14]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_176/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_175/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_175/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_175/IN  (
    .I(RIGHT_in[13]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_175/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_174/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_174/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_174/IN  (
    .I(\RIGHT_in<12>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_174/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_17/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_17/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_17/IN  (
    .I(RIGHT_in[17]),
    .O(\NlwBufferSignal_rightins_17/IN )
  );
  X_BUF   \NlwBufferBlock_rightins_16/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_rightins_16/CLK )
  );
  X_BUF   \NlwBufferBlock_rightins_16/IN  (
    .I(\RIGHT_in<16>_0 ),
    .O(\NlwBufferSignal_rightins_16/IN )
  );
  X_BUF   \NlwBufferBlock_uart_1/tx_1/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_uart_1/tx_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC_REGISTER/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC_REGISTER/IN  (
    .I(\LM4550_controler_1/DELAY_SYNC_REGISTER2_14509 ),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC_REGISTER/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC_REGISTER2/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC_REGISTER2/IN  (
    .I(\LM4550_controler_1/DELAY_SYNC_REGISTER_14102 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC_REGISTER2/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_192/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_192CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_192/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_192/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [191]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_192/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_191/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_191CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_191/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_191/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [190]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_191/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_190/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_190CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_190/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_190/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [189]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_190/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_189/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<192>/INV_LM4550_controler_1/IN_SHIFT_189CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_189/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_189/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [188]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_189/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_173/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_173/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_173/IN  (
    .I(RIGHT_in[11]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_173/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_172/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_172/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_172/IN  (
    .I(\RIGHT_in<10>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_172/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_171/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_171/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_171/IN  (
    .I(RIGHT_in[9]),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_171/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_OUT_170/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_OUT_170/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_254/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_254/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_254/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[254] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_254/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC2/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC2/IN  (
    .I(\LM4550_controler_1/DELAY_SYNC1_12222 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC2/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC1/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DELAY_SYNC1/IN  (
    .I(\LM4550_controler_1/SYNC_1_12221 ),
    .O(\NlwBufferSignal_LM4550_controler_1/DELAY_SYNC1/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_124/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_124CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_124/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_124/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [123]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_124/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_12/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_12CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_12/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_123/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_123CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_123/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_123/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [122]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_123/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_11/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_11CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_11/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_122/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_122CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_122/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_122/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [121]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_122/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_10/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_10CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_10/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_121/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_121CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_121/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_121/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [120]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_121/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_9/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<124>/INV_LM4550_controler_1/IN_SHIFT_9CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_9/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/NEXTSTATE_0/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/NEXTSTATE_1/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/NEXTSTATE_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_24/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_24CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_24/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_24/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [23]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_24/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_23/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_23CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_23/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_23/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [22]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_23/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_22/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_22CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_22/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_22/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [21]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_22/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_21/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<24>/INV_LM4550_controler_1/IN_SHIFT_21CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_21/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_21/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [20]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_21/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_16/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_16CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_16/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_16/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [15]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_16/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_15/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_15CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_15/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_15/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [14]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_15/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_14/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_14CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_14/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_14/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [13]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_14/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_13/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<16>/INV_LM4550_controler_1/IN_SHIFT_13CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_13/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_13/IN  (
    .I(\LM4550_controler_1/IN_SHIFT<12>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_13/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_169/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_169/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_169/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[169] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_169/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_168/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_168/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_168/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[168] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_168/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_167/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_167/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_167/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[167] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_167/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_166/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_166/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/FRAME_IN_166/IN  (
    .I(\LM4550_controler_1/DATA_RECEIVED[166] ),
    .O(\NlwBufferSignal_LM4550_controler_1/FRAME_IN_166/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_20/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_20CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_20/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_20/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [19]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_20/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_19/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_19CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_19/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_19/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [18]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_19/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_18/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_18CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_18/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_18/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [17]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_18/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_17/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<20>/INV_LM4550_controler_1/IN_SHIFT_17CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_17/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_17/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [16]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_17/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_169/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_169/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_169/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[169] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_169/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_168/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_168/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_168/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[168] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_168/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_167/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_167/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_167/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[167] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_167/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_166/CLK  (
    .I(clock98MHz),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_166/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/DATA_TO_SEND_166/IN  (
    .I(\LM4550_controler_1/FRAME_OUT[166] ),
    .O(\NlwBufferSignal_LM4550_controler_1/DATA_TO_SEND_166/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_150/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_150/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_15/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_15/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_148/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_148/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_147/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_147/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_146/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_146/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_145/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_145/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_144/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_144/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_143/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_143/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_128/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_128CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_128/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_128/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [127]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_128/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_127/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_127CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_127/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_127/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [126]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_127/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_126/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_126CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_126/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_126/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [125]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_126/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_125/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<128>/INV_LM4550_controler_1/IN_SHIFT_125CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_125/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_125/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [124]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_125/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_132/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_132CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_132/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_132/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [131]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_132/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_131/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_131CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_131/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_131/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [130]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_131/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_130/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_130CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_130/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_130/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [129]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_130/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_129/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<132>/INV_LM4550_controler_1/IN_SHIFT_129CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_129/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_129/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [128]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_129/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_136/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_136CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_136/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_136/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [135]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_136/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_135/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_135CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_135/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_135/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [134]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_135/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_134/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_134CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_134/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_134/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [133]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_134/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_133/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<136>/INV_LM4550_controler_1/IN_SHIFT_133CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_133/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_133/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [132]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_133/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_89/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_89/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_79/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_79/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_88/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_88/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_87/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_87/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_86/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_86/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_85/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_85/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_84/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_84/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_83/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_83/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_82/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_82/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_81/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_81/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_80/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_80/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_8/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_8/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_78/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_78/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_77/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_77/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_76/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_76/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_75/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_75/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_1/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_1/IN  (
    .I(\LM4550_controler_1/NEXTSTATE<1>_0 ),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_1/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_0/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/STATE_0/IN  (
    .I(\LM4550_controler_1/NEXTSTATE [0]),
    .O(\NlwBufferSignal_LM4550_controler_1/STATE_0/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_169/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_169/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_139/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_139/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_168/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_168/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_129/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_129/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_167/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_167/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_119/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_119/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_166/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_166/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_109/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_109/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_142/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_142/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_141/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_141/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_140/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_140/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_14/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_14/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_138/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_138/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_137/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_137/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_136/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_136/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_135/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_135/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_144/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_144CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_144/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_144/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [143]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_144/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_143/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_143CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_143/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_143/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [142]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_143/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_142/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_142CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_142/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_142/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [141]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_142/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_141/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<144>/INV_LM4550_controler_1/IN_SHIFT_141CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_141/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_141/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [140]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_141/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_96/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_96/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_95/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_95/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_94/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_94/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_93/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_93/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_92/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_92/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_91/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_91/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_90/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_90/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_9/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_9/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_4/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_4CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_4/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [3]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_4/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_3/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_3CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_3/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [2]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_3/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_2/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_2CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_2/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [1]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_2/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_1/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<4>/INV_LM4550_controler_1/IN_SHIFT_1CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_1/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [0]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_1/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_8/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_8CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_8/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_8/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [7]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_8/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_7/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_7CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_7/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_7/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [6]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_7/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_6/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_6CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_6/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_6/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [5]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_6/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_5/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<8>/INV_LM4550_controler_1/IN_SHIFT_5CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_5/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [4]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_5/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_6/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_6/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_5/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_5/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_4/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_4/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_3/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_3/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_2/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_2/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_29/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_29/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_0/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_0/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_9/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_9/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_160/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_160CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_160/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_160/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [159]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_160/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_159/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_159CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_159/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_159/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [158]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_159/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_158/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_158CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_158/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_158/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [157]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_158/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_157/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<160>/INV_LM4550_controler_1/IN_SHIFT_157CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_157/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_157/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [156]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_157/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_156/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_156CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_156/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_156/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [155]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_156/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_155/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_155CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_155/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_155/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [154]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_155/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_154/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_154CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_154/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_154/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [153]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_154/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_153/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<156>/INV_LM4550_controler_1/IN_SHIFT_153CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_153/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_153/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [152]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_153/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_110/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_110/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_11/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_11/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_108/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_108/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_107/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_107/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_106/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_106/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_105/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_105/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_104/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_104/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_103/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_103/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_126/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_126/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_125/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_125/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_124/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_124/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_123/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_123/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_122/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_122/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_121/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_121/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_120/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_120/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_12/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_12/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/SYNC_1/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/SYNC_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_140/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_140CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_140/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_140/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [139]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_140/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_139/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_139CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_139/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_139/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [138]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_139/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_138/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_138CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_138/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_138/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [137]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_138/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_137/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<140>/INV_LM4550_controler_1/IN_SHIFT_137CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_137/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_137/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [136]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_137/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_31/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_31/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_30/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_30/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_28/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_28/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_27/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_27/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_26/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_26/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_25/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_25/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_24/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_24/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_23/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_23/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_15/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_15/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_14/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_14/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_13/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_13/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_12/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_12/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_11/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_11/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_10/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_10/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_8/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_8/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_7/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_7/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_22/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_22/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_21/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_21/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_20/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_20/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_1/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_1/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_19/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_19/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_18/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_18/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_17/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_17/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/count_16/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/count_16/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_152/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_152CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_152/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_152/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [151]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_152/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_151/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_151CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_151/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_151/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [150]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_151/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_150/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_150CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_150/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_150/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [149]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_150/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_149/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<152>/INV_LM4550_controler_1/IN_SHIFT_149CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_149/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_149/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [148]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_149/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_148/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_148CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_148/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_148/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [147]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_148/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_147/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_147CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_147/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_147/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [146]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_147/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_146/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_146CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_146/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_146/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [145]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_146/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_145/CLK  (
    .I(\LM4550_controler_1/IN_SHIFT<148>/INV_LM4550_controler_1/IN_SHIFT_145CLK ),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_145/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/IN_SHIFT_145/IN  (
    .I(\LM4550_controler_1/IN_SHIFT [144]),
    .O(\NlwBufferSignal_LM4550_controler_1/IN_SHIFT_145/IN )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_134/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_134/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_133/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_133/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_132/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_132/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_131/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_131/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_130/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_130/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_13/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_13/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_128/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_128/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_127/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_127/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_118/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_118/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_117/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_117/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_116/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_116/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_115/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_115/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_114/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_114/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_113/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_113/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_112/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_112/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_111/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_111/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_102/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_102/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_101/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_101/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_100/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_100/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_10/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_10/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_99/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_99/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_98/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_98/CLK )
  );
  X_BUF   \NlwBufferBlock_LM4550_controler_1/OUT_SHIFT_97/CLK  (
    .I(clock12288k),
    .O(\NlwBufferSignal_LM4550_controler_1/OUT_SHIFT_97/CLK )
  );
  X_ZERO   NlwBlock_s6base_GND (
    .O(GND)
  );
  X_ONE   NlwBlock_s6base_VCC (
    .O(VCC)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

