Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 11 19:56:40 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3946)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8432)
5. checking no_input_delay (38)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3946)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2646 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8432)
---------------------------------------------------
 There are 8432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.322       -2.007                     10                  202        0.063        0.000                      0                  202        4.500        0.000                       0                    59  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk  {0.000 10.000}     20.000          50.000          
  clk100_VGA_Clock_Multi                            {0.000 5.000}      10.000          100.000         
  clk25_VGA_Clock_Multi                             {0.000 20.000}     40.000          25.000          
  clkfbout_VGA_Clock_Multi                          {0.000 10.000}     20.000          50.000          
sys_clk_pin                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk                                                                                                                                                    7.000        0.000                       0                     1  
  clk100_VGA_Clock_Multi                                  7.188        0.000                      0                    7        0.233        0.000                      0                    7        4.500        0.000                       0                    30  
  clk25_VGA_Clock_Multi                                  34.648        0.000                      0                   53        0.246        0.000                      0                   53       19.500        0.000                       0                    23  
  clkfbout_VGA_Clock_Multi                                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                                               7.008        0.000                      0                    1        0.963        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_VGA_Clock_Multi   clk100_VGA_Clock_Multi       -0.322       -2.007                     10                  141        0.063        0.000                      0                  141  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk100_VGA_Clock_Multi                              
(none)                    clk25_VGA_Clock_Multi                               
(none)                    clkfbout_VGA_Clock_Multi                            
(none)                                              clk100_VGA_Clock_Multi    
(none)                                              clk25_VGA_Clock_Multi     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  To Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        7.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.664ns (30.700%)  route 1.499ns (69.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.812     2.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y67          LUT2 (Prop_lut2_I0_O)        0.146     3.024 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.687     3.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y28         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.092    11.551    
                         clock uncertainty           -0.088    11.463    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    10.899    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.642ns (27.143%)  route 1.723ns (72.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     2.066 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.904     2.970    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.124     3.094 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.819     3.913    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.470    11.470    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.562    
                         clock uncertainty           -0.088    11.474    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.114    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.642ns (35.735%)  route 1.155ns (64.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.812     2.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.343     3.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.465    11.465    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.557    
                         clock uncertainty           -0.088    11.469    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             8.287ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.663%)  route 0.756ns (59.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.756     2.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.465    11.465    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.557    
                         clock uncertainty           -0.088    11.469    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  8.287    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.571%)  route 0.594ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.594     2.660    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.432    11.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.116    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)       -0.031    11.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.518ns (57.008%)  route 0.391ns (42.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.391     2.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.432    11.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.116    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)       -0.031    11.429    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -2.457    
  -------------------------------------------------------------------
                         slack                                  8.972    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.518ns (60.300%)  route 0.341ns (39.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 11.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.548     1.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.518     2.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.341     2.407    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.432    11.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.116    11.548    
                         clock uncertainty           -0.088    11.460    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)       -0.045    11.415    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  9.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.849    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.059     0.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121     0.843    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.052     0.610    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.774%)  route 0.202ns (55.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.202     0.924    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.059     0.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.248%)  route 0.438ns (72.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.438     1.160    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.864     0.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.610    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.679    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.126%)  route 0.442ns (67.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.288     1.010    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.154     1.208    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.867     0.867    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.613    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.682    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.210ns (29.557%)  route 0.500ns (70.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.212     0.933    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y67          LUT2 (Prop_lut2_I1_O)        0.046     0.979 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.289     1.268    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X0Y28         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.607    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.003     0.610    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.134%)  route 0.735ns (77.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y82          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.280     1.002    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y82          LUT1 (Prop_lut1_I0_O)        0.045     1.047 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.455     1.502    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.869     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.684    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.818    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_VGA_Clock_Multi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y67      MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk25_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack       34.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.648ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/RSTC
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.064ns (20.482%)  route 4.131ns (79.518%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          1.480     6.741    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/SR[0]
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/RSTC
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.518    41.518    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                         clock pessimism              0.078    41.597    
                         clock uncertainty           -0.123    41.473    
    DSP48_X0Y28          DSP48E1 (Setup_dsp48e1_CLK_RSTC)
                                                     -0.084    41.389    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6
  -------------------------------------------------------------------
                         required time                         41.389    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 34.648    

Slack (MET) :             34.824ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.064ns (23.612%)  route 3.442ns (76.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.791     6.052    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.430    41.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism              0.094    41.524    
                         clock uncertainty           -0.123    41.401    
    SLICE_X12Y68         FDRE (Setup_fdre_C_R)       -0.524    40.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         40.877    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 34.824    

Slack (MET) :             34.824ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.064ns (23.612%)  route 3.442ns (76.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.791     6.052    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.430    41.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism              0.094    41.524    
                         clock uncertainty           -0.123    41.401    
    SLICE_X12Y68         FDRE (Setup_fdre_C_R)       -0.524    40.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         40.877    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 34.824    

Slack (MET) :             34.926ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.064ns (24.154%)  route 3.341ns (75.846%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.690     5.951    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X14Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism              0.092    41.524    
                         clock uncertainty           -0.123    41.401    
    SLICE_X14Y67         FDRE (Setup_fdre_C_R)       -0.524    40.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         40.877    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 34.926    

Slack (MET) :             34.941ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.064ns (23.612%)  route 3.442ns (76.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.791     6.052    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.430    41.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism              0.116    41.546    
                         clock uncertainty           -0.123    41.423    
    SLICE_X13Y68         FDRE (Setup_fdre_C_R)       -0.429    40.994    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         40.994    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 34.941    

Slack (MET) :             35.066ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.064ns (24.946%)  route 3.201ns (75.054%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.550     5.811    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433    41.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.123    41.402    
    SLICE_X14Y66         FDRE (Setup_fdre_C_R)       -0.524    40.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 35.066    

Slack (MET) :             35.066ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.064ns (24.946%)  route 3.201ns (75.054%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.550     5.811    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433    41.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism              0.092    41.525    
                         clock uncertainty           -0.123    41.402    
    SLICE_X14Y66         FDRE (Setup_fdre_C_R)       -0.524    40.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 35.066    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.064ns (24.471%)  route 3.284ns (75.529%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.633     5.894    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism              0.092    41.524    
                         clock uncertainty           -0.123    41.401    
    SLICE_X13Y67         FDRE (Setup_fdre_C_R)       -0.429    40.972    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         40.972    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.064ns (24.471%)  route 3.284ns (75.529%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.633     5.894    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                         clock pessimism              0.092    41.524    
                         clock uncertainty           -0.123    41.401    
    SLICE_X13Y67         FDRE (Setup_fdre_C_R)       -0.429    40.972    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         40.972    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.064ns (24.471%)  route 3.284ns (75.529%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     2.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/Q
                         net (fo=44, routed)          1.022     3.024    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[3]
    SLICE_X13Y67         LUT5 (Prop_lut5_I4_O)        0.152     3.176 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23/O
                         net (fo=5, routed)           0.990     4.166    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_23_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I1_O)        0.332     4.498 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=12, routed)          0.638     5.137    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vsenable
    SLICE_X14Y65         LUT2 (Prop_lut2_I0_O)        0.124     5.261 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.633     5.894    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.432    41.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism              0.092    41.524    
                         clock uncertainty           -0.123    41.401    
    SLICE_X13Y67         FDRE (Setup_fdre_C_R)       -0.429    40.972    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         40.972    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                 35.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.955%)  route 0.165ns (47.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/Q
                         net (fo=51, routed)          0.165     0.866    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[1]
    SLICE_X15Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.911 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.911    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1_n_0
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.092     0.665    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.396%)  route 0.155ns (42.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          0.155     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X13Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.921 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_18/O
                         net (fo=2, routed)           0.000     0.921    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[2]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism             -0.254     0.572    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.091     0.663    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/Q
                         net (fo=45, routed)          0.170     0.869    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[8]
    SLICE_X13Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.914 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_12/O
                         net (fo=2, routed)           0.000     0.914    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[8]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.092     0.650    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.192ns (51.472%)  route 0.181ns (48.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=46, routed)          0.181     0.881    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X15Y66         LUT5 (Prop_lut5_I1_O)        0.051     0.932 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.932    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.107     0.666    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.679%)  route 0.181ns (49.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=46, routed)          0.181     0.881    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X15Y66         LUT4 (Prop_lut4_I0_O)        0.045     0.926 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[7]
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X15Y66         FDRE (Hold_fdre_C_D)         0.092     0.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.053%)  route 0.193ns (50.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/Q
                         net (fo=48, routed)          0.193     0.893    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[6]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.938    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[6]
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X13Y66         FDRE (Hold_fdre_C_D)         0.092     0.651    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.995%)  route 0.247ns (57.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/Q
                         net (fo=39, routed)          0.247     0.945    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[9]
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.045     0.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_2/O
                         net (fo=1, routed)           0.000     0.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]
    SLICE_X15Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X15Y67         FDRE (Hold_fdre_C_D)         0.092     0.650    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.184ns (40.412%)  route 0.271ns (59.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=47, routed)          0.271     0.970    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X13Y67         LUT4 (Prop_lut4_I0_O)        0.043     1.013 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_13/O
                         net (fo=2, routed)           0.000     1.013    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[7]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.098     0.656    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.451%)  route 0.272ns (56.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          0.272     0.996    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.041 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.041    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[3]
    SLICE_X14Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.827     0.827    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.121     0.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.109%)  route 0.276ns (56.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.557     0.557    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          0.156     0.877    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.045     0.922 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_17/O
                         net (fo=2, routed)           0.120     1.042    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/D[3]
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.070     0.640    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_VGA_Clock_Multi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y66     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y68     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y67     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  clkfbout_VGA_Clock_Multi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock_Multi
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.676ns (22.644%)  route 2.309ns (77.356%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.593     6.135    CLK50M_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.231 f  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.716     7.948    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.072 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.072    clock_div/lopt
    SLICE_X37Y45         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  7.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.212ns (20.123%)  route 0.842ns (79.877%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.225     1.812    CLK50M_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.838 f  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.616     2.455    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.500 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.500    clock_div/lopt
    SLICE_X37Y45         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.963    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clock_div/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :           10  Failing Endpoints,  Worst Slack       -0.322ns,  Total Violation       -2.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 7.182ns (76.923%)  route 2.155ns (23.077%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           1.026    10.887    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 7.182ns (76.948%)  route 2.152ns (23.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           1.023    10.884    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.222ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 7.182ns (77.756%)  route 2.055ns (22.244%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.925    10.787    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 7.182ns (77.771%)  route 2.053ns (22.229%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.924    10.785    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 7.182ns (77.771%)  route 2.053ns (22.229%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.924    10.785    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 7.182ns (77.776%)  route 2.052ns (22.224%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.923    10.784    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 7.182ns (77.781%)  route 2.052ns (22.219%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.922    10.784    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 7.182ns (78.837%)  route 1.928ns (21.163%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.799    10.660    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 7.182ns (78.872%)  route 1.924ns (21.128%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.795    10.656    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 7.182ns (79.009%)  route 1.908ns (20.991%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/Q
                         net (fo=2, routed)           0.531     2.537    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vcs_reg[9]_0[0]_repN_alias
    SLICE_X12Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     3.087 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry/CO[3]
                         net (fo=1, routed)           0.000     3.087    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.204 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.204    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.527 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     4.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     8.341 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     8.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518     9.861 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.779    10.640    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459    11.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.374    
                         clock uncertainty           -0.243    11.130    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                 -0.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.478ns (63.415%)  route 0.276ns (36.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.276     1.397    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.478ns (63.399%)  route 0.276ns (36.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.276     1.397    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.478ns (63.247%)  route 0.278ns (36.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.278     1.399    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.478ns (60.090%)  route 0.317ns (39.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.317     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.478ns (59.942%)  route 0.319ns (40.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.319     1.441    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.478ns (58.715%)  route 0.336ns (41.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.336     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.478ns (58.675%)  route 0.337ns (41.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.337     1.458    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.478ns (58.603%)  route 0.338ns (41.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.338     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.625%)  route 0.352ns (42.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           0.352     1.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.478ns (57.486%)  route 0.354ns (42.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.643     0.643    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/CLK
    DSP48_X0Y28          DSP48E1                                      r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.478     1.121 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           0.354     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.908    
                         clock uncertainty            0.243     1.151    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.141    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8492 Endpoints
Min Delay          8492 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.420ns  (logic 4.851ns (12.964%)  route 32.569ns (87.036%))
  Logic Levels:           28  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         4.933    35.262    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.124    35.386 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          2.034    37.420    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X31Y8          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.420ns  (logic 4.851ns (12.964%)  route 32.569ns (87.036%))
  Logic Levels:           28  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         4.933    35.262    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.124    35.386 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          2.034    37.420    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X31Y8          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[32]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.363ns  (logic 4.975ns (13.315%)  route 32.388ns (86.685%))
  Logic Levels:           29  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.395    32.724    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X44Y10         LUT5 (Prop_lut5_I4_O)        0.124    32.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.300    35.148    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.091    37.363    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X44Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[32]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[36]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.363ns  (logic 4.975ns (13.315%)  route 32.388ns (86.685%))
  Logic Levels:           29  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.395    32.724    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X44Y10         LUT5 (Prop_lut5_I4_O)        0.124    32.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.300    35.148    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.091    37.363    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X44Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[36]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[38]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.363ns  (logic 4.975ns (13.315%)  route 32.388ns (86.685%))
  Logic Levels:           29  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.395    32.724    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X44Y10         LUT5 (Prop_lut5_I4_O)        0.124    32.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.300    35.148    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.091    37.363    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X44Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[38]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[39]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.363ns  (logic 4.975ns (13.315%)  route 32.388ns (86.685%))
  Logic Levels:           29  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.395    32.724    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X44Y10         LUT5 (Prop_lut5_I4_O)        0.124    32.848 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4/O
                         net (fo=66, routed)          2.300    35.148    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_4_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124    35.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[63]_i_1/O
                         net (fo=32, routed)          2.091    37.363    MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[34]_0[1]
    SLICE_X44Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/minstret_counter_i/counter_q_reg[39]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.283ns  (logic 4.851ns (13.011%)  route 32.432ns (86.989%))
  Logic Levels:           28  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         4.933    35.262    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.124    35.386 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.897    37.283    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X34Y9          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.178ns  (logic 4.975ns (13.382%)  route 32.203ns (86.618%))
  Logic Levels:           29  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         2.603    32.932    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X45Y11         LUT5 (Prop_lut5_I4_O)        0.124    33.056 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4/O
                         net (fo=42, routed)          2.072    35.128    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[5].mcounters_variable_i/we
    SLICE_X52Y18         LUT4 (Prop_lut4_I1_O)        0.124    35.252 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1/O
                         net (fo=32, routed)          1.926    37.178    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X46Y10         FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[5].mcounters_variable_i/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.125ns  (logic 4.851ns (13.067%)  route 32.274ns (86.933%))
  Logic Levels:           28  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         4.933    35.262    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.124    35.386 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.739    37.125    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X29Y7          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.125ns  (logic 4.851ns (13.067%)  route 32.274ns (86.933%))
  Logic Levels:           28  (CARRY4=2 FDRE=1 LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.853     2.309    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X48Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.433 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          2.225     4.658    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.782 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.550     5.332    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.147     6.603    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.727 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.929     7.656    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.152     7.808 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     8.259    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X43Y22         LUT2 (Prop_lut2_I0_O)        0.351     8.610 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.680     9.290    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y22         LUT4 (Prop_lut4_I3_O)        0.332     9.622 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25/O
                         net (fo=8, routed)           1.260    10.882    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_25_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.006 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_15/O
                         net (fo=2, routed)           1.126    12.132    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[13]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.256 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.256    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[14][2]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.654 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.654    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.910 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/O[2]
                         net (fo=14, routed)          2.230    15.141    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I0_O)        0.302    15.443 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3/O
                         net (fo=1, routed)           0.795    16.238    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.362 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[17]_i_2/O
                         net (fo=4, routed)           1.204    17.566    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[17]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    17.690 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[17]_i_1/O
                         net (fo=6, routed)           1.241    18.931    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[18]
    SLICE_X60Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.055 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_11/O
                         net (fo=3, routed)           0.981    20.036    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg_1
    SLICE_X60Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.160 f  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_4__0/O
                         net (fo=1, routed)           0.793    20.953    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124    21.077 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.121    22.198    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I2_O)        0.124    22.322 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.512    22.834    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.958 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          1.921    24.879    MCU/IBEX/IBEX_VER_1/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[0]_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    25.003 r  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.060    26.063    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/multicycle_done
    SLICE_X52Y20         LUT6 (Prop_lut6_I4_O)        0.124    26.187 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/we_i_29/O
                         net (fo=3, routed)           0.857    27.044    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_n_333
    SLICE_X54Y20         LUT6 (Prop_lut6_I1_O)        0.124    27.168 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.466    27.634    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I4_O)        0.124    27.758 r  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.834    28.593    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.124    28.717 f  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           0.764    29.480    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124    29.604 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.601    30.205    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.124    30.329 f  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         4.933    35.262    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X35Y18         LUT5 (Prop_lut5_I0_O)        0.124    35.386 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__5/O
                         net (fo=32, routed)          1.739    37.125    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X29Y7          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[3].mcounters_variable_i/counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_UART1/TxShifter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/TxShifter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/TxShifter_reg[4]/C
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/TxShifter_reg[4]/Q
                         net (fo=1, routed)           0.058     0.199    MCU/periphs/U_UART1/TxShifter_reg_n_0_[4]
    SLICE_X36Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  MCU/periphs/U_UART1/TxShifter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    MCU/periphs/U_UART1/TxShifter[3]_i_1_n_0
    SLICE_X36Y52         FDCE                                         r  MCU/periphs/U_UART1/TxShifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]/C
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]/Q
                         net (fo=2, routed)           0.065     0.206    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q[11]
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[11]_i_1/O
                         net (fo=5, routed)           0.000     0.251    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]_0[9]
    SLICE_X63Y31         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/bridge/AHB_hwdata_o_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_GPIOB/RegODRAIN_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE                         0.000     0.000 r  MCU/periphs/bridge/AHB_hwdata_o_reg[10]/C
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/bridge/AHB_hwdata_o_reg[10]/Q
                         net (fo=29, routed)          0.115     0.256    MCU/periphs/U_GPIOB/RegMODE_reg[15]_0[10]
    SLICE_X47Y46         FDCE                                         r  MCU/periphs/U_GPIOB/RegODRAIN_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RegCR2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/SlaveOut_reg[HRDATA][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RegCR2_reg[0]/C
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RegCR2_reg[0]/Q
                         net (fo=2, routed)           0.070     0.211    MCU/periphs/U_UART1/RegCR2[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  MCU/periphs/U_UART1/SlaveOut[HRDATA][0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.256    MCU/periphs/U_UART1/SlaveOut[HRDATA][0]_i_1__5_n_0
    SLICE_X36Y46         FDCE                                         r  MCU/periphs/U_UART1/SlaveOut_reg[HRDATA][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_GPIOB/SlaveOut_reg[HREADYOUT]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MCU/periphs/U_GPIOB/SlaveOut_reg[HRESP]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.677%)  route 0.077ns (29.323%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDPE                         0.000     0.000 r  MCU/periphs/U_GPIOB/SlaveOut_reg[HREADYOUT]/C
    SLICE_X36Y42         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  MCU/periphs/U_GPIOB/SlaveOut_reg[HREADYOUT]/Q
                         net (fo=3, routed)           0.077     0.218    MCU/periphs/U_GPIOB/SlaveOut_reg[HREADYOUT]_0[0]
    SLICE_X37Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.263 r  MCU/periphs/U_GPIOB/SlaveOut[HRESP]_i_1__1/O
                         net (fo=1, routed)           0.000     0.263    MCU/periphs/U_GPIOB/SlaveOut[HRESP]_i_1__1_n_0
    SLICE_X37Y42         FDCE                                         r  MCU/periphs/U_GPIOB/SlaveOut_reg[HRESP]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RxShifter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[5]/C
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[5]/Q
                         net (fo=3, routed)           0.122     0.263    MCU/periphs/U_UART1/RxShifter[5]
    SLICE_X33Y46         FDCE                                         r  MCU/periphs/U_UART1/RxShifter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.915%)  route 0.145ns (53.085%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.145     0.273    POR/RST
    SLICE_X31Y39         FDRE                                         r  POR/R_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.915%)  route 0.145ns (53.085%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.145     0.273    POR/RST
    SLICE_X31Y39         FDRE                                         r  POR/R_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.915%)  route 0.145ns (53.085%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.145     0.273    POR/RST
    SLICE_X31Y39         FDRE                                         r  POR/R_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR/R_reg[4]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            POR/R_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.915%)  route 0.145ns (53.085%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  POR/R_reg[4]_inv/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  POR/R_reg[4]_inv/Q
                         net (fo=20, routed)          0.145     0.273    POR/RST
    SLICE_X31Y39         FDRE                                         r  POR/R_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.739ns  (logic 4.773ns (40.656%)  route 6.967ns (59.344%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.758     4.221    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[2]
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.345 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.998     5.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.124     5.467 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.006     6.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.597 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.205     9.802    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.321 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.321    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.987ns (42.963%)  route 6.621ns (57.037%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.751     4.214    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[1]
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124     4.338 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.959     5.297    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.152     5.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.008     6.457    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.326     6.783 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.904     9.687    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.190 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.190    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.545ns  (logic 4.749ns (41.136%)  route 6.796ns (58.864%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.619     4.083    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X30Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.207 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.966     5.172    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.124     5.296 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.035     6.331    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.455 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.176     9.632    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.127 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.127    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.434ns  (logic 4.975ns (43.510%)  route 6.459ns (56.490%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.875     4.338    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[3]
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124     4.462 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.558     5.020    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.118     5.138 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.843     5.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.326     6.307 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.184     9.490    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.015 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.015    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.250ns  (logic 5.012ns (44.553%)  route 6.238ns (55.447%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.814     4.277    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[7]
    SLICE_X32Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.401 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.773     5.174    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I3_O)        0.150     5.324 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.052     6.376    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.326     6.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.599     9.301    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.832 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.832    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.034ns  (logic 4.778ns (43.302%)  route 6.256ns (56.698%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=1, routed)           1.919     4.382    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[10]
    SLICE_X31Y60         LUT6 (Prop_lut6_I3_O)        0.124     4.506 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.433     4.939    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.124     5.063 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.126     6.189    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.313 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.778     9.092    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.615 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.615    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 4.993ns (45.567%)  route 5.965ns (54.433%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.735     4.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[5]
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124     4.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.742     5.064    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.150     5.214 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.502     5.716    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.332     6.048 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.987     9.035    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.540 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.540    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.853ns  (logic 4.783ns (44.073%)  route 6.070ns (55.927%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.456     3.919    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[6]
    SLICE_X31Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.043 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.734     4.777    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I3_O)        0.124     4.901 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.748     5.649    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.773 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.132     8.905    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.434 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.434    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 4.775ns (44.245%)  route 6.017ns (55.755%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.528     3.991    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[4]
    SLICE_X34Y65         LUT6 (Prop_lut6_I3_O)        0.124     4.115 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.803     4.918    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.124     5.042 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.784     5.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.950 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.902     8.853    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.373 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.373    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.782ns  (logic 5.003ns (46.403%)  route 5.779ns (53.597%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.581     1.581    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y29         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     2.463 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           1.547     4.011    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_0[9]
    SLICE_X32Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.135 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.815     4.950    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.152     5.102 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.787     5.889    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.326     6.215 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.629     8.844    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.364 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.364    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.485ns (55.343%)  route 1.199ns (44.657%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.238     0.959    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y68          LUT4 (Prop_lut4_I3_O)        0.045     1.004 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.183     1.187    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[7]
    SLICE_X13Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.232 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.010    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.242 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.242    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.459ns (53.325%)  route 1.277ns (46.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.187     0.909    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y67          LUT4 (Prop_lut4_I3_O)        0.045     0.954 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.200     1.154    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[1]
    SLICE_X14Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.199 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.890     2.088    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.293 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.293    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.476ns (53.107%)  route 1.303ns (46.893%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.223     0.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y67          LUT4 (Prop_lut4_I2_O)        0.045     0.989 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.192     1.181    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[4]
    SLICE_X14Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.226 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.888     2.115    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.337 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.337    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.469ns (53.253%)  route 1.290ns (46.747%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.479     1.282    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[9]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.327 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.811     2.138    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.358 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.358    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.474ns (52.921%)  route 1.311ns (47.079%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.459     1.262    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[10]
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.307 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.159    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.384 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.384    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.479ns (51.980%)  route 1.366ns (48.020%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.240     0.962    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y66          LUT4 (Prop_lut4_I3_O)        0.045     1.007 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.255     1.262    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[8]
    SLICE_X13Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.307 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.178    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.402 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.402    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.453ns (49.751%)  route 1.467ns (50.249%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.599     0.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     0.803 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.464     1.267    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[11]
    SLICE_X13Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.003     2.315    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.519 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.519    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.461ns (49.273%)  route 1.504ns (50.727%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.225     0.946    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.045     0.991 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.320     1.312    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[5]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.357 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.959     2.315    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.522 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.522    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.997ns  (logic 1.480ns (49.372%)  route 1.517ns (50.628%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.290     1.011    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X9Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.056 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.190     1.246    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[3]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.291 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.329    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.555 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.555    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.474ns (48.889%)  route 1.541ns (51.111%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y67          FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.221     0.942    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y68          LUT4 (Prop_lut4_I2_O)        0.045     0.987 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.270     1.257    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/douta[2]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.302 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.050     2.352    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.572 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.572    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.368ns  (logic 5.665ns (34.609%)  route 10.703ns (65.391%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.389     8.814    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.938 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.998     9.936    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.124    10.060 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.006    11.066    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.190 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.205    14.395    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.914 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.914    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.359ns  (logic 5.879ns (35.941%)  route 10.479ns (64.059%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.504     8.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.053 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.959    10.012    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.152    10.164 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.008    11.171    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_3_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.326    11.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.904    14.401    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.905 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.905    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.138ns  (logic 5.641ns (34.957%)  route 10.497ns (65.043%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.215     8.640    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.764 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.966     9.729    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_0
    SLICE_X28Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.853 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.035    10.888    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.012 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.176    14.189    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    17.684 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.684    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.966ns  (logic 5.667ns (35.494%)  route 10.299ns (64.506%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.705     9.130    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.254 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.803    10.057    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.124    10.181 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.784    10.964    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_3_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I1_O)        0.124    11.088 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.902    13.991    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.512 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.512    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.749ns  (logic 5.675ns (36.035%)  route 10.074ns (63.965%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.355     8.780    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.904 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.734     9.638    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.762 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.748    10.510    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_3_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.634 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.132    13.766    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.295 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.295    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.659ns  (logic 5.885ns (37.584%)  route 9.774ns (62.416%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.439     8.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X34Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.988 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.742     9.729    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.150     9.879 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.502    10.381    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.332    10.713 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.987    13.700    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.205 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.205    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.618ns  (logic 5.739ns (36.749%)  route 9.879ns (63.251%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=52, routed)          2.667     4.673    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.797 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__2/O
                         net (fo=1, routed)           0.332     5.129    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry__0_0[1]
    SLICE_X29Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.636 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.636    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.907 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.786     6.693    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_2_4[0]
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.373     7.066 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=24, routed)          2.442     9.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X31Y68         LUT4 (Prop_lut4_I1_O)        0.152     9.661 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.052    10.713    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.326    11.039 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.599    13.638    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.168 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.168    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.612ns  (logic 5.867ns (37.579%)  route 9.745ns (62.421%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.056     8.481    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.558     9.162    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1_0
    SLICE_X32Y68         LUT4 (Prop_lut4_I3_O)        0.118     9.280 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.843    10.123    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I1_O)        0.326    10.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.184    13.633    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.158 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.158    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.474ns  (logic 5.895ns (38.098%)  route 9.579ns (61.902%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.242     8.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.791 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.815     9.606    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.152     9.758 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.787    10.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_3_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.326    10.872 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.629    13.501    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    17.020 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.020    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.249ns  (logic 5.670ns (37.181%)  route 9.579ns (62.819%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.518     2.064 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=47, routed)          3.134     5.198    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I1_O)        0.124     5.322 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry_i_4/O
                         net (fo=1, routed)           0.000     5.322    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/S[0]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.854 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     5.854    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.125 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.970     7.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_carry__1_n_2
    SLICE_X34Y57         LUT5 (Prop_lut5_I3_O)        0.329     7.425 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=12, routed)          1.350     8.775    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.899 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.484     9.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1_0
    SLICE_X32Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.507 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.836    10.343    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_3_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.467 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.805    13.271    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.795 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.795    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.413ns (54.584%)  route 1.176ns (45.416%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=51, routed)          0.332     1.056    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X12Y59         LUT5 (Prop_lut5_I1_O)        0.045     1.101 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.844     1.945    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.149 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.149    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.384ns (52.318%)  route 1.261ns (47.682%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=47, routed)          0.346     1.044    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X13Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.916     2.005    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.203 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.203    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.679ns (50.431%)  route 1.650ns (49.569%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=45, routed)          0.216     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[8]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.187     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__10/i__carry__1/CO[1]
                         net (fo=1, routed)           0.293     1.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_4[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.114     1.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.250     1.748    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X14Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.890     2.683    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.887 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.887    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.699ns (50.704%)  route 1.652ns (49.296%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=45, routed)          0.216     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[8]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.187     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__10/i__carry__1/CO[1]
                         net (fo=1, routed)           0.293     1.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_4[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.114     1.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.271     1.769    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.684    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.909 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.909    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.387ns  (logic 1.694ns (50.018%)  route 1.693ns (49.982%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=45, routed)          0.216     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[8]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.187     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__10/i__carry__1/CO[1]
                         net (fo=1, routed)           0.293     1.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_4[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.114     1.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.372     1.870    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.811     2.726    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.946 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.946    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.405ns  (logic 1.705ns (50.085%)  route 1.700ns (49.915%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=45, routed)          0.216     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[8]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.187     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__10/i__carry__1/CO[1]
                         net (fo=1, routed)           0.293     1.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_4[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.114     1.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.412     1.909    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.954 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.778     2.732    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.964 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.964    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.411ns  (logic 1.696ns (49.723%)  route 1.715ns (50.277%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=45, routed)          0.216     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[8]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.187     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__10/i__carry__1/CO[1]
                         net (fo=1, routed)           0.293     1.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_4[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.114     1.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.317     1.814    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.859 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.888     2.747    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.969 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.969    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.412ns  (logic 1.675ns (49.087%)  route 1.737ns (50.913%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/Q
                         net (fo=38, routed)          0.334     1.057    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_0[9]
    SLICE_X30Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.182 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__11/i__carry__1/CO[1]
                         net (fo=1, routed)           0.112     1.294    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__11/i__carry__1_n_2
    SLICE_X30Y67         LUT5 (Prop_lut5_I3_O)        0.116     1.410 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.438     1.848    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.893 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.746    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.971 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.971    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.502ns  (logic 1.680ns (47.971%)  route 1.822ns (52.029%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/Q
                         net (fo=38, routed)          0.334     1.057    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_0[9]
    SLICE_X30Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     1.182 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__11/i__carry__1/CO[1]
                         net (fo=1, routed)           0.112     1.294    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__11/i__carry__1_n_2
    SLICE_X30Y67         LUT5 (Prop_lut5_I3_O)        0.116     1.410 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=12, routed)          0.374     1.784    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue[0]
    SLICE_X13Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.002     2.831    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.061 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.061    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.532ns  (logic 1.671ns (47.300%)  route 1.861ns (52.700%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.559     0.559    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/Q
                         net (fo=45, routed)          0.216     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_11_4[8]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.187     1.090 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/p_1_out_inferred__10/i__carry__1/CO[1]
                         net (fo=1, routed)           0.293     1.383    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1_4[0]
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.114     1.497 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          0.315     1.813    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.036     2.894    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.090 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.090    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 f  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_VGA_Clock_Multi

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.448ns  (logic 7.358ns (59.108%)  route 5.090ns (40.892%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[0]
                         net (fo=1, routed)           1.026    12.448    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 7.358ns (59.122%)  route 5.087ns (40.878%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[1]
                         net (fo=1, routed)           1.023    12.445    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.348ns  (logic 7.358ns (59.586%)  route 4.990ns (40.413%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[3]
                         net (fo=1, routed)           0.925    12.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.347ns  (logic 7.358ns (59.595%)  route 4.989ns (40.405%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[7]
                         net (fo=1, routed)           0.924    12.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.347ns  (logic 7.358ns (59.595%)  route 4.989ns (40.405%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[4]
                         net (fo=1, routed)           0.924    12.347    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.346ns  (logic 7.358ns (59.598%)  route 4.988ns (40.402%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[2]
                         net (fo=1, routed)           0.923    12.346    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.345ns  (logic 7.358ns (59.601%)  route 4.987ns (40.399%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[9]
                         net (fo=1, routed)           0.922    12.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.222ns  (logic 7.358ns (60.204%)  route 4.864ns (39.796%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[5]
                         net (fo=1, routed)           0.799    12.222    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.218ns  (logic 7.358ns (60.224%)  route 4.860ns (39.776%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[8]
                         net (fo=1, routed)           0.795    12.218    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.202ns  (logic 7.358ns (60.302%)  route 4.844ns (39.698%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/C
    SLICE_X38Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y6POS_reg[1]/Q
                         net (fo=16, routed)          1.509     2.027    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[1]
    SLICE_X29Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry_i_10/O
                         net (fo=7, routed)           1.958     4.109    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s60_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I2_O)        0.124     4.233 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix6_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.233    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_2[1]
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.766 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.766    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.089 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1/O[1]
                         net (fo=1, routed)           0.596     5.685    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix6_carry__1_n_6
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218     9.903 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60/PCOUT[47]
                         net (fo=1, routed)           0.002     9.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s60_n_106
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.423 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s6/P[6]
                         net (fo=1, routed)           0.779    12.202    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          1.459     1.459    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.251ns (27.792%)  route 0.652ns (72.208%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.458 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.445     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.251ns (27.792%)  route 0.652ns (72.208%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.458 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           0.445     0.903    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.358ns (36.816%)  route 0.614ns (63.184%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.565 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.408     0.972    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.256ns (25.967%)  route 0.730ns (74.033%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.280     0.421    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.466 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_4__4/O
                         net (fo=1, routed)           0.000     0.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.536 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.450     0.986    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.338ns (34.024%)  route 0.655ns (65.976%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.545 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.449     0.993    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.395ns (39.307%)  route 0.610ns (60.693%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.548 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.403     1.005    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.395ns (39.246%)  route 0.611ns (60.754%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.548 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.602 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.405     1.006    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.358ns (34.713%)  route 0.673ns (65.287%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.565 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.467     1.031    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.432ns (41.845%)  route 0.600ns (58.155%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.548 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.639 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.394     1.032    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.432ns (41.845%)  route 0.600ns (58.155%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/C
    SLICE_X37Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_ahblite_my_vga/X7POS_reg[0]/Q
                         net (fo=13, routed)          0.207     0.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/p_1_out_carry__1[0]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.393 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__19/O
                         net (fo=1, routed)           0.000     0.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/U_promsprite7[1]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.548 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.548    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.639 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s7_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.394     1.032    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=28, routed)          0.874     0.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_VGA_Clock_Multi

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 0.580ns (8.292%)  route 6.415ns (91.708%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.703     6.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.995ns  (logic 0.580ns (8.292%)  route 6.415ns (91.708%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.703     6.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.836ns  (logic 0.580ns (8.485%)  route 6.256ns (91.515%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.544     6.836    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.432     1.432    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.580ns (8.660%)  route 6.117ns (91.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.406     6.697    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.580ns (8.660%)  route 6.117ns (91.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.406     6.697    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.697ns  (logic 0.580ns (8.660%)  route 6.117ns (91.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.406     6.697    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.433     1.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.540ns  (logic 0.580ns (8.869%)  route 5.960ns (91.131%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.248     6.540    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.435     1.435    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 0.580ns (8.870%)  route 5.959ns (91.130%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.248     6.539    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X15Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X15Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.539ns  (logic 0.580ns (8.870%)  route 5.959ns (91.130%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.248     6.539    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X14Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.393ns  (logic 0.580ns (9.073%)  route 5.813ns (90.927%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          1.712     2.168    MCU/periphs/U_RSTCLK/RESET_reg_0
    SLICE_X14Y18         LUT1 (Prop_lut1_I0_O)        0.124     2.292 r  MCU/periphs/U_RSTCLK/valid_q[2]_i_3/O
                         net (fo=2234, routed)        4.101     6.393    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          1.434     1.434    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y65         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.511%)  route 0.767ns (80.489%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.197     0.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.511%)  route 0.767ns (80.489%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.197     0.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y66         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.804%)  route 0.803ns (81.196%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.233     0.989    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.804%)  route 0.803ns (81.196%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.233     0.989    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.804%)  route 0.803ns (81.196%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.233     0.989    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.186ns (18.804%)  route 0.803ns (81.196%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.233     0.989    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.504%)  route 0.819ns (81.496%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.249     1.005    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X14Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X14Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.306     1.062    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.306     1.062    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X12Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.186ns (17.509%)  route 0.876ns (82.491%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=17, routed)          0.570     0.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.045     0.756 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s6_i_1/O
                         net (fo=11, routed)          0.306     1.062    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1383, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=22, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X13Y68         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C





