// Seed: 3585657173
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wand id_2,
    output wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wire id_9,
    input uwire id_10
);
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output wand id_2,
    input wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output wire id_8,
    output uwire id_9,
    output wor id_10
);
  wire id_12, id_13;
  xor (id_10, id_13, id_14, id_12, id_6, id_3, id_4);
  wire id_14;
  module_0(
      id_8, id_4, id_6, id_9, id_3, id_6, id_6, id_5, id_4, id_3, id_6
  );
endmodule
