#define STATION_DMA_BASE_ADDR 0x00500000
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_0 0x00000000
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_0 0x00500000
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_1 0x00000008
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_1 0x00500008
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_2 0x00000010
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_2 0x00500010
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_3 0x00000018
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_3 0x00500018
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_4 0x00000020
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_4 0x00500020
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_5 0x00000028
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_5 0x00500028
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_6 0x00000030
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_6 0x00500030
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_7 0x00000038
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_7 0x00500038
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_8 0x00000040
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_8 0x00500040
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_9 0x00000048
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_9 0x00500048
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_10 0x00000050
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_10 0x00500050
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_11 0x00000058
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_11 0x00500058
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_12 0x00000060
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_12 0x00500060
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_13 0x00000068
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_13 0x00500068
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_14 0x00000070
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_14 0x00500070
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_15 0x00000078
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_15 0x00500078
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_16 0x00000080
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_16 0x00500080
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_17 0x00000088
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_17 0x00500088
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_18 0x00000090
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_18 0x00500090
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_19 0x00000098
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_19 0x00500098
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_20 0x000000a0
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_20 0x005000a0
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_21 0x000000a8
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_21 0x005000a8
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_22 0x000000b0
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_22 0x005000b0
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_23 0x000000b8
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_23 0x005000b8
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_24 0x000000c0
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_24 0x005000c0
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_25 0x000000c8
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_25 0x005000c8
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_26 0x000000d0
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_26 0x005000d0
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_27 0x000000d8
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_27 0x005000d8
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_28 0x000000e0
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_28 0x005000e0
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_29 0x000000e8
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_29 0x005000e8
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_30 0x000000f0
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_30 0x005000f0
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_31 0x000000f8
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_31 0x005000f8
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_32 0x00000100
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_32 0x00500100
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_33 0x00000108
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_33 0x00500108
#define STATION_DMA_S2B_PLIC_INTR_EN_OFFSET__DEPTH_34 0x00000110
#define STATION_DMA_S2B_PLIC_INTR_EN_ADDR__DEPTH_34 0x00500110
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_0 0x00000118
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_0 0x00500118
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_1 0x00000120
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_1 0x00500120
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_2 0x00000128
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_2 0x00500128
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_3 0x00000130
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_3 0x00500130
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_4 0x00000138
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_4 0x00500138
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_5 0x00000140
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_5 0x00500140
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_6 0x00000148
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_6 0x00500148
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_7 0x00000150
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_7 0x00500150
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_8 0x00000158
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_8 0x00500158
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_9 0x00000160
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_9 0x00500160
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_10 0x00000168
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_10 0x00500168
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_11 0x00000170
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_11 0x00500170
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_12 0x00000178
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_12 0x00500178
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_13 0x00000180
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_13 0x00500180
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_14 0x00000188
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_14 0x00500188
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_15 0x00000190
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_15 0x00500190
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_16 0x00000198
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_16 0x00500198
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_17 0x000001a0
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_17 0x005001a0
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_18 0x000001a8
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_18 0x005001a8
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_19 0x000001b0
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_19 0x005001b0
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_20 0x000001b8
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_20 0x005001b8
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_21 0x000001c0
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_21 0x005001c0
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_22 0x000001c8
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_22 0x005001c8
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_23 0x000001d0
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_23 0x005001d0
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_24 0x000001d8
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_24 0x005001d8
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_25 0x000001e0
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_25 0x005001e0
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_26 0x000001e8
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_26 0x005001e8
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_27 0x000001f0
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_27 0x005001f0
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_28 0x000001f8
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_28 0x005001f8
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_29 0x00000200
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_29 0x00500200
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_30 0x00000208
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_30 0x00500208
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_31 0x00000210
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_31 0x00500210
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_32 0x00000218
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_32 0x00500218
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_33 0x00000220
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_33 0x00500220
#define STATION_DMA_S2B_PLIC_DBG_EN_OFFSET__DEPTH_34 0x00000228
#define STATION_DMA_S2B_PLIC_DBG_EN_ADDR__DEPTH_34 0x00500228
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_0 0x00000230
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_0 0x00500230
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_1 0x00000238
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_1 0x00500238
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_2 0x00000240
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_2 0x00500240
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_3 0x00000248
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_3 0x00500248
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_4 0x00000250
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_4 0x00500250
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_5 0x00000258
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_5 0x00500258
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_6 0x00000260
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_6 0x00500260
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_7 0x00000268
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_7 0x00500268
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_8 0x00000270
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_8 0x00500270
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_9 0x00000278
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_9 0x00500278
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_10 0x00000280
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_10 0x00500280
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_11 0x00000288
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_11 0x00500288
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_12 0x00000290
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_12 0x00500290
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_13 0x00000298
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_13 0x00500298
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_14 0x000002a0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_14 0x005002a0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_15 0x000002a8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_15 0x005002a8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_16 0x000002b0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_16 0x005002b0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_17 0x000002b8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_17 0x005002b8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_18 0x000002c0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_18 0x005002c0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_19 0x000002c8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_19 0x005002c8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_20 0x000002d0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_20 0x005002d0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_21 0x000002d8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_21 0x005002d8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_22 0x000002e0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_22 0x005002e0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_23 0x000002e8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_23 0x005002e8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_24 0x000002f0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_24 0x005002f0
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_25 0x000002f8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_25 0x005002f8
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_26 0x00000300
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_26 0x00500300
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_27 0x00000308
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_27 0x00500308
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_28 0x00000310
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_28 0x00500310
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_29 0x00000318
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_29 0x00500318
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_30 0x00000320
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_30 0x00500320
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_31 0x00000328
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_31 0x00500328
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_32 0x00000330
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_32 0x00500330
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_33 0x00000338
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_33 0x00500338
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_OFFSET__DEPTH_34 0x00000340
#define STATION_DMA_S2B_PLIC_INTR_CORE_ID_ADDR__DEPTH_34 0x00500340
#define STATION_DMA_B2S_PLIC_INTR_SRC_OFFSET__DEPTH_0 0x00000348
#define STATION_DMA_B2S_PLIC_INTR_SRC_ADDR__DEPTH_0 0x00500348
#define STATION_DMA_B2S_PLIC_INTR_SRC_OFFSET__DEPTH_1 0x00000350
#define STATION_DMA_B2S_PLIC_INTR_SRC_ADDR__DEPTH_1 0x00500350
#define STATION_DMA_B2S_PLIC_INTR_SRC_OFFSET__DEPTH_2 0x00000358
#define STATION_DMA_B2S_PLIC_INTR_SRC_ADDR__DEPTH_2 0x00500358
#define STATION_DMA_B2S_PLIC_INTR_SRC_OFFSET__DEPTH_3 0x00000360
#define STATION_DMA_B2S_PLIC_INTR_SRC_ADDR__DEPTH_3 0x00500360
#define STATION_DMA_B2S_PLIC_INTR_SRC_OFFSET__DEPTH_4 0x00000368
#define STATION_DMA_B2S_PLIC_INTR_SRC_ADDR__DEPTH_4 0x00500368
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_0 0x00000370
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_0 0x00500370
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_1 0x00000378
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_1 0x00500378
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_2 0x00000380
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_2 0x00500380
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_OFFSET__DEPTH_3 0x00000388
#define STATION_DMA_S2B_DMA_THREAD_SRC_ADDR_ADDR__DEPTH_3 0x00500388
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_0 0x00000390
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_0 0x00500390
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_1 0x00000398
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_1 0x00500398
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_2 0x000003a0
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_2 0x005003a0
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_OFFSET__DEPTH_3 0x000003a8
#define STATION_DMA_S2B_DMA_THREAD_DST_ADDR_ADDR__DEPTH_3 0x005003a8
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_0 0x000003b0
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_0 0x005003b0
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_1 0x000003b8
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_1 0x005003b8
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_2 0x000003c0
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_2 0x005003c0
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_OFFSET__DEPTH_3 0x000003c8
#define STATION_DMA_S2B_DMA_THREAD_USE_8B_ALIGN_ADDR__DEPTH_3 0x005003c8
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_0 0x000003d0
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_0 0x005003d0
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_1 0x000003d8
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_1 0x005003d8
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_2 0x000003e0
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_2 0x005003e0
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_OFFSET__DEPTH_3 0x000003e8
#define STATION_DMA_S2B_DMA_THREAD_RPT_CNT_LESS_1_ADDR__DEPTH_3 0x005003e8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_0 0x000003f0
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_0 0x005003f0
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_1 0x000003f8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_1 0x005003f8
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_2 0x00000400
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_2 0x00500400
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_OFFSET__DEPTH_3 0x00000408
#define STATION_DMA_S2B_DMA_THREAD_LENGTH_IN_BYTES_ADDR__DEPTH_3 0x00500408
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_0 0x00000410
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_0 0x00500410
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_1 0x00000418
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_1 0x00500418
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_2 0x00000420
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_2 0x00500420
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_OFFSET__DEPTH_3 0x00000428
#define STATION_DMA_S2B_DMA_THREAD_CBUF_SIZE_ADDR__DEPTH_3 0x00500428
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_0 0x00000430
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_0 0x00500430
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_1 0x00000438
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_1 0x00500438
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_2 0x00000440
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_2 0x00500440
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_OFFSET__DEPTH_3 0x00000448
#define STATION_DMA_S2B_DMA_THREAD_CBUF_THOLD_ADDR__DEPTH_3 0x00500448
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_0 0x00000450
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_0 0x00500450
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_1 0x00000458
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_1 0x00500458
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_2 0x00000460
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_2 0x00500460
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_OFFSET__DEPTH_3 0x00000468
#define STATION_DMA_DMA_THREAD_CBUF_RP_ADDR_ADDR__DEPTH_3 0x00500468
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_0 0x00000470
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_0 0x00500470
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_1 0x00000478
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_1 0x00500478
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_2 0x00000480
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_2 0x00500480
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_OFFSET__DEPTH_3 0x00000488
#define STATION_DMA_DMA_THREAD_CBUF_WP_ADDR_ADDR__DEPTH_3 0x00500488
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_0 0x00000490
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_0 0x00500490
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_1 0x00000498
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_1 0x00500498
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_2 0x000004a0
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_2 0x005004a0
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_OFFSET__DEPTH_3 0x000004a8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_GRPDEPTH_ADDR__DEPTH_3 0x005004a8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_0 0x000004b0
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_0 0x005004b0
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_1 0x000004b8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_1 0x005004b8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_2 0x000004c0
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_2 0x005004c0
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_OFFSET__DEPTH_3 0x000004c8
#define STATION_DMA_S2B_DMA_THREAD_GATHER_STRIDE_ADDR__DEPTH_3 0x005004c8
#define STATION_DMA_S2B_DMA_FLUSH_ADDR_OFFSET 0x000004d0
#define STATION_DMA_S2B_DMA_FLUSH_ADDR_ADDR 0x005004d0
#define STATION_DMA_S2B_DMA_FLUSH_REQ_TYPE_OFFSET 0x000004d8
#define STATION_DMA_S2B_DMA_FLUSH_REQ_TYPE_ADDR 0x005004d8
#define STATION_DMA_DMA_DEBUG_ADDR_OFFSET 0x000004e0
#define STATION_DMA_DMA_DEBUG_ADDR_ADDR 0x005004e0
#define STATION_DMA_DMA_DEBUG_REQ_TYPE_OFFSET 0x000004e8
#define STATION_DMA_DMA_DEBUG_REQ_TYPE_ADDR 0x005004e8
#define STATION_DMA_DMA_DEBUG_WR_DATA_OFFSET 0x000004f0
#define STATION_DMA_DMA_DEBUG_WR_DATA_ADDR 0x005004f0
#define STATION_DMA_DMA_DEBUG_RD_DATA_OFFSET 0x000004f8
#define STATION_DMA_DMA_DEBUG_RD_DATA_ADDR 0x005004f8
#define STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_OFFSET 0x00000500
#define STATION_DMA_DMA_THREAD0_DATA_AVAIL_SRC_SEL_ADDR 0x00500500
#define STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_OFFSET 0x00000508
#define STATION_DMA_DMA_THREAD1_DATA_AVAIL_SRC_SEL_ADDR 0x00500508
#define STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_OFFSET 0x00000510
#define STATION_DMA_DMA_THREAD2_DATA_AVAIL_SRC_SEL_ADDR 0x00500510
#define STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_OFFSET 0x00000518
#define STATION_DMA_DMA_THREAD3_DATA_AVAIL_SRC_SEL_ADDR 0x00500518
#define STATION_DMA_S2ICG_CLK_EN_OFFSET 0x00000520
#define STATION_DMA_S2ICG_CLK_EN_ADDR 0x00500520
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_0 0x00000528
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_0 0x00500528
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_1 0x00000530
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_1 0x00500530
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_2 0x00000538
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_2 0x00500538
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_OFFSET__DEPTH_3 0x00000540
#define STATION_DMA_S2B_DMA_THREAD_CBUF_MODE_ADDR__DEPTH_3 0x00500540
#define STATION_DMA_B2S_DMA_THREAD_IDLE_OFFSET__DEPTH_0 0x00000548
#define STATION_DMA_B2S_DMA_THREAD_IDLE_ADDR__DEPTH_0 0x00500548
#define STATION_DMA_B2S_DMA_THREAD_IDLE_OFFSET__DEPTH_1 0x00000550
#define STATION_DMA_B2S_DMA_THREAD_IDLE_ADDR__DEPTH_1 0x00500550
#define STATION_DMA_B2S_DMA_THREAD_IDLE_OFFSET__DEPTH_2 0x00000558
#define STATION_DMA_B2S_DMA_THREAD_IDLE_ADDR__DEPTH_2 0x00500558
#define STATION_DMA_B2S_DMA_THREAD_IDLE_OFFSET__DEPTH_3 0x00000560
#define STATION_DMA_B2S_DMA_THREAD_IDLE_ADDR__DEPTH_3 0x00500560
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_0 0x00000568
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_0 0x00500568
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_1 0x00000570
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_1 0x00500570
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_2 0x00000578
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_2 0x00500578
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_OFFSET__DEPTH_3 0x00000580
#define STATION_DMA_DMA_THREAD_CBUF_FULL_SEEN_ADDR__DEPTH_3 0x00500580
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_0 0x00000588
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_0 0x00500588
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_1 0x00000590
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_1 0x00500590
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_2 0x00000598
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_2 0x00500598
#define STATION_DMA_DMA_THREAD_CMD_VLD_OFFSET__DEPTH_3 0x000005a0
#define STATION_DMA_DMA_THREAD_CMD_VLD_ADDR__DEPTH_3 0x005005a0
#define STATION_DMA_DMA_FLUSH_CMD_VLD_OFFSET 0x000005a8
#define STATION_DMA_DMA_FLUSH_CMD_VLD_ADDR 0x005005a8
#define STATION_DMA_B2S_THREAD0_INTR_OFFSET 0x000005b0
#define STATION_DMA_B2S_THREAD0_INTR_ADDR 0x005005b0
#define STATION_DMA_B2S_THREAD1_INTR_OFFSET 0x000005b8
#define STATION_DMA_B2S_THREAD1_INTR_ADDR 0x005005b8
#define STATION_DMA_B2S_THREAD2_INTR_OFFSET 0x000005c0
#define STATION_DMA_B2S_THREAD2_INTR_ADDR 0x005005c0
#define STATION_DMA_B2S_THREAD3_INTR_OFFSET 0x000005c8
#define STATION_DMA_B2S_THREAD3_INTR_ADDR 0x005005c8
