#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1336807b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1336474b0 .scope package, "alu_pkg" "alu_pkg" 3 9;
 .timescale 0 0;
P_0x13362ac90 .param/real "AREA_BUDGET_MM2" 0 3 79, Cr<m4ccccccccccccc00gfbf>; value=0.150000
P_0x13362acd0 .param/l "DATA_WIDTH" 0 3 74, +C4<00000000000000000000000000010000>;
P_0x13362ad10 .param/l "OP_WIDTH" 0 3 75, +C4<00000000000000000000000000000100>;
P_0x13362ad50 .param/real "POWER_BUDGET_MW" 0 3 78, Cr<m6400000000000000gfc7>; value=50.0000
P_0x13362ad90 .param/real "T_CLK_PERIOD" 0 3 67, Cr<m5000000000000000gfc5>; value=10.0000
P_0x13362add0 .param/real "T_CO_MAX" 0 3 71, Cr<m6000000000000000gfc3>; value=3.00000
P_0x13362ae10 .param/real "T_HOLD" 0 3 69, Cr<m4000000000000000gfc1>; value=0.500000
P_0x13362ae50 .param/real "T_PD_MAX" 0 3 70, Cr<m5000000000000000gfc4>; value=5.00000
P_0x13362ae90 .param/real "T_SETUP" 0 3 68, Cr<m6000000000000000gfc2>; value=1.50000
enum0x13364ddb0 .enum4 (4)
   "OP_ADD" 4'b0000,
   "OP_SUB" 4'b0001,
   "OP_AND" 4'b0010,
   "OP_OR" 4'b0011,
   "OP_XOR" 4'b0100,
   "OP_NOT" 4'b0101,
   "OP_LSL" 4'b0110,
   "OP_LSR" 4'b0111,
   "OP_ASR" 4'b1000,
   "OP_ROL" 4'b1001,
   "OP_ROR" 4'b1010,
   "OP_INC" 4'b1011,
   "OP_DEC" 4'b1100,
   "OP_CMP" 4'b1101,
   "OP_TEST" 4'b1110,
   "OP_PASS" 4'b1111
 ;
enum0x13364f2b0 .enum4 (3)
   "ARITH_ADD" 3'b000,
   "ARITH_SUB" 3'b001,
   "ARITH_INC" 3'b010,
   "ARITH_DEC" 3'b011,
   "ARITH_CMP" 3'b100
 ;
enum0x13364fa80 .enum4 (3)
   "LOGIC_AND" 3'b000,
   "LOGIC_OR" 3'b001,
   "LOGIC_XOR" 3'b010,
   "LOGIC_NOT" 3'b011,
   "LOGIC_TEST" 3'b100
 ;
enum0x133650220 .enum4 (3)
   "SHIFT_LSL" 3'b000,
   "SHIFT_LSR" 3'b001,
   "SHIFT_ASR" 3'b010,
   "SHIFT_ROL" 3'b011,
   "SHIFT_ROR" 3'b100
 ;
enum0x1336509c0 .enum4 (2)
   "SEL_ARITH" 2'b00,
   "SEL_LOGIC" 2'b01,
   "SEL_SHIFT" 2'b10,
   "SEL_PASS" 2'b11
 ;
S_0x133629600 .scope module, "sub_debug_tb" "sub_debug_tb" 4 6;
 .timescale -9 -12;
v0x133708190_0 .var "A", 15 0;
v0x133708220_0 .var "B", 15 0;
v0x1337082b0_0 .var "CLK", 0 0;
v0x133708340_0 .net "Carry", 0 0, v0x1337069c0_0;  1 drivers
v0x1337083d0_0 .var "Cin", 0 0;
v0x1337084a0_0 .var "EN", 0 0;
v0x133708530_0 .net "Negative", 0 0, v0x133706be0_0;  1 drivers
v0x1337085e0_0 .var "OpCode", 3 0;
v0x133708690_0 .net "Overflow", 0 0, v0x133706d30_0;  1 drivers
v0x1337087c0_0 .var "RST_n", 0 0;
v0x133708850_0 .net "Result", 15 0, v0x133706ed0_0;  1 drivers
v0x1337088e0_0 .net "Zero", 0 0, v0x133706f80_0;  1 drivers
S_0x133629770 .scope module, "dut" "ALU_16bit" 4 13, 5 14 0, S_0x133629600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST_n";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /INPUT 4 "OpCode";
    .port_info 6 /INPUT 1 "Cin";
    .port_info 7 /OUTPUT 16 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Carry";
    .port_info 10 /OUTPUT 1 "Overflow";
    .port_info 11 /OUTPUT 1 "Negative";
v0x1337067d0_0 .net "A", 15 0, v0x133708190_0;  1 drivers
v0x133706890_0 .net "B", 15 0, v0x133708220_0;  1 drivers
v0x133706930_0 .net "CLK", 0 0, v0x1337082b0_0;  1 drivers
v0x1337069c0_0 .var "Carry", 0 0;
v0x133706a60_0 .net "Cin", 0 0, v0x1337083d0_0;  1 drivers
v0x133706b40_0 .net "EN", 0 0, v0x1337084a0_0;  1 drivers
v0x133706be0_0 .var "Negative", 0 0;
v0x133706c80_0 .net "OpCode", 3 0, v0x1337085e0_0;  1 drivers
v0x133706d30_0 .var "Overflow", 0 0;
v0x133706e40_0 .net "RST_n", 0 0, v0x1337087c0_0;  1 drivers
v0x133706ed0_0 .var "Result", 15 0;
v0x133706f80_0 .var "Zero", 0 0;
v0x133707020_0 .var "a_reg", 15 0;
v0x1337070c0_0 .net "arith_cout", 0 0, v0x1336faa80_0;  1 drivers
v0x133707150_0 .net "arith_ctrl", 2 0, v0x1336fcff0_0;  1 drivers
v0x133707230_0 .net "arith_overflow", 0 0, v0x1336fc3a0_0;  1 drivers
v0x133707300_0 .net "arith_result", 15 0, v0x1336fc430_0;  1 drivers
v0x1337074d0_0 .var "b_reg", 15 0;
v0x133707560_0 .net "carry_comb", 0 0, v0x1336fe460_0;  1 drivers
v0x1337075f0_0 .var "cin_reg", 0 0;
v0x133707680_0 .var "en_reg", 0 0;
v0x133707710_0 .net "logic_ctrl", 2 0, v0x1336fd210_0;  1 drivers
v0x1337077a0_0 .net "logic_result", 15 0, v0x133705800_0;  1 drivers
v0x133707870_0 .net "negative_comb", 0 0, L_0x13371a400;  1 drivers
v0x133707900_0 .net "op_sel", 15 0, v0x1336fd2c0_0;  1 drivers
v0x1337079d0_0 .var "opcode_reg", 3 0;
v0x133707a60_0 .net "overflow_comb", 0 0, v0x1336fe850_0;  1 drivers
v0x133707af0_0 .net "result_comb", 15 0, v0x133705cc0_0;  1 drivers
v0x133707bc0_0 .net "result_sel", 1 0, v0x1336fd460_0;  1 drivers
v0x133707c90_0 .net "shift_cout", 0 0, v0x133706560_0;  1 drivers
v0x133707d60_0 .net "shift_ctrl", 2 0, v0x1336fd510_0;  1 drivers
v0x133707e30_0 .net "shift_result", 15 0, v0x1337066c0_0;  1 drivers
v0x133707f00_0 .net "zero_comb", 0 0, L_0x13371a2e0;  1 drivers
E_0x13368b610/0 .event negedge, v0x133706e40_0;
E_0x13368b610/1 .event posedge, v0x133706930_0;
E_0x13368b610 .event/or E_0x13368b610/0, E_0x13368b610/1;
S_0x13362ffb0 .scope module, "u_arithmetic_unit" "alu_arithmetic_unit" 5 97, 6 14 0, S_0x133629770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 3 "ctrl";
    .port_info 4 /OUTPUT 16 "result";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "overflow";
L_0x133709ab0 .functor BUFZ 1, L_0x133709660, C4<0>, C4<0>, C4<0>;
L_0x133709d60 .functor XOR 1, L_0x133709b20, L_0x133709cc0, C4<0>, C4<0>;
L_0x13370a060 .functor XOR 1, L_0x133709e50, L_0x133709ef0, C4<0>, C4<0>;
L_0x13370a110 .functor AND 1, L_0x133709d60, L_0x13370a060, C4<1>, C4<1>;
L_0x13370a470 .functor AND 1, L_0x13370a2d0, L_0x13370a3d0, C4<1>, C4<1>;
L_0x13370a710 .functor XOR 1, L_0x13370a560, L_0x13370a670, C4<0>, C4<0>;
L_0x13370a600 .functor AND 1, L_0x13370a710, L_0x13370a840, C4<1>, C4<1>;
L_0x13370aa80 .functor AND 1, L_0x13370a600, L_0x13370a9e0, C4<1>, C4<1>;
L_0x13370abc0 .functor OR 1, L_0x13370a470, L_0x13370aa80, C4<0>, C4<0>;
L_0x13370bd40 .functor XOR 1, L_0x13370c5d0, L_0x13370c870, C4<0>, C4<0>;
L_0x13370cab0 .functor XOR 1, L_0x13370c970, L_0x13370ca10, C4<0>, C4<0>;
L_0x13370cb20 .functor AND 1, L_0x13370bd40, L_0x13370cab0, C4<1>, C4<1>;
L_0x133709bc0 .functor XOR 1, L_0x13370cc80, L_0x13370ce10, C4<0>, C4<0>;
L_0x13370ceb0 .functor AND 1, L_0x13370cb20, L_0x133709bc0, C4<1>, C4<1>;
L_0x13370ed50 .functor XOR 1, L_0x13370e8b0, L_0x13370e950, C4<0>, C4<0>;
L_0x13370ebf0 .functor XOR 1, L_0x13370ee40, L_0x13370eee0, C4<0>, C4<0>;
L_0x13370ece0 .functor AND 1, L_0x13370ed50, L_0x13370ebf0, C4<1>, C4<1>;
L_0x13370ef80 .functor XOR 1, L_0x13370f180, L_0x13370f220, C4<0>, C4<0>;
L_0x13370f4e0 .functor AND 1, L_0x13370ece0, L_0x13370ef80, C4<1>, C4<1>;
v0x1336f9230_0 .net *"_ivl_100", 0 0, L_0x133709bc0;  1 drivers
v0x1336f92d0_0 .net *"_ivl_102", 0 0, L_0x13370ceb0;  1 drivers
v0x1336f9370_0 .net *"_ivl_107", 0 0, L_0x13370d020;  1 drivers
v0x1336f9410_0 .net *"_ivl_109", 0 0, L_0x13370d1c0;  1 drivers
v0x1336f94c0_0 .net *"_ivl_110", 0 0, L_0x13370cd20;  1 drivers
v0x1336f95b0_0 .net *"_ivl_136", 0 0, L_0x13370e8b0;  1 drivers
v0x1336f9660_0 .net *"_ivl_138", 0 0, L_0x13370e950;  1 drivers
v0x1336f9710_0 .net *"_ivl_139", 0 0, L_0x13370ed50;  1 drivers
v0x1336f97c0_0 .net *"_ivl_142", 0 0, L_0x13370ee40;  1 drivers
v0x1336f98d0_0 .net *"_ivl_144", 0 0, L_0x13370eee0;  1 drivers
v0x1336f9980_0 .net *"_ivl_145", 0 0, L_0x13370ebf0;  1 drivers
v0x1336f9a30_0 .net *"_ivl_147", 0 0, L_0x13370ece0;  1 drivers
v0x1336f9ae0_0 .net *"_ivl_150", 0 0, L_0x13370f180;  1 drivers
v0x1336f9b90_0 .net *"_ivl_152", 0 0, L_0x13370f220;  1 drivers
v0x1336f9c40_0 .net *"_ivl_153", 0 0, L_0x13370ef80;  1 drivers
v0x1336f9cf0_0 .net *"_ivl_155", 0 0, L_0x13370f4e0;  1 drivers
v0x1336f9da0_0 .net *"_ivl_160", 0 0, L_0x13370f550;  1 drivers
v0x1336f9f30_0 .net *"_ivl_162", 0 0, L_0x13370f5f0;  1 drivers
v0x1336f9fc0_0 .net *"_ivl_163", 0 0, L_0x13370f2c0;  1 drivers
v0x1336fa070_0 .net *"_ivl_178", 0 0, L_0x1337145f0;  1 drivers
v0x1336fa120_0 .net *"_ivl_18", 0 0, L_0x133709ab0;  1 drivers
v0x1336fa1d0_0 .net *"_ivl_185", 0 0, L_0x133718fd0;  1 drivers
v0x1336fa280_0 .net *"_ivl_186", 0 0, L_0x133719070;  1 drivers
o0x138064750 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1336fa330_0 name=_ivl_198
v0x1336fa3e0_0 .net *"_ivl_22", 0 0, L_0x133709b20;  1 drivers
v0x1336fa490_0 .net *"_ivl_24", 0 0, L_0x133709cc0;  1 drivers
v0x1336fa540_0 .net *"_ivl_25", 0 0, L_0x133709d60;  1 drivers
v0x1336fa5f0_0 .net *"_ivl_28", 0 0, L_0x133709e50;  1 drivers
v0x1336fa6a0_0 .net *"_ivl_30", 0 0, L_0x133709ef0;  1 drivers
v0x1336fa750_0 .net *"_ivl_31", 0 0, L_0x13370a060;  1 drivers
v0x1336fa800_0 .net *"_ivl_33", 0 0, L_0x13370a110;  1 drivers
v0x1336fa8b0_0 .net *"_ivl_38", 0 0, L_0x13370a2d0;  1 drivers
v0x1336fa960_0 .net *"_ivl_40", 0 0, L_0x13370a3d0;  1 drivers
v0x1336f9e50_0 .net *"_ivl_41", 0 0, L_0x13370a470;  1 drivers
v0x1336fabf0_0 .net *"_ivl_44", 0 0, L_0x13370a560;  1 drivers
v0x1336fac80_0 .net *"_ivl_46", 0 0, L_0x13370a670;  1 drivers
v0x1336fad20_0 .net *"_ivl_47", 0 0, L_0x13370a710;  1 drivers
v0x1336fadd0_0 .net *"_ivl_50", 0 0, L_0x13370a840;  1 drivers
v0x1336fae80_0 .net *"_ivl_51", 0 0, L_0x13370a600;  1 drivers
v0x1336faf30_0 .net *"_ivl_54", 0 0, L_0x13370a9e0;  1 drivers
v0x1336fafe0_0 .net *"_ivl_55", 0 0, L_0x13370aa80;  1 drivers
v0x1336fb090_0 .net *"_ivl_57", 0 0, L_0x13370abc0;  1 drivers
v0x1336fb140_0 .net *"_ivl_83", 0 0, L_0x13370c5d0;  1 drivers
v0x1336fb1f0_0 .net *"_ivl_85", 0 0, L_0x13370c870;  1 drivers
v0x1336fb2a0_0 .net *"_ivl_86", 0 0, L_0x13370bd40;  1 drivers
v0x1336fb350_0 .net *"_ivl_89", 0 0, L_0x13370c970;  1 drivers
v0x1336fb400_0 .net *"_ivl_91", 0 0, L_0x13370ca10;  1 drivers
v0x1336fb4b0_0 .net *"_ivl_92", 0 0, L_0x13370cab0;  1 drivers
v0x1336fb560_0 .net *"_ivl_94", 0 0, L_0x13370cb20;  1 drivers
v0x1336fb610_0 .net *"_ivl_97", 0 0, L_0x13370cc80;  1 drivers
v0x1336fb6c0_0 .net *"_ivl_99", 0 0, L_0x13370ce10;  1 drivers
v0x1336fb770_0 .net "a", 15 0, v0x133707020_0;  1 drivers
v0x1336fb820_0 .net "b", 15 0, v0x1337074d0_0;  1 drivers
v0x1336fb8d0_0 .var "b_mux", 15 0;
v0x1336fb980_0 .net "c0", 0 0, v0x1336fa9f0_0;  1 drivers
v0x1336fba30_0 .net "c1", 0 0, L_0x133708f00;  1 drivers
v0x1336fbac0_0 .net "c2", 0 0, L_0x133709660;  1 drivers
v0x1336fbb50_0 .net "c3", 0 0, L_0x13370acb0;  1 drivers
v0x1336fbbe0_0 .net "c4", 0 0, L_0x13370b1f0;  1 drivers
v0x1336fbcb0_0 .net "c5", 0 0, L_0x13370b9d0;  1 drivers
v0x1336fbd80_0 .net "c6", 0 0, L_0x13370d100;  1 drivers
v0x1336fbe10_0 .net "c7", 0 0, L_0x13370d7c0;  1 drivers
v0x1336fbee0_0 .net "c8", 0 0, L_0x13370df20;  1 drivers
v0x1336fbfb0_0 .net "carry_out", 0 0, L_0x133719660;  1 drivers
v0x1336fc040_0 .net "cin", 0 0, v0x1337075f0_0;  1 drivers
v0x1336fa9f0_0 .var "cin_mux", 0 0;
v0x1336faa80_0 .var "cout", 0 0;
v0x1336fab10_0 .net "cout_g3_c0", 0 0, L_0x1337142a0;  1 drivers
v0x1336fc0d0_0 .net "cout_g3_c1", 0 0, L_0x133718d60;  1 drivers
v0x1336fc160_0 .net "ctrl", 2 0, v0x1336fcff0_0;  alias, 1 drivers
v0x1336fc1f0_0 .net "group_carry", 3 0, L_0x133719190;  1 drivers
v0x1336fc280_0 .net "group_generate", 3 0, L_0x13370a230;  1 drivers
v0x1336fc310_0 .net "group_propagate", 3 0, L_0x13371a540;  1 drivers
v0x1336fc3a0_0 .var "overflow", 0 0;
v0x1336fc430_0 .var "result", 15 0;
v0x1336fc4c0_0 .net "skip_carry_g1", 0 0, L_0x13370c100;  1 drivers
v0x1336fc570_0 .net "skip_carry_g2", 0 0, L_0x13370e660;  1 drivers
v0x1336fc620_0 .net "sum", 15 0, L_0x133719490;  1 drivers
v0x1336fc6b0_0 .net "sum_g0", 1 0, L_0x1337099d0;  1 drivers
v0x1336fc760_0 .net "sum_g1", 2 0, L_0x13370c530;  1 drivers
v0x1336fc810_0 .net "sum_g2", 2 0, L_0x13370b520;  1 drivers
v0x1336fc8c0_0 .net "sum_g3", 7 0, L_0x133718a10;  1 drivers
v0x1336fc970_0 .net "sum_g3_c0", 7 0, L_0x133713db0;  1 drivers
v0x1336fca30_0 .net "sum_g3_c1", 7 0, L_0x133718870;  1 drivers
E_0x133644760/0 .event anyedge, v0x1336fc160_0, v0x1336fc620_0, v0x1336fbfb0_0, v0x1336fb770_0;
E_0x133644760/1 .event anyedge, v0x1336fb8d0_0, v0x1336fc620_0, v0x1336fb820_0, v0x1336fb770_0;
E_0x133644760 .event/or E_0x133644760/0, E_0x133644760/1;
E_0x133647b20 .event anyedge, v0x1336fb820_0, v0x1336fc040_0, v0x1336fc160_0;
L_0x133708ff0 .part v0x133707020_0, 0, 1;
L_0x133709110 .part v0x1336fb8d0_0, 0, 1;
L_0x133709790 .part v0x133707020_0, 1, 1;
L_0x1337098b0 .part v0x1336fb8d0_0, 1, 1;
L_0x1337099d0 .concat8 [ 1 1 0 0], L_0x133708b10, L_0x133709270;
L_0x133709b20 .part v0x133707020_0, 0, 1;
L_0x133709cc0 .part v0x1336fb8d0_0, 0, 1;
L_0x133709e50 .part v0x133707020_0, 1, 1;
L_0x133709ef0 .part v0x1336fb8d0_0, 1, 1;
L_0x13370a230 .part/pv L_0x13370abc0, 0, 1, 4;
L_0x13370a2d0 .part v0x133707020_0, 1, 1;
L_0x13370a3d0 .part v0x1336fb8d0_0, 1, 1;
L_0x13370a560 .part v0x133707020_0, 1, 1;
L_0x13370a670 .part v0x1336fb8d0_0, 1, 1;
L_0x13370a840 .part v0x133707020_0, 0, 1;
L_0x13370a9e0 .part v0x1336fb8d0_0, 0, 1;
L_0x13370acb0 .part L_0x133719190, 0, 1;
L_0x13370b2e0 .part v0x133707020_0, 2, 1;
L_0x13370b400 .part v0x1336fb8d0_0, 2, 1;
L_0x13370bac0 .part v0x133707020_0, 3, 1;
L_0x13370bbe0 .part v0x1336fb8d0_0, 3, 1;
L_0x13370c230 .part v0x133707020_0, 4, 1;
L_0x13370c350 .part v0x1336fb8d0_0, 4, 1;
L_0x13370c530 .concat8 [ 1 1 1 0], L_0x13370a8e0, L_0x13370b620, L_0x13370af60;
L_0x13370c5d0 .part v0x133707020_0, 2, 1;
L_0x13370c870 .part v0x1336fb8d0_0, 2, 1;
L_0x13370c970 .part v0x133707020_0, 3, 1;
L_0x13370ca10 .part v0x1336fb8d0_0, 3, 1;
L_0x13370cc80 .part v0x133707020_0, 4, 1;
L_0x13370ce10 .part v0x1336fb8d0_0, 4, 1;
L_0x13370d020 .part L_0x13371a540, 1, 1;
L_0x13370d1c0 .part L_0x133719190, 0, 1;
L_0x13370cd20 .functor MUXZ 1, L_0x13370c100, L_0x13370d1c0, L_0x13370d020, C4<>;
L_0x13370d100 .part L_0x133719190, 1, 1;
L_0x13370d8b0 .part v0x133707020_0, 5, 1;
L_0x13370d260 .part v0x1336fb8d0_0, 5, 1;
L_0x13370e010 .part v0x133707020_0, 6, 1;
L_0x13370d9d0 .part v0x1336fb8d0_0, 6, 1;
L_0x13370e790 .part v0x133707020_0, 7, 1;
L_0x13370e130 .part v0x1336fb8d0_0, 7, 1;
L_0x13370b520 .concat8 [ 1 1 1 0], L_0x13370d420, L_0x13370db70, L_0x13370e2d0;
L_0x13370e8b0 .part v0x133707020_0, 5, 1;
L_0x13370e950 .part v0x1336fb8d0_0, 5, 1;
L_0x13370ee40 .part v0x133707020_0, 6, 1;
L_0x13370eee0 .part v0x1336fb8d0_0, 6, 1;
L_0x13370f180 .part v0x133707020_0, 7, 1;
L_0x13370f220 .part v0x1336fb8d0_0, 7, 1;
L_0x13370f550 .part L_0x13371a540, 2, 1;
L_0x13370f5f0 .part L_0x133719190, 1, 1;
L_0x13370f2c0 .functor MUXZ 1, L_0x13370e660, L_0x13370f5f0, L_0x13370f550, C4<>;
L_0x133714470 .part v0x133707020_0, 8, 8;
L_0x13370f710 .part v0x1336fb8d0_0, 8, 8;
L_0x133718f30 .part v0x133707020_0, 8, 8;
L_0x133714510 .part v0x1336fb8d0_0, 8, 8;
L_0x1337145f0 .part L_0x133719190, 2, 1;
L_0x133718a10 .functor MUXZ 8, L_0x133713db0, L_0x133718870, L_0x1337145f0, C4<>;
L_0x133719190 .concat8 [ 1 1 1 1], L_0x133709ab0, L_0x13370cd20, L_0x13370f2c0, L_0x133719070;
L_0x133718fd0 .part L_0x133719190, 2, 1;
L_0x133719070 .functor MUXZ 1, L_0x1337142a0, L_0x133718d60, L_0x133718fd0, C4<>;
L_0x133719490 .concat [ 2 3 3 8], L_0x1337099d0, L_0x13370c530, L_0x13370b520, L_0x133718a10;
L_0x133719660 .part L_0x133719190, 3, 1;
L_0x13371a540 .concat [ 1 1 1 1], L_0x13370a110, L_0x13370ceb0, L_0x13370f4e0, o0x138064750;
S_0x133630120 .scope module, "fa0" "full_adder" 6 78, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133708a20 .functor XOR 1, L_0x133708ff0, L_0x133709110, C4<0>, C4<0>;
L_0x133708b10 .functor XOR 1, L_0x133708a20, v0x1336fa9f0_0, C4<0>, C4<0>;
L_0x133708c00 .functor AND 1, L_0x133708ff0, L_0x133709110, C4<1>, C4<1>;
L_0x133708d10 .functor XOR 1, L_0x133708ff0, L_0x133709110, C4<0>, C4<0>;
L_0x133708da0 .functor AND 1, v0x1336fa9f0_0, L_0x133708d10, C4<1>, C4<1>;
L_0x133708f00 .functor OR 1, L_0x133708c00, L_0x133708da0, C4<0>, C4<0>;
v0x133684de0_0 .net *"_ivl_0", 0 0, L_0x133708a20;  1 drivers
v0x1336ea760_0 .net *"_ivl_4", 0 0, L_0x133708c00;  1 drivers
v0x1336ea810_0 .net *"_ivl_6", 0 0, L_0x133708d10;  1 drivers
v0x1336ea8d0_0 .net *"_ivl_8", 0 0, L_0x133708da0;  1 drivers
v0x1336ea980_0 .net "a", 0 0, L_0x133708ff0;  1 drivers
v0x1336eaa60_0 .net "b", 0 0, L_0x133709110;  1 drivers
v0x1336eab00_0 .net "cin", 0 0, v0x1336fa9f0_0;  alias, 1 drivers
v0x1336eaba0_0 .net "cout", 0 0, L_0x133708f00;  alias, 1 drivers
v0x1336eac40_0 .net "sum", 0 0, L_0x133708b10;  1 drivers
S_0x1336eadc0 .scope module, "fa1" "full_adder" 6 79, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133708c70 .functor XOR 1, L_0x133709790, L_0x1337098b0, C4<0>, C4<0>;
L_0x133709270 .functor XOR 1, L_0x133708c70, L_0x133708f00, C4<0>, C4<0>;
L_0x1337093e0 .functor AND 1, L_0x133709790, L_0x1337098b0, C4<1>, C4<1>;
L_0x1337094b0 .functor XOR 1, L_0x133709790, L_0x1337098b0, C4<0>, C4<0>;
L_0x133709540 .functor AND 1, L_0x133708f00, L_0x1337094b0, C4<1>, C4<1>;
L_0x133709660 .functor OR 1, L_0x1337093e0, L_0x133709540, C4<0>, C4<0>;
v0x1336eb000_0 .net *"_ivl_0", 0 0, L_0x133708c70;  1 drivers
v0x1336eb090_0 .net *"_ivl_4", 0 0, L_0x1337093e0;  1 drivers
v0x1336eb130_0 .net *"_ivl_6", 0 0, L_0x1337094b0;  1 drivers
v0x1336eb1f0_0 .net *"_ivl_8", 0 0, L_0x133709540;  1 drivers
v0x1336eb2a0_0 .net "a", 0 0, L_0x133709790;  1 drivers
v0x1336eb380_0 .net "b", 0 0, L_0x1337098b0;  1 drivers
v0x1336eb420_0 .net "cin", 0 0, L_0x133708f00;  alias, 1 drivers
v0x1336eb4b0_0 .net "cout", 0 0, L_0x133709660;  alias, 1 drivers
v0x1336eb540_0 .net "sum", 0 0, L_0x133709270;  1 drivers
S_0x1336eb6e0 .scope module, "fa2" "full_adder" 6 91, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370ae20 .functor XOR 1, L_0x13370b2e0, L_0x13370b400, C4<0>, C4<0>;
L_0x13370a8e0 .functor XOR 1, L_0x13370ae20, L_0x13370acb0, C4<0>, C4<0>;
L_0x13370aef0 .functor AND 1, L_0x13370b2e0, L_0x13370b400, C4<1>, C4<1>;
L_0x13370b000 .functor XOR 1, L_0x13370b2e0, L_0x13370b400, C4<0>, C4<0>;
L_0x13370b090 .functor AND 1, L_0x13370acb0, L_0x13370b000, C4<1>, C4<1>;
L_0x13370b1f0 .functor OR 1, L_0x13370aef0, L_0x13370b090, C4<0>, C4<0>;
v0x1336eb920_0 .net *"_ivl_0", 0 0, L_0x13370ae20;  1 drivers
v0x1336eb9b0_0 .net *"_ivl_4", 0 0, L_0x13370aef0;  1 drivers
v0x1336eba60_0 .net *"_ivl_6", 0 0, L_0x13370b000;  1 drivers
v0x1336ebb20_0 .net *"_ivl_8", 0 0, L_0x13370b090;  1 drivers
v0x1336ebbd0_0 .net "a", 0 0, L_0x13370b2e0;  1 drivers
v0x1336ebcb0_0 .net "b", 0 0, L_0x13370b400;  1 drivers
v0x1336ebd50_0 .net "cin", 0 0, L_0x13370acb0;  alias, 1 drivers
v0x1336ebdf0_0 .net "cout", 0 0, L_0x13370b1f0;  alias, 1 drivers
v0x1336ebe90_0 .net "sum", 0 0, L_0x13370a8e0;  1 drivers
S_0x1336ec010 .scope module, "fa3" "full_adder" 6 92, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133709f90 .functor XOR 1, L_0x13370bac0, L_0x13370bbe0, C4<0>, C4<0>;
L_0x13370b620 .functor XOR 1, L_0x133709f90, L_0x13370b1f0, C4<0>, C4<0>;
L_0x13370b750 .functor AND 1, L_0x13370bac0, L_0x13370bbe0, C4<1>, C4<1>;
L_0x13370b820 .functor XOR 1, L_0x13370bac0, L_0x13370bbe0, C4<0>, C4<0>;
L_0x13370b8b0 .functor AND 1, L_0x13370b1f0, L_0x13370b820, C4<1>, C4<1>;
L_0x13370b9d0 .functor OR 1, L_0x13370b750, L_0x13370b8b0, C4<0>, C4<0>;
v0x1336ec250_0 .net *"_ivl_0", 0 0, L_0x133709f90;  1 drivers
v0x1336ec2e0_0 .net *"_ivl_4", 0 0, L_0x13370b750;  1 drivers
v0x1336ec380_0 .net *"_ivl_6", 0 0, L_0x13370b820;  1 drivers
v0x1336ec440_0 .net *"_ivl_8", 0 0, L_0x13370b8b0;  1 drivers
v0x1336ec4f0_0 .net "a", 0 0, L_0x13370bac0;  1 drivers
v0x1336ec5d0_0 .net "b", 0 0, L_0x13370bbe0;  1 drivers
v0x1336ec670_0 .net "cin", 0 0, L_0x13370b1f0;  alias, 1 drivers
v0x1336ec700_0 .net "cout", 0 0, L_0x13370b9d0;  alias, 1 drivers
v0x1336ec790_0 .net "sum", 0 0, L_0x13370b620;  1 drivers
S_0x1336ec930 .scope module, "fa4" "full_adder" 6 93, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370bdb0 .functor XOR 1, L_0x13370c230, L_0x13370c350, C4<0>, C4<0>;
L_0x13370af60 .functor XOR 1, L_0x13370bdb0, L_0x13370b9d0, C4<0>, C4<0>;
L_0x13370bea0 .functor AND 1, L_0x13370c230, L_0x13370c350, C4<1>, C4<1>;
L_0x13370bf50 .functor XOR 1, L_0x13370c230, L_0x13370c350, C4<0>, C4<0>;
L_0x13370bfe0 .functor AND 1, L_0x13370b9d0, L_0x13370bf50, C4<1>, C4<1>;
L_0x13370c100 .functor OR 1, L_0x13370bea0, L_0x13370bfe0, C4<0>, C4<0>;
v0x1336ecb70_0 .net *"_ivl_0", 0 0, L_0x13370bdb0;  1 drivers
v0x1336ecc30_0 .net *"_ivl_4", 0 0, L_0x13370bea0;  1 drivers
v0x1336eccd0_0 .net *"_ivl_6", 0 0, L_0x13370bf50;  1 drivers
v0x1336ecd80_0 .net *"_ivl_8", 0 0, L_0x13370bfe0;  1 drivers
v0x1336ece30_0 .net "a", 0 0, L_0x13370c230;  1 drivers
v0x1336ecf10_0 .net "b", 0 0, L_0x13370c350;  1 drivers
v0x1336ecfb0_0 .net "cin", 0 0, L_0x13370b9d0;  alias, 1 drivers
v0x1336ed040_0 .net "cout", 0 0, L_0x13370c100;  alias, 1 drivers
v0x1336ed0d0_0 .net "sum", 0 0, L_0x13370af60;  1 drivers
S_0x1336ed270 .scope module, "fa5" "full_adder" 6 104, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370d3b0 .functor XOR 1, L_0x13370d8b0, L_0x13370d260, C4<0>, C4<0>;
L_0x13370d420 .functor XOR 1, L_0x13370d3b0, L_0x13370d100, C4<0>, C4<0>;
L_0x13370d4f0 .functor AND 1, L_0x13370d8b0, L_0x13370d260, C4<1>, C4<1>;
L_0x13370d600 .functor XOR 1, L_0x13370d8b0, L_0x13370d260, C4<0>, C4<0>;
L_0x13370d690 .functor AND 1, L_0x13370d100, L_0x13370d600, C4<1>, C4<1>;
L_0x13370d7c0 .functor OR 1, L_0x13370d4f0, L_0x13370d690, C4<0>, C4<0>;
v0x1336ed4b0_0 .net *"_ivl_0", 0 0, L_0x13370d3b0;  1 drivers
v0x1336ed540_0 .net *"_ivl_4", 0 0, L_0x13370d4f0;  1 drivers
v0x1336ed5e0_0 .net *"_ivl_6", 0 0, L_0x13370d600;  1 drivers
v0x1336ed6a0_0 .net *"_ivl_8", 0 0, L_0x13370d690;  1 drivers
v0x1336ed750_0 .net "a", 0 0, L_0x13370d8b0;  1 drivers
v0x1336ed830_0 .net "b", 0 0, L_0x13370d260;  1 drivers
v0x1336ed8d0_0 .net "cin", 0 0, L_0x13370d100;  alias, 1 drivers
v0x1336ed970_0 .net "cout", 0 0, L_0x13370d7c0;  alias, 1 drivers
v0x1336eda10_0 .net "sum", 0 0, L_0x13370d420;  1 drivers
S_0x1336edb90 .scope module, "fa6" "full_adder" 6 105, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370d300 .functor XOR 1, L_0x13370e010, L_0x13370d9d0, C4<0>, C4<0>;
L_0x13370db70 .functor XOR 1, L_0x13370d300, L_0x13370d7c0, C4<0>, C4<0>;
L_0x13370dca0 .functor AND 1, L_0x13370e010, L_0x13370d9d0, C4<1>, C4<1>;
L_0x13370dd70 .functor XOR 1, L_0x13370e010, L_0x13370d9d0, C4<0>, C4<0>;
L_0x13370de00 .functor AND 1, L_0x13370d7c0, L_0x13370dd70, C4<1>, C4<1>;
L_0x13370df20 .functor OR 1, L_0x13370dca0, L_0x13370de00, C4<0>, C4<0>;
v0x1336eddd0_0 .net *"_ivl_0", 0 0, L_0x13370d300;  1 drivers
v0x1336ede60_0 .net *"_ivl_4", 0 0, L_0x13370dca0;  1 drivers
v0x1336edf00_0 .net *"_ivl_6", 0 0, L_0x13370dd70;  1 drivers
v0x1336edfc0_0 .net *"_ivl_8", 0 0, L_0x13370de00;  1 drivers
v0x1336ee070_0 .net "a", 0 0, L_0x13370e010;  1 drivers
v0x1336ee150_0 .net "b", 0 0, L_0x13370d9d0;  1 drivers
v0x1336ee1f0_0 .net "cin", 0 0, L_0x13370d7c0;  alias, 1 drivers
v0x1336ee280_0 .net "cout", 0 0, L_0x13370df20;  alias, 1 drivers
v0x1336ee310_0 .net "sum", 0 0, L_0x13370db70;  1 drivers
S_0x1336ee4b0 .scope module, "fa7" "full_adder" 6 106, 6 174 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370e260 .functor XOR 1, L_0x13370e790, L_0x13370e130, C4<0>, C4<0>;
L_0x13370e2d0 .functor XOR 1, L_0x13370e260, L_0x13370df20, C4<0>, C4<0>;
L_0x13370e400 .functor AND 1, L_0x13370e790, L_0x13370e130, C4<1>, C4<1>;
L_0x13370e4b0 .functor XOR 1, L_0x13370e790, L_0x13370e130, C4<0>, C4<0>;
L_0x13370e540 .functor AND 1, L_0x13370df20, L_0x13370e4b0, C4<1>, C4<1>;
L_0x13370e660 .functor OR 1, L_0x13370e400, L_0x13370e540, C4<0>, C4<0>;
v0x1336ee6f0_0 .net *"_ivl_0", 0 0, L_0x13370e260;  1 drivers
v0x1336ee780_0 .net *"_ivl_4", 0 0, L_0x13370e400;  1 drivers
v0x1336ee820_0 .net *"_ivl_6", 0 0, L_0x13370e4b0;  1 drivers
v0x1336ee8e0_0 .net *"_ivl_8", 0 0, L_0x13370e540;  1 drivers
v0x1336ee990_0 .net "a", 0 0, L_0x13370e790;  1 drivers
v0x1336eea70_0 .net "b", 0 0, L_0x13370e130;  1 drivers
v0x1336eeb10_0 .net "cin", 0 0, L_0x13370df20;  alias, 1 drivers
v0x1336eeba0_0 .net "cout", 0 0, L_0x13370e660;  alias, 1 drivers
v0x1336eec30_0 .net "sum", 0 0, L_0x13370e2d0;  1 drivers
S_0x1336eedd0 .scope module, "rca_c0" "ripple_carry_adder_8bit" 6 116, 6 188 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1336f3a40_0 .net *"_ivl_17", 6 0, L_0x133712010;  1 drivers
v0x1336f3ad0_0 .net *"_ivl_18", 7 0, L_0x133713590;  1 drivers
v0x1336f3b60_0 .net "a", 7 0, L_0x133714470;  1 drivers
v0x1336f3c00_0 .net "b", 7 0, L_0x13370f710;  1 drivers
v0x1336f3cb0_0 .net "carry", 7 0, L_0x133714030;  1 drivers
L_0x138098010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336f3da0_0 .net "cin", 0 0, L_0x138098010;  1 drivers
v0x1336f3e40_0 .net "cout", 0 0, L_0x1337142a0;  alias, 1 drivers
v0x1336f3ee0_0 .net "sum", 7 0, L_0x133713db0;  alias, 1 drivers
L_0x133712390 .part L_0x133714470, 0, 1;
L_0x1337124b0 .part L_0x133714470, 1, 1;
L_0x1337125d0 .part L_0x133714470, 2, 1;
L_0x1337126f0 .part L_0x133714470, 3, 1;
L_0x133712890 .part L_0x133714470, 4, 1;
L_0x1337129b0 .part L_0x133714470, 5, 1;
L_0x133712ad0 .part L_0x133714470, 6, 1;
L_0x133712bf0 .part L_0x133714470, 7, 1;
L_0x133712e10 .part L_0x13370f710, 0, 1;
L_0x133712eb0 .part L_0x13370f710, 1, 1;
L_0x133712f50 .part L_0x13370f710, 2, 1;
L_0x133713070 .part L_0x13370f710, 3, 1;
L_0x133713190 .part L_0x13370f710, 4, 1;
L_0x133713230 .part L_0x13370f710, 5, 1;
L_0x1337132d0 .part L_0x13370f710, 6, 1;
L_0x1337133f0 .part L_0x13370f710, 7, 1;
L_0x133712010 .part L_0x133714030, 0, 7;
L_0x133713590 .concat [ 1 7 0 0], L_0x138098010, L_0x133712010;
L_0x133713630 .part L_0x133713590, 0, 1;
L_0x1337136d0 .part L_0x133713590, 1, 1;
L_0x133713770 .part L_0x133713590, 2, 1;
L_0x133711aa0 .part L_0x133713590, 3, 1;
L_0x133713940 .part L_0x133713590, 4, 1;
L_0x133713aa0 .part L_0x133713590, 5, 1;
L_0x133713b40 .part L_0x133713590, 6, 1;
L_0x133713810 .part L_0x133713590, 7, 1;
LS_0x133713db0_0_0 .concat [ 1 1 1 1], L_0x13370f8c0, L_0x13370fe10, L_0x133710380, L_0x1337108f0;
LS_0x133713db0_0_4 .concat [ 1 1 1 1], L_0x133710e60, L_0x1337113d0, L_0x133711920, L_0x133711e90;
L_0x133713db0 .concat [ 4 4 0 0], LS_0x133713db0_0_0, LS_0x133713db0_0_4;
LS_0x133714030_0_0 .concat [ 1 1 1 1], L_0x13370fcb0, L_0x133710200, L_0x133710790, L_0x133710d00;
LS_0x133714030_0_4 .concat [ 1 1 1 1], L_0x133711270, L_0x1337117c0, L_0x133711d30, L_0x1337122a0;
L_0x133714030 .concat [ 4 4 0 0], LS_0x133714030_0_0, LS_0x133714030_0_4;
L_0x1337142a0 .part L_0x133714030, 7, 1;
S_0x1336ef090 .scope module, "fa[0]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370f3a0 .functor XOR 1, L_0x133712390, L_0x133712e10, C4<0>, C4<0>;
L_0x13370f8c0 .functor XOR 1, L_0x13370f3a0, L_0x133713630, C4<0>, C4<0>;
L_0x13370f9b0 .functor AND 1, L_0x133712390, L_0x133712e10, C4<1>, C4<1>;
L_0x13370fae0 .functor XOR 1, L_0x133712390, L_0x133712e10, C4<0>, C4<0>;
L_0x13370fb50 .functor AND 1, L_0x133713630, L_0x13370fae0, C4<1>, C4<1>;
L_0x13370fcb0 .functor OR 1, L_0x13370f9b0, L_0x13370fb50, C4<0>, C4<0>;
v0x1336ef300_0 .net *"_ivl_0", 0 0, L_0x13370f3a0;  1 drivers
v0x1336ef3a0_0 .net *"_ivl_4", 0 0, L_0x13370f9b0;  1 drivers
v0x1336ef440_0 .net *"_ivl_6", 0 0, L_0x13370fae0;  1 drivers
v0x1336ef4d0_0 .net *"_ivl_8", 0 0, L_0x13370fb50;  1 drivers
v0x1336ef580_0 .net "a", 0 0, L_0x133712390;  1 drivers
v0x1336ef660_0 .net "b", 0 0, L_0x133712e10;  1 drivers
v0x1336ef700_0 .net "cin", 0 0, L_0x133713630;  1 drivers
v0x1336ef7a0_0 .net "cout", 0 0, L_0x13370fcb0;  1 drivers
v0x1336ef840_0 .net "sum", 0 0, L_0x13370f8c0;  1 drivers
S_0x1336ef9c0 .scope module, "fa[1]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370fda0 .functor XOR 1, L_0x1337124b0, L_0x133712eb0, C4<0>, C4<0>;
L_0x13370fe10 .functor XOR 1, L_0x13370fda0, L_0x1337136d0, C4<0>, C4<0>;
L_0x13370fee0 .functor AND 1, L_0x1337124b0, L_0x133712eb0, C4<1>, C4<1>;
L_0x133710010 .functor XOR 1, L_0x1337124b0, L_0x133712eb0, C4<0>, C4<0>;
L_0x1337100a0 .functor AND 1, L_0x1337136d0, L_0x133710010, C4<1>, C4<1>;
L_0x133710200 .functor OR 1, L_0x13370fee0, L_0x1337100a0, C4<0>, C4<0>;
v0x1336efc00_0 .net *"_ivl_0", 0 0, L_0x13370fda0;  1 drivers
v0x1336efc90_0 .net *"_ivl_4", 0 0, L_0x13370fee0;  1 drivers
v0x1336efd40_0 .net *"_ivl_6", 0 0, L_0x133710010;  1 drivers
v0x1336efe00_0 .net *"_ivl_8", 0 0, L_0x1337100a0;  1 drivers
v0x1336efeb0_0 .net "a", 0 0, L_0x1337124b0;  1 drivers
v0x1336eff90_0 .net "b", 0 0, L_0x133712eb0;  1 drivers
v0x1336f0030_0 .net "cin", 0 0, L_0x1337136d0;  1 drivers
v0x1336f00d0_0 .net "cout", 0 0, L_0x133710200;  1 drivers
v0x1336f0170_0 .net "sum", 0 0, L_0x13370fe10;  1 drivers
S_0x1336f02f0 .scope module, "fa[2]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1337102f0 .functor XOR 1, L_0x1337125d0, L_0x133712f50, C4<0>, C4<0>;
L_0x133710380 .functor XOR 1, L_0x1337102f0, L_0x133713770, C4<0>, C4<0>;
L_0x133710470 .functor AND 1, L_0x1337125d0, L_0x133712f50, C4<1>, C4<1>;
L_0x1337105a0 .functor XOR 1, L_0x1337125d0, L_0x133712f50, C4<0>, C4<0>;
L_0x133710630 .functor AND 1, L_0x133713770, L_0x1337105a0, C4<1>, C4<1>;
L_0x133710790 .functor OR 1, L_0x133710470, L_0x133710630, C4<0>, C4<0>;
v0x1336f0530_0 .net *"_ivl_0", 0 0, L_0x1337102f0;  1 drivers
v0x1336f05d0_0 .net *"_ivl_4", 0 0, L_0x133710470;  1 drivers
v0x1336f0680_0 .net *"_ivl_6", 0 0, L_0x1337105a0;  1 drivers
v0x1336f0740_0 .net *"_ivl_8", 0 0, L_0x133710630;  1 drivers
v0x1336f07f0_0 .net "a", 0 0, L_0x1337125d0;  1 drivers
v0x1336f08d0_0 .net "b", 0 0, L_0x133712f50;  1 drivers
v0x1336f0970_0 .net "cin", 0 0, L_0x133713770;  1 drivers
v0x1336f0a10_0 .net "cout", 0 0, L_0x133710790;  1 drivers
v0x1336f0ab0_0 .net "sum", 0 0, L_0x133710380;  1 drivers
S_0x1336f0c30 .scope module, "fa[3]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133710880 .functor XOR 1, L_0x1337126f0, L_0x133713070, C4<0>, C4<0>;
L_0x1337108f0 .functor XOR 1, L_0x133710880, L_0x133711aa0, C4<0>, C4<0>;
L_0x1337109e0 .functor AND 1, L_0x1337126f0, L_0x133713070, C4<1>, C4<1>;
L_0x133710b10 .functor XOR 1, L_0x1337126f0, L_0x133713070, C4<0>, C4<0>;
L_0x133710ba0 .functor AND 1, L_0x133711aa0, L_0x133710b10, C4<1>, C4<1>;
L_0x133710d00 .functor OR 1, L_0x1337109e0, L_0x133710ba0, C4<0>, C4<0>;
v0x1336f0e70_0 .net *"_ivl_0", 0 0, L_0x133710880;  1 drivers
v0x1336f0f00_0 .net *"_ivl_4", 0 0, L_0x1337109e0;  1 drivers
v0x1336f0fb0_0 .net *"_ivl_6", 0 0, L_0x133710b10;  1 drivers
v0x1336f1070_0 .net *"_ivl_8", 0 0, L_0x133710ba0;  1 drivers
v0x1336f1120_0 .net "a", 0 0, L_0x1337126f0;  1 drivers
v0x1336f1200_0 .net "b", 0 0, L_0x133713070;  1 drivers
v0x1336f12a0_0 .net "cin", 0 0, L_0x133711aa0;  1 drivers
v0x1336f1340_0 .net "cout", 0 0, L_0x133710d00;  1 drivers
v0x1336f13e0_0 .net "sum", 0 0, L_0x1337108f0;  1 drivers
S_0x1336f1560 .scope module, "fa[4]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133710df0 .functor XOR 1, L_0x133712890, L_0x133713190, C4<0>, C4<0>;
L_0x133710e60 .functor XOR 1, L_0x133710df0, L_0x133713940, C4<0>, C4<0>;
L_0x133710f50 .functor AND 1, L_0x133712890, L_0x133713190, C4<1>, C4<1>;
L_0x133711080 .functor XOR 1, L_0x133712890, L_0x133713190, C4<0>, C4<0>;
L_0x133711110 .functor AND 1, L_0x133713940, L_0x133711080, C4<1>, C4<1>;
L_0x133711270 .functor OR 1, L_0x133710f50, L_0x133711110, C4<0>, C4<0>;
v0x1336f17e0_0 .net *"_ivl_0", 0 0, L_0x133710df0;  1 drivers
v0x1336f1870_0 .net *"_ivl_4", 0 0, L_0x133710f50;  1 drivers
v0x1336f1910_0 .net *"_ivl_6", 0 0, L_0x133711080;  1 drivers
v0x1336f19c0_0 .net *"_ivl_8", 0 0, L_0x133711110;  1 drivers
v0x1336f1a70_0 .net "a", 0 0, L_0x133712890;  1 drivers
v0x1336f1b50_0 .net "b", 0 0, L_0x133713190;  1 drivers
v0x1336f1bf0_0 .net "cin", 0 0, L_0x133713940;  1 drivers
v0x1336f1c90_0 .net "cout", 0 0, L_0x133711270;  1 drivers
v0x1336f1d30_0 .net "sum", 0 0, L_0x133710e60;  1 drivers
S_0x1336f1eb0 .scope module, "fa[5]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133711360 .functor XOR 1, L_0x1337129b0, L_0x133713230, C4<0>, C4<0>;
L_0x1337113d0 .functor XOR 1, L_0x133711360, L_0x133713aa0, C4<0>, C4<0>;
L_0x1337114a0 .functor AND 1, L_0x1337129b0, L_0x133713230, C4<1>, C4<1>;
L_0x1337115d0 .functor XOR 1, L_0x1337129b0, L_0x133713230, C4<0>, C4<0>;
L_0x133711660 .functor AND 1, L_0x133713aa0, L_0x1337115d0, C4<1>, C4<1>;
L_0x1337117c0 .functor OR 1, L_0x1337114a0, L_0x133711660, C4<0>, C4<0>;
v0x1336f20f0_0 .net *"_ivl_0", 0 0, L_0x133711360;  1 drivers
v0x1336f2180_0 .net *"_ivl_4", 0 0, L_0x1337114a0;  1 drivers
v0x1336f2230_0 .net *"_ivl_6", 0 0, L_0x1337115d0;  1 drivers
v0x1336f22f0_0 .net *"_ivl_8", 0 0, L_0x133711660;  1 drivers
v0x1336f23a0_0 .net "a", 0 0, L_0x1337129b0;  1 drivers
v0x1336f2480_0 .net "b", 0 0, L_0x133713230;  1 drivers
v0x1336f2520_0 .net "cin", 0 0, L_0x133713aa0;  1 drivers
v0x1336f25c0_0 .net "cout", 0 0, L_0x1337117c0;  1 drivers
v0x1336f2660_0 .net "sum", 0 0, L_0x1337113d0;  1 drivers
S_0x1336f27e0 .scope module, "fa[6]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1337118b0 .functor XOR 1, L_0x133712ad0, L_0x1337132d0, C4<0>, C4<0>;
L_0x133711920 .functor XOR 1, L_0x1337118b0, L_0x133713b40, C4<0>, C4<0>;
L_0x133711a10 .functor AND 1, L_0x133712ad0, L_0x1337132d0, C4<1>, C4<1>;
L_0x133711b40 .functor XOR 1, L_0x133712ad0, L_0x1337132d0, C4<0>, C4<0>;
L_0x133711bd0 .functor AND 1, L_0x133713b40, L_0x133711b40, C4<1>, C4<1>;
L_0x133711d30 .functor OR 1, L_0x133711a10, L_0x133711bd0, C4<0>, C4<0>;
v0x1336f2a20_0 .net *"_ivl_0", 0 0, L_0x1337118b0;  1 drivers
v0x1336f2ab0_0 .net *"_ivl_4", 0 0, L_0x133711a10;  1 drivers
v0x1336f2b60_0 .net *"_ivl_6", 0 0, L_0x133711b40;  1 drivers
v0x1336f2c20_0 .net *"_ivl_8", 0 0, L_0x133711bd0;  1 drivers
v0x1336f2cd0_0 .net "a", 0 0, L_0x133712ad0;  1 drivers
v0x1336f2db0_0 .net "b", 0 0, L_0x1337132d0;  1 drivers
v0x1336f2e50_0 .net "cin", 0 0, L_0x133713b40;  1 drivers
v0x1336f2ef0_0 .net "cout", 0 0, L_0x133711d30;  1 drivers
v0x1336f2f90_0 .net "sum", 0 0, L_0x133711920;  1 drivers
S_0x1336f3110 .scope module, "fa[7]" "full_adder" 6 197, 6 174 0, S_0x1336eedd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133711e20 .functor XOR 1, L_0x133712bf0, L_0x1337133f0, C4<0>, C4<0>;
L_0x133711e90 .functor XOR 1, L_0x133711e20, L_0x133713810, C4<0>, C4<0>;
L_0x133711f80 .functor AND 1, L_0x133712bf0, L_0x1337133f0, C4<1>, C4<1>;
L_0x1337120b0 .functor XOR 1, L_0x133712bf0, L_0x1337133f0, C4<0>, C4<0>;
L_0x133712140 .functor AND 1, L_0x133713810, L_0x1337120b0, C4<1>, C4<1>;
L_0x1337122a0 .functor OR 1, L_0x133711f80, L_0x133712140, C4<0>, C4<0>;
v0x1336f3350_0 .net *"_ivl_0", 0 0, L_0x133711e20;  1 drivers
v0x1336f33e0_0 .net *"_ivl_4", 0 0, L_0x133711f80;  1 drivers
v0x1336f3490_0 .net *"_ivl_6", 0 0, L_0x1337120b0;  1 drivers
v0x1336f3550_0 .net *"_ivl_8", 0 0, L_0x133712140;  1 drivers
v0x1336f3600_0 .net "a", 0 0, L_0x133712bf0;  1 drivers
v0x1336f36e0_0 .net "b", 0 0, L_0x1337133f0;  1 drivers
v0x1336f3780_0 .net "cin", 0 0, L_0x133713810;  1 drivers
v0x1336f3820_0 .net "cout", 0 0, L_0x1337122a0;  1 drivers
v0x1336f38c0_0 .net "sum", 0 0, L_0x133711e90;  1 drivers
S_0x1336f4010 .scope module, "rca_c1" "ripple_carry_adder_8bit" 6 124, 6 188 0, S_0x13362ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1336f8c60_0 .net *"_ivl_17", 6 0, L_0x133716ad0;  1 drivers
v0x1336f8cf0_0 .net *"_ivl_18", 7 0, L_0x133718050;  1 drivers
v0x1336f8d80_0 .net "a", 7 0, L_0x133718f30;  1 drivers
v0x1336f8e20_0 .net "b", 7 0, L_0x133714510;  1 drivers
v0x1336f8ed0_0 .net "carry", 7 0, L_0x133718af0;  1 drivers
L_0x138098058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1336f8fc0_0 .net "cin", 0 0, L_0x138098058;  1 drivers
v0x1336f9060_0 .net "cout", 0 0, L_0x133718d60;  alias, 1 drivers
v0x1336f9100_0 .net "sum", 7 0, L_0x133718870;  alias, 1 drivers
L_0x133716e50 .part L_0x133718f30, 0, 1;
L_0x133716f70 .part L_0x133718f30, 1, 1;
L_0x133717090 .part L_0x133718f30, 2, 1;
L_0x1337171b0 .part L_0x133718f30, 3, 1;
L_0x133717350 .part L_0x133718f30, 4, 1;
L_0x133717470 .part L_0x133718f30, 5, 1;
L_0x133717590 .part L_0x133718f30, 6, 1;
L_0x1337176b0 .part L_0x133718f30, 7, 1;
L_0x1337178d0 .part L_0x133714510, 0, 1;
L_0x133717970 .part L_0x133714510, 1, 1;
L_0x133717a10 .part L_0x133714510, 2, 1;
L_0x133717b30 .part L_0x133714510, 3, 1;
L_0x133717c50 .part L_0x133714510, 4, 1;
L_0x133717cf0 .part L_0x133714510, 5, 1;
L_0x133717d90 .part L_0x133714510, 6, 1;
L_0x133717eb0 .part L_0x133714510, 7, 1;
L_0x133716ad0 .part L_0x133718af0, 0, 7;
L_0x133718050 .concat [ 1 7 0 0], L_0x138098058, L_0x133716ad0;
L_0x1337180f0 .part L_0x133718050, 0, 1;
L_0x133718190 .part L_0x133718050, 1, 1;
L_0x133718230 .part L_0x133718050, 2, 1;
L_0x133716560 .part L_0x133718050, 3, 1;
L_0x133718400 .part L_0x133718050, 4, 1;
L_0x133718560 .part L_0x133718050, 5, 1;
L_0x133718600 .part L_0x133718050, 6, 1;
L_0x1337182d0 .part L_0x133718050, 7, 1;
LS_0x133718870_0_0 .concat [ 1 1 1 1], L_0x133713f50, L_0x1337149f0, L_0x133714e80, L_0x1337153b0;
LS_0x133718870_0_4 .concat [ 1 1 1 1], L_0x133715920, L_0x133715e90, L_0x1337163e0, L_0x133716950;
L_0x133718870 .concat [ 4 4 0 0], LS_0x133718870_0_0, LS_0x133718870_0_4;
LS_0x133718af0_0_0 .concat [ 1 1 1 1], L_0x133714890, L_0x133714d20, L_0x133715250, L_0x1337157c0;
LS_0x133718af0_0_4 .concat [ 1 1 1 1], L_0x133715d30, L_0x133716280, L_0x1337167f0, L_0x133716d60;
L_0x133718af0 .concat [ 4 4 0 0], LS_0x133718af0_0_0, LS_0x133718af0_0_4;
L_0x133718d60 .part L_0x133718af0, 7, 1;
S_0x1336f4250 .scope module, "fa[0]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x13370f7f0 .functor XOR 1, L_0x133716e50, L_0x1337178d0, C4<0>, C4<0>;
L_0x133713f50 .functor XOR 1, L_0x13370f7f0, L_0x1337180f0, C4<0>, C4<0>;
L_0x133713fc0 .functor AND 1, L_0x133716e50, L_0x1337178d0, C4<1>, C4<1>;
L_0x133714730 .functor XOR 1, L_0x133716e50, L_0x1337178d0, C4<0>, C4<0>;
L_0x1337147a0 .functor AND 1, L_0x1337180f0, L_0x133714730, C4<1>, C4<1>;
L_0x133714890 .functor OR 1, L_0x133713fc0, L_0x1337147a0, C4<0>, C4<0>;
v0x1336f44c0_0 .net *"_ivl_0", 0 0, L_0x13370f7f0;  1 drivers
v0x1336f4580_0 .net *"_ivl_4", 0 0, L_0x133713fc0;  1 drivers
v0x1336f4630_0 .net *"_ivl_6", 0 0, L_0x133714730;  1 drivers
v0x1336f46f0_0 .net *"_ivl_8", 0 0, L_0x1337147a0;  1 drivers
v0x1336f47a0_0 .net "a", 0 0, L_0x133716e50;  1 drivers
v0x1336f4880_0 .net "b", 0 0, L_0x1337178d0;  1 drivers
v0x1336f4920_0 .net "cin", 0 0, L_0x1337180f0;  1 drivers
v0x1336f49c0_0 .net "cout", 0 0, L_0x133714890;  1 drivers
v0x1336f4a60_0 .net "sum", 0 0, L_0x133713f50;  1 drivers
S_0x1336f4be0 .scope module, "fa[1]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133714980 .functor XOR 1, L_0x133716f70, L_0x133717970, C4<0>, C4<0>;
L_0x1337149f0 .functor XOR 1, L_0x133714980, L_0x133718190, C4<0>, C4<0>;
L_0x133714aa0 .functor AND 1, L_0x133716f70, L_0x133717970, C4<1>, C4<1>;
L_0x133714b90 .functor XOR 1, L_0x133716f70, L_0x133717970, C4<0>, C4<0>;
L_0x133714c00 .functor AND 1, L_0x133718190, L_0x133714b90, C4<1>, C4<1>;
L_0x133714d20 .functor OR 1, L_0x133714aa0, L_0x133714c00, C4<0>, C4<0>;
v0x1336f4e20_0 .net *"_ivl_0", 0 0, L_0x133714980;  1 drivers
v0x1336f4eb0_0 .net *"_ivl_4", 0 0, L_0x133714aa0;  1 drivers
v0x1336f4f60_0 .net *"_ivl_6", 0 0, L_0x133714b90;  1 drivers
v0x1336f5020_0 .net *"_ivl_8", 0 0, L_0x133714c00;  1 drivers
v0x1336f50d0_0 .net "a", 0 0, L_0x133716f70;  1 drivers
v0x1336f51b0_0 .net "b", 0 0, L_0x133717970;  1 drivers
v0x1336f5250_0 .net "cin", 0 0, L_0x133718190;  1 drivers
v0x1336f52f0_0 .net "cout", 0 0, L_0x133714d20;  1 drivers
v0x1336f5390_0 .net "sum", 0 0, L_0x1337149f0;  1 drivers
S_0x1336f5510 .scope module, "fa[2]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133714e10 .functor XOR 1, L_0x133717090, L_0x133717a10, C4<0>, C4<0>;
L_0x133714e80 .functor XOR 1, L_0x133714e10, L_0x133718230, C4<0>, C4<0>;
L_0x133714f30 .functor AND 1, L_0x133717090, L_0x133717a10, C4<1>, C4<1>;
L_0x133715060 .functor XOR 1, L_0x133717090, L_0x133717a10, C4<0>, C4<0>;
L_0x1337150f0 .functor AND 1, L_0x133718230, L_0x133715060, C4<1>, C4<1>;
L_0x133715250 .functor OR 1, L_0x133714f30, L_0x1337150f0, C4<0>, C4<0>;
v0x1336f5750_0 .net *"_ivl_0", 0 0, L_0x133714e10;  1 drivers
v0x1336f57f0_0 .net *"_ivl_4", 0 0, L_0x133714f30;  1 drivers
v0x1336f58a0_0 .net *"_ivl_6", 0 0, L_0x133715060;  1 drivers
v0x1336f5960_0 .net *"_ivl_8", 0 0, L_0x1337150f0;  1 drivers
v0x1336f5a10_0 .net "a", 0 0, L_0x133717090;  1 drivers
v0x1336f5af0_0 .net "b", 0 0, L_0x133717a10;  1 drivers
v0x1336f5b90_0 .net "cin", 0 0, L_0x133718230;  1 drivers
v0x1336f5c30_0 .net "cout", 0 0, L_0x133715250;  1 drivers
v0x1336f5cd0_0 .net "sum", 0 0, L_0x133714e80;  1 drivers
S_0x1336f5e50 .scope module, "fa[3]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133715340 .functor XOR 1, L_0x1337171b0, L_0x133717b30, C4<0>, C4<0>;
L_0x1337153b0 .functor XOR 1, L_0x133715340, L_0x133716560, C4<0>, C4<0>;
L_0x1337154a0 .functor AND 1, L_0x1337171b0, L_0x133717b30, C4<1>, C4<1>;
L_0x1337155d0 .functor XOR 1, L_0x1337171b0, L_0x133717b30, C4<0>, C4<0>;
L_0x133715660 .functor AND 1, L_0x133716560, L_0x1337155d0, C4<1>, C4<1>;
L_0x1337157c0 .functor OR 1, L_0x1337154a0, L_0x133715660, C4<0>, C4<0>;
v0x1336f6090_0 .net *"_ivl_0", 0 0, L_0x133715340;  1 drivers
v0x1336f6120_0 .net *"_ivl_4", 0 0, L_0x1337154a0;  1 drivers
v0x1336f61d0_0 .net *"_ivl_6", 0 0, L_0x1337155d0;  1 drivers
v0x1336f6290_0 .net *"_ivl_8", 0 0, L_0x133715660;  1 drivers
v0x1336f6340_0 .net "a", 0 0, L_0x1337171b0;  1 drivers
v0x1336f6420_0 .net "b", 0 0, L_0x133717b30;  1 drivers
v0x1336f64c0_0 .net "cin", 0 0, L_0x133716560;  1 drivers
v0x1336f6560_0 .net "cout", 0 0, L_0x1337157c0;  1 drivers
v0x1336f6600_0 .net "sum", 0 0, L_0x1337153b0;  1 drivers
S_0x1336f6780 .scope module, "fa[4]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1337158b0 .functor XOR 1, L_0x133717350, L_0x133717c50, C4<0>, C4<0>;
L_0x133715920 .functor XOR 1, L_0x1337158b0, L_0x133718400, C4<0>, C4<0>;
L_0x133715a10 .functor AND 1, L_0x133717350, L_0x133717c50, C4<1>, C4<1>;
L_0x133715b40 .functor XOR 1, L_0x133717350, L_0x133717c50, C4<0>, C4<0>;
L_0x133715bd0 .functor AND 1, L_0x133718400, L_0x133715b40, C4<1>, C4<1>;
L_0x133715d30 .functor OR 1, L_0x133715a10, L_0x133715bd0, C4<0>, C4<0>;
v0x1336f6a00_0 .net *"_ivl_0", 0 0, L_0x1337158b0;  1 drivers
v0x1336f6a90_0 .net *"_ivl_4", 0 0, L_0x133715a10;  1 drivers
v0x1336f6b30_0 .net *"_ivl_6", 0 0, L_0x133715b40;  1 drivers
v0x1336f6be0_0 .net *"_ivl_8", 0 0, L_0x133715bd0;  1 drivers
v0x1336f6c90_0 .net "a", 0 0, L_0x133717350;  1 drivers
v0x1336f6d70_0 .net "b", 0 0, L_0x133717c50;  1 drivers
v0x1336f6e10_0 .net "cin", 0 0, L_0x133718400;  1 drivers
v0x1336f6eb0_0 .net "cout", 0 0, L_0x133715d30;  1 drivers
v0x1336f6f50_0 .net "sum", 0 0, L_0x133715920;  1 drivers
S_0x1336f70d0 .scope module, "fa[5]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133715e20 .functor XOR 1, L_0x133717470, L_0x133717cf0, C4<0>, C4<0>;
L_0x133715e90 .functor XOR 1, L_0x133715e20, L_0x133718560, C4<0>, C4<0>;
L_0x133715f60 .functor AND 1, L_0x133717470, L_0x133717cf0, C4<1>, C4<1>;
L_0x133716090 .functor XOR 1, L_0x133717470, L_0x133717cf0, C4<0>, C4<0>;
L_0x133716120 .functor AND 1, L_0x133718560, L_0x133716090, C4<1>, C4<1>;
L_0x133716280 .functor OR 1, L_0x133715f60, L_0x133716120, C4<0>, C4<0>;
v0x1336f7310_0 .net *"_ivl_0", 0 0, L_0x133715e20;  1 drivers
v0x1336f73a0_0 .net *"_ivl_4", 0 0, L_0x133715f60;  1 drivers
v0x1336f7450_0 .net *"_ivl_6", 0 0, L_0x133716090;  1 drivers
v0x1336f7510_0 .net *"_ivl_8", 0 0, L_0x133716120;  1 drivers
v0x1336f75c0_0 .net "a", 0 0, L_0x133717470;  1 drivers
v0x1336f76a0_0 .net "b", 0 0, L_0x133717cf0;  1 drivers
v0x1336f7740_0 .net "cin", 0 0, L_0x133718560;  1 drivers
v0x1336f77e0_0 .net "cout", 0 0, L_0x133716280;  1 drivers
v0x1336f7880_0 .net "sum", 0 0, L_0x133715e90;  1 drivers
S_0x1336f7a00 .scope module, "fa[6]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x133716370 .functor XOR 1, L_0x133717590, L_0x133717d90, C4<0>, C4<0>;
L_0x1337163e0 .functor XOR 1, L_0x133716370, L_0x133718600, C4<0>, C4<0>;
L_0x1337164d0 .functor AND 1, L_0x133717590, L_0x133717d90, C4<1>, C4<1>;
L_0x133716600 .functor XOR 1, L_0x133717590, L_0x133717d90, C4<0>, C4<0>;
L_0x133716690 .functor AND 1, L_0x133718600, L_0x133716600, C4<1>, C4<1>;
L_0x1337167f0 .functor OR 1, L_0x1337164d0, L_0x133716690, C4<0>, C4<0>;
v0x1336f7c40_0 .net *"_ivl_0", 0 0, L_0x133716370;  1 drivers
v0x1336f7cd0_0 .net *"_ivl_4", 0 0, L_0x1337164d0;  1 drivers
v0x1336f7d80_0 .net *"_ivl_6", 0 0, L_0x133716600;  1 drivers
v0x1336f7e40_0 .net *"_ivl_8", 0 0, L_0x133716690;  1 drivers
v0x1336f7ef0_0 .net "a", 0 0, L_0x133717590;  1 drivers
v0x1336f7fd0_0 .net "b", 0 0, L_0x133717d90;  1 drivers
v0x1336f8070_0 .net "cin", 0 0, L_0x133718600;  1 drivers
v0x1336f8110_0 .net "cout", 0 0, L_0x1337167f0;  1 drivers
v0x1336f81b0_0 .net "sum", 0 0, L_0x1337163e0;  1 drivers
S_0x1336f8330 .scope module, "fa[7]" "full_adder" 6 197, 6 174 0, S_0x1336f4010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1337168e0 .functor XOR 1, L_0x1337176b0, L_0x133717eb0, C4<0>, C4<0>;
L_0x133716950 .functor XOR 1, L_0x1337168e0, L_0x1337182d0, C4<0>, C4<0>;
L_0x133716a40 .functor AND 1, L_0x1337176b0, L_0x133717eb0, C4<1>, C4<1>;
L_0x133716b70 .functor XOR 1, L_0x1337176b0, L_0x133717eb0, C4<0>, C4<0>;
L_0x133716c00 .functor AND 1, L_0x1337182d0, L_0x133716b70, C4<1>, C4<1>;
L_0x133716d60 .functor OR 1, L_0x133716a40, L_0x133716c00, C4<0>, C4<0>;
v0x1336f8570_0 .net *"_ivl_0", 0 0, L_0x1337168e0;  1 drivers
v0x1336f8600_0 .net *"_ivl_4", 0 0, L_0x133716a40;  1 drivers
v0x1336f86b0_0 .net *"_ivl_6", 0 0, L_0x133716b70;  1 drivers
v0x1336f8770_0 .net *"_ivl_8", 0 0, L_0x133716c00;  1 drivers
v0x1336f8820_0 .net "a", 0 0, L_0x1337176b0;  1 drivers
v0x1336f8900_0 .net "b", 0 0, L_0x133717eb0;  1 drivers
v0x1336f89a0_0 .net "cin", 0 0, L_0x1337182d0;  1 drivers
v0x1336f8a40_0 .net "cout", 0 0, L_0x133716d60;  1 drivers
v0x1336f8ae0_0 .net "sum", 0 0, L_0x133716950;  1 drivers
S_0x1336fcb80 .scope module, "u_control_decoder" "alu_control_decoder" 5 85, 7 13 0, S_0x133629770;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 16 "op_sel";
    .port_info 2 /OUTPUT 3 "arith_ctrl";
    .port_info 3 /OUTPUT 3 "logic_ctrl";
    .port_info 4 /OUTPUT 3 "shift_ctrl";
    .port_info 5 /OUTPUT 2 "result_sel";
v0x1336fcff0_0 .var "arith_ctrl", 2 0;
v0x1336fd0b0_0 .var "decode_high", 3 0;
v0x1336fd150_0 .var "decode_low", 3 0;
v0x1336fd210_0 .var "logic_ctrl", 2 0;
v0x1336fd2c0_0 .var "op_sel", 15 0;
v0x1336fd3b0_0 .net "opcode", 3 0, v0x1337079d0_0;  1 drivers
v0x1336fd460_0 .var "result_sel", 1 0;
v0x1336fd510_0 .var "shift_ctrl", 2 0;
E_0x1336fcde0/0 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fcde0/1 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fcde0/2 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fcde0/3 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fcde0 .event/or E_0x1336fcde0/0, E_0x1336fcde0/1, E_0x1336fcde0/2, E_0x1336fcde0/3;
E_0x1336fcea0/0 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fcea0/1 .event anyedge, v0x1336fd2c0_0;
E_0x1336fcea0 .event/or E_0x1336fcea0/0, E_0x1336fcea0/1;
E_0x1336fcf10/0 .event anyedge, v0x1336fd0b0_0, v0x1336fd150_0, v0x1336fd150_0, v0x1336fd150_0;
E_0x1336fcf10/1 .event anyedge, v0x1336fd150_0, v0x1336fd0b0_0, v0x1336fd0b0_0, v0x1336fd0b0_0;
E_0x1336fcf10 .event/or E_0x1336fcf10/0, E_0x1336fcf10/1;
E_0x1336fcfb0 .event anyedge, v0x1336fd3b0_0, v0x1336fd3b0_0;
S_0x1336fd650 .scope module, "u_flag_generator" "alu_flag_generator" 5 143, 8 14 0, S_0x133629770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "result";
    .port_info 1 /INPUT 16 "operand_a";
    .port_info 2 /INPUT 16 "operand_b";
    .port_info 3 /INPUT 1 "arith_carry";
    .port_info 4 /INPUT 1 "arith_ovf";
    .port_info 5 /INPUT 1 "shift_carry";
    .port_info 6 /INPUT 16 "op_sel";
    .port_info 7 /OUTPUT 1 "zero_flag";
    .port_info 8 /OUTPUT 1 "carry_flag";
    .port_info 9 /OUTPUT 1 "overflow_flag";
    .port_info 10 /OUTPUT 1 "negative_flag";
L_0x1337193f0 .functor NOT 1, L_0x133719350, C4<0>, C4<0>, C4<0>;
L_0x133719bb0 .functor NOT 1, L_0x133719b10, C4<0>, C4<0>, C4<0>;
L_0x133719de0 .functor NOT 1, L_0x133719d00, C4<0>, C4<0>, C4<0>;
L_0x13371a230 .functor NOT 1, L_0x13371a100, C4<0>, C4<0>, C4<0>;
v0x1336fda60_0 .net *"_ivl_11", 3 0, L_0x1337199f0;  1 drivers
v0x1336fdb20_0 .net *"_ivl_13", 0 0, L_0x133719b10;  1 drivers
v0x1336fdbc0_0 .net *"_ivl_14", 0 0, L_0x133719bb0;  1 drivers
v0x1336fdc80_0 .net *"_ivl_19", 3 0, L_0x133719c60;  1 drivers
v0x1336fdd30_0 .net *"_ivl_21", 0 0, L_0x133719d00;  1 drivers
v0x1336fde10_0 .net *"_ivl_22", 0 0, L_0x133719de0;  1 drivers
v0x1336fdec0_0 .net *"_ivl_28", 3 0, L_0x13371a060;  1 drivers
v0x1336fdf70_0 .net *"_ivl_3", 3 0, L_0x1337192b0;  1 drivers
v0x1336fe020_0 .net *"_ivl_30", 0 0, L_0x13371a100;  1 drivers
v0x1336fe130_0 .net *"_ivl_31", 0 0, L_0x13371a230;  1 drivers
v0x1336fe1d0_0 .net *"_ivl_5", 0 0, L_0x133719350;  1 drivers
v0x1336fe270_0 .net *"_ivl_6", 0 0, L_0x1337193f0;  1 drivers
v0x1336fe320_0 .net "arith_carry", 0 0, v0x1336faa80_0;  alias, 1 drivers
v0x1336fe3d0_0 .net "arith_ovf", 0 0, v0x1336fc3a0_0;  alias, 1 drivers
v0x1336fe460_0 .var "carry_flag", 0 0;
v0x1336fe4f0_0 .net "negative_flag", 0 0, L_0x13371a400;  alias, 1 drivers
v0x1336fe580_0 .net "op_sel", 15 0, v0x1336fd2c0_0;  alias, 1 drivers
v0x1336fe730_0 .net "operand_a", 15 0, v0x133707020_0;  alias, 1 drivers
v0x1336fe7c0_0 .net "operand_b", 15 0, v0x1337074d0_0;  alias, 1 drivers
v0x1336fe850_0 .var "overflow_flag", 0 0;
v0x1336fe8e0_0 .net "result", 15 0, v0x133705cc0_0;  alias, 1 drivers
v0x1336fe970_0 .net "shift_carry", 0 0, v0x133706560_0;  alias, 1 drivers
v0x1336fea00_0 .net "zero_flag", 0 0, L_0x13371a2e0;  alias, 1 drivers
v0x1336fea90_0 .net "zero_group", 3 0, L_0x133719e90;  1 drivers
E_0x1336fd980/0 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fd980/1 .event anyedge, v0x1336fd2c0_0, v0x1336fc3a0_0;
E_0x1336fd980 .event/or E_0x1336fd980/0, E_0x1336fd980/1;
E_0x1336fd9c0/0 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fd9c0/1 .event anyedge, v0x1336fd2c0_0, v0x1336faa80_0, v0x1336fd2c0_0, v0x1336fd2c0_0;
E_0x1336fd9c0/2 .event anyedge, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fd2c0_0, v0x1336fe970_0;
E_0x1336fd9c0 .event/or E_0x1336fd9c0/0, E_0x1336fd9c0/1, E_0x1336fd9c0/2;
L_0x1337192b0 .part v0x133705cc0_0, 0, 4;
L_0x133719350 .reduce/or L_0x1337192b0;
L_0x1337199f0 .part v0x133705cc0_0, 4, 4;
L_0x133719b10 .reduce/or L_0x1337199f0;
L_0x133719c60 .part v0x133705cc0_0, 8, 4;
L_0x133719d00 .reduce/or L_0x133719c60;
L_0x133719e90 .concat8 [ 1 1 1 1], L_0x1337193f0, L_0x133719bb0, L_0x133719de0, L_0x13371a230;
L_0x13371a060 .part v0x133705cc0_0, 12, 4;
L_0x13371a100 .reduce/or L_0x13371a060;
L_0x13371a2e0 .reduce/and L_0x133719e90;
L_0x13371a400 .part v0x133705cc0_0, 15, 1;
S_0x1336fec40 .scope module, "u_logic_unit" "alu_logic_unit" 5 110, 9 14 0, S_0x133629770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 16 "result";
v0x1337055b0_0 .net "a", 15 0, v0x133707020_0;  alias, 1 drivers
v0x1337056a0_0 .net "b", 15 0, v0x1337074d0_0;  alias, 1 drivers
v0x133705770_0 .net "ctrl", 2 0, v0x1336fd210_0;  alias, 1 drivers
v0x133705800_0 .var "result", 15 0;
S_0x1336fee20 .scope generate, "bit_slice[0]" "bit_slice[0]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ff000 .param/l "i" 1 9 29, +C4<00>;
E_0x1336ff0a0 .event anyedge, v0x1336fd210_0, v0x1336fb770_0, v0x1336fb820_0;
S_0x1336ff100 .scope generate, "bit_slice[1]" "bit_slice[1]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ff2e0 .param/l "i" 1 9 29, +C4<01>;
S_0x1336ff370 .scope generate, "bit_slice[2]" "bit_slice[2]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ff550 .param/l "i" 1 9 29, +C4<010>;
S_0x1336ff5e0 .scope generate, "bit_slice[3]" "bit_slice[3]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ff7a0 .param/l "i" 1 9 29, +C4<011>;
S_0x1336ff840 .scope generate, "bit_slice[4]" "bit_slice[4]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ffa40 .param/l "i" 1 9 29, +C4<0100>;
S_0x1336ffae0 .scope generate, "bit_slice[5]" "bit_slice[5]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ffca0 .param/l "i" 1 9 29, +C4<0101>;
S_0x1336ffd20 .scope generate, "bit_slice[6]" "bit_slice[6]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ffee0 .param/l "i" 1 9 29, +C4<0110>;
S_0x133704080 .scope generate, "bit_slice[7]" "bit_slice[7]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1337041f0 .param/l "i" 1 9 29, +C4<0111>;
S_0x133704270 .scope generate, "bit_slice[8]" "bit_slice[8]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1336ffa00 .param/l "i" 1 9 29, +C4<01000>;
S_0x133704510 .scope generate, "bit_slice[9]" "bit_slice[9]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1337046e0 .param/l "i" 1 9 29, +C4<01001>;
S_0x133704770 .scope generate, "bit_slice[10]" "bit_slice[10]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x133704940 .param/l "i" 1 9 29, +C4<01010>;
S_0x1337049d0 .scope generate, "bit_slice[11]" "bit_slice[11]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x133704ba0 .param/l "i" 1 9 29, +C4<01011>;
S_0x133704c30 .scope generate, "bit_slice[12]" "bit_slice[12]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x133704e00 .param/l "i" 1 9 29, +C4<01100>;
S_0x133704e90 .scope generate, "bit_slice[13]" "bit_slice[13]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x133705060 .param/l "i" 1 9 29, +C4<01101>;
S_0x1337050f0 .scope generate, "bit_slice[14]" "bit_slice[14]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x1337052c0 .param/l "i" 1 9 29, +C4<01110>;
S_0x133705350 .scope generate, "bit_slice[15]" "bit_slice[15]" 9 29, 9 29 0, S_0x1336fec40;
 .timescale -9 -12;
P_0x133705520 .param/l "i" 1 9 29, +C4<01111>;
S_0x1337058f0 .scope module, "u_result_mux" "alu_result_mux" 5 131, 10 14 0, S_0x133629770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "arith_result";
    .port_info 1 /INPUT 16 "logic_result";
    .port_info 2 /INPUT 16 "shift_result";
    .port_info 3 /INPUT 16 "pass_result";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 16 "final_result";
v0x133705c20_0 .net "arith_result", 15 0, v0x1336fc430_0;  alias, 1 drivers
v0x133705cc0_0 .var "final_result", 15 0;
v0x133705d70_0 .net "logic_result", 15 0, v0x133705800_0;  alias, 1 drivers
v0x133705e40_0 .net "pass_result", 15 0, v0x133707020_0;  alias, 1 drivers
v0x133705ed0_0 .net "sel", 1 0, v0x1336fd460_0;  alias, 1 drivers
v0x133705fa0_0 .net "shift_result", 15 0, v0x1337066c0_0;  alias, 1 drivers
E_0x133705bb0/0 .event anyedge, v0x1336fd460_0, v0x1336fc430_0, v0x133705800_0, v0x133705fa0_0;
E_0x133705bb0/1 .event anyedge, v0x1336fb770_0;
E_0x133705bb0 .event/or E_0x133705bb0/0, E_0x133705bb0/1;
S_0x1337060d0 .scope module, "u_shift_unit" "alu_shift_unit" 5 120, 11 14 0, S_0x133629770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 3 "ctrl";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x133706390_0 .net "a", 15 0, v0x133707020_0;  alias, 1 drivers
v0x1337064c0_0 .net "carry_in", 0 0, v0x1337075f0_0;  alias, 1 drivers
v0x133706560_0 .var "carry_out", 0 0;
v0x133706610_0 .net "ctrl", 2 0, v0x1336fd510_0;  alias, 1 drivers
v0x1337066c0_0 .var "result", 15 0;
E_0x133706310/0 .event anyedge, v0x1336fb770_0, v0x1336fd510_0, v0x1336fb770_0, v0x1336fb770_0;
E_0x133706310/1 .event anyedge, v0x1336fb770_0, v0x1336fb770_0;
E_0x133706310 .event/or E_0x133706310/0, E_0x133706310/1;
    .scope S_0x1336fcb80;
T_0 ;
Ewait_0 .event/or E_0x1336fcfb0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336fd0b0_0, 0, 4;
    %load/vec4 v0x1336fd3b0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1336fd0b0_0, 0, 4;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1336fd0b0_0, 0, 4;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1336fd0b0_0, 0, 4;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1336fd0b0_0, 0, 4;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336fd150_0, 0, 4;
    %load/vec4 v0x1336fd3b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1336fd150_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1336fd150_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1336fd150_0, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1336fd150_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1336fcb80;
T_1 ;
Ewait_1 .event/or E_0x1336fcf10, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1336fd2c0_0, 0, 16;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %load/vec4 v0x1336fd0b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1336fd150_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336fd2c0_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1336fcb80;
T_2 ;
Ewait_2 .event/or E_0x1336fcea0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 11, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 12, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 13, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1336fcff0_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1336fcb80;
T_3 ;
Ewait_3 .event/or E_0x1336fcea0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 14, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1336fd210_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1336fcb80;
T_4 ;
Ewait_4 .event/or E_0x1336fcea0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 6, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 7, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 8, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 9, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 10, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1336fd510_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1336fcb80;
T_5 ;
Ewait_5 .event/or E_0x1336fcde0, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1336fd460_0, 0, 2;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_5.5, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.5;
    %jmp/1 T_5.4, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.4;
    %jmp/1 T_5.3, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.3;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336fd460_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/1 T_5.11, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.11;
    %jmp/1 T_5.10, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.10;
    %jmp/1 T_5.9, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.9;
    %jmp/1 T_5.8, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 14, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1336fd460_0, 0, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/1 T_5.17, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.17;
    %jmp/1 T_5.16, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.16;
    %jmp/1 T_5.15, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.15;
    %jmp/1 T_5.14, 8;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.14;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1336fd460_0, 0, 2;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x1336fd2c0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1336fd460_0, 0, 2;
T_5.18 ;
T_5.13 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13362ffb0;
T_6 ;
Ewait_6 .event/or E_0x133647b20, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x1336fb820_0;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %load/vec4 v0x1336fc040_0;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %load/vec4 v0x1336fc160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x1336fb820_0;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %load/vec4 v0x1336fc040_0;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x1336fb820_0;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %load/vec4 v0x1336fc040_0;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x1336fb820_0;
    %inv;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %load/vec4 v0x1336fc040_0;
    %nor/r;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1336fb820_0;
    %inv;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %load/vec4 v0x1336fc040_0;
    %nor/r;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x1336fb8d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336fa9f0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13362ffb0;
T_7 ;
Ewait_7 .event/or E_0x133644760, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x1336fc160_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1336fc430_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1336fc620_0;
    %store/vec4 v0x1336fc430_0, 0, 16;
T_7.1 ;
    %load/vec4 v0x1336fbfb0_0;
    %store/vec4 v0x1336faa80_0, 0, 1;
    %load/vec4 v0x1336fc160_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_7.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1336fc160_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_7.4;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1336fb770_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1336fb8d0_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v0x1336fc620_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1336fb770_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %store/vec4 v0x1336fc3a0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1336fc160_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_7.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1336fc160_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_7.8;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1336fb770_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1336fb820_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_7.9, 4;
    %load/vec4 v0x1336fc620_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1336fb770_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %store/vec4 v0x1336fc3a0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x1336fc160_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1336fb770_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v0x1336fc620_0;
    %parti/s 1, 15, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.12, 8;
    %load/vec4 v0x1336fb770_0;
    %pushi/vec4 32768, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %store/vec4 v0x1336fc3a0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336fc3a0_0, 0, 1;
T_7.11 ;
T_7.7 ;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1336fee20;
T_8 ;
Ewait_8 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1336ff100;
T_9 ;
Ewait_9 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1336ff370;
T_10 ;
Ewait_10 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1336ff5e0;
T_11 ;
Ewait_11 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1336ff840;
T_12 ;
Ewait_12 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 4, 4;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1336ffae0;
T_13 ;
Ewait_13 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 5, 4;
    %or;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1336ffd20;
T_14 ;
Ewait_14 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 6, 4;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 6, 4;
    %or;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 6, 4;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x133704080;
T_15 ;
Ewait_15 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 7, 4;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 7, 4;
    %or;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 7, 4;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x133704270;
T_16 ;
Ewait_16 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 8, 5;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 8, 5;
    %or;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 8, 5;
    %xor;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 8, 5;
    %inv;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 8, 5;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x133704510;
T_17 ;
Ewait_17 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_17.6;
T_17.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 9, 5;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_17.6;
T_17.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 9, 5;
    %or;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 9, 5;
    %xor;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 9, 5;
    %inv;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 9, 5;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x133704770;
T_18 ;
Ewait_18 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_18.6;
T_18.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 10, 5;
    %and;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_18.6;
T_18.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 10, 5;
    %or;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 10, 5;
    %xor;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 10, 5;
    %inv;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 10, 5;
    %and;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1337049d0;
T_19 ;
Ewait_19 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_19.6;
T_19.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 11, 5;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_19.6;
T_19.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 11, 5;
    %or;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 11, 5;
    %xor;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 11, 5;
    %inv;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 11, 5;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x133704c30;
T_20 ;
Ewait_20 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 12, 5;
    %and;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 12, 5;
    %or;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 12, 5;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 12, 5;
    %inv;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 12, 5;
    %and;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x133704e90;
T_21 ;
Ewait_21 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_21.6;
T_21.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 13, 5;
    %and;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 13, 5;
    %or;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 13, 5;
    %xor;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 13, 5;
    %inv;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 13, 5;
    %and;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1337050f0;
T_22 ;
Ewait_22 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_22.6;
T_22.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 14, 5;
    %and;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_22.6;
T_22.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 14, 5;
    %or;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 14, 5;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 14, 5;
    %inv;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_22.6;
T_22.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 14, 5;
    %and;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x133705350;
T_23 ;
Ewait_23 .event/or E_0x1336ff0a0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0x133705770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_23.6;
T_23.0 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 15, 5;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_23.6;
T_23.1 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 15, 5;
    %or;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 15, 5;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 15, 5;
    %inv;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0x1337055b0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1337056a0_0;
    %parti/s 1, 15, 5;
    %and;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133705800_0, 4, 1;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1337060d0;
T_24 ;
Ewait_24 .event/or E_0x133706310, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0x133706390_0;
    %store/vec4 v0x1337066c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133706560_0, 0, 1;
    %load/vec4 v0x133706610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %load/vec4 v0x133706390_0;
    %store/vec4 v0x1337066c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133706560_0, 0, 1;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x133706390_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1337066c0_0, 0, 16;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x133706560_0, 0, 1;
    %jmp T_24.6;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x133706390_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1337066c0_0, 0, 16;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x133706560_0, 0, 1;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x133706390_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1337066c0_0, 0, 16;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x133706560_0, 0, 1;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x133706390_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1337066c0_0, 0, 16;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x133706560_0, 0, 1;
    %jmp T_24.6;
T_24.4 ;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x133706390_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1337066c0_0, 0, 16;
    %load/vec4 v0x133706390_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x133706560_0, 0, 1;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1337058f0;
T_25 ;
Ewait_25 .event/or E_0x133705bb0, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0x133705ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x133705cc0_0, 0, 16;
    %jmp T_25.5;
T_25.0 ;
    %load/vec4 v0x133705c20_0;
    %store/vec4 v0x133705cc0_0, 0, 16;
    %jmp T_25.5;
T_25.1 ;
    %load/vec4 v0x133705d70_0;
    %store/vec4 v0x133705cc0_0, 0, 16;
    %jmp T_25.5;
T_25.2 ;
    %load/vec4 v0x133705fa0_0;
    %store/vec4 v0x133705cc0_0, 0, 16;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x133705e40_0;
    %store/vec4 v0x133705cc0_0, 0, 16;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1336fd650;
T_26 ;
Ewait_26 .event/or E_0x1336fd9c0, E_0x0;
    %wait Ewait_26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336fe460_0, 0, 1;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_26.5, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.5;
    %jmp/1 T_26.4, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.4;
    %jmp/1 T_26.3, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.3;
    %jmp/1 T_26.2, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.2;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1336fe320_0;
    %store/vec4 v0x1336fe460_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/1 T_26.11, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.11;
    %jmp/1 T_26.10, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.10;
    %jmp/1 T_26.9, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 9, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.9;
    %jmp/1 T_26.8, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 10, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x1336fe970_0;
    %store/vec4 v0x1336fe460_0, 0, 1;
    %jmp T_26.7;
T_26.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336fe460_0, 0, 1;
T_26.7 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1336fd650;
T_27 ;
Ewait_27 .event/or E_0x1336fd980, E_0x0;
    %wait Ewait_27;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336fe850_0, 0, 1;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_27.5, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.5;
    %jmp/1 T_27.4, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.4;
    %jmp/1 T_27.3, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 12, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.3;
    %jmp/1 T_27.2, 8;
    %load/vec4 v0x1336fe580_0;
    %parti/s 1, 13, 5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.2;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1336fe3d0_0;
    %store/vec4 v0x1336fe850_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336fe850_0, 0, 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x133629770;
T_28 ;
    %wait E_0x13368b610;
    %load/vec4 v0x133706e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x133707020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1337074d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1337079d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1337075f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133707680_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x133706b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1337067d0_0;
    %assign/vec4 v0x133707020_0, 0;
    %load/vec4 v0x133706890_0;
    %assign/vec4 v0x1337074d0_0, 0;
    %load/vec4 v0x133706c80_0;
    %assign/vec4 v0x1337079d0_0, 0;
    %load/vec4 v0x133706a60_0;
    %assign/vec4 v0x1337075f0_0, 0;
    %load/vec4 v0x133706b40_0;
    %assign/vec4 v0x133707680_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x133629770;
T_29 ;
    %wait E_0x13368b610;
    %load/vec4 v0x133706e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x133706ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133706f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1337069c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133706d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x133706be0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x133707680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x133707af0_0;
    %assign/vec4 v0x133706ed0_0, 0;
    %load/vec4 v0x133707f00_0;
    %assign/vec4 v0x133706f80_0, 0;
    %load/vec4 v0x133707560_0;
    %assign/vec4 v0x1337069c0_0, 0;
    %load/vec4 v0x133707a60_0;
    %assign/vec4 v0x133706d30_0, 0;
    %load/vec4 v0x133707870_0;
    %assign/vec4 v0x133706be0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x133629600;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1337082b0_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v0x1337082b0_0;
    %inv;
    %store/vec4 v0x1337082b0_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_0x133629600;
T_31 ;
    %vpi_call/w 4 21 "$dumpfile", "sub_debug.vcd" {0 0 0};
    %vpi_call/w 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133629600 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1337087c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1337084a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x133708190_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x133708220_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1337085e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1337083d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337087c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x133708190_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x133708220_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1337085e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337083d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337084a0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 4 42 "$display", "Test 1: %h - %h (cin=%b) = %h (expected 4444)", v0x133708190_0, v0x133708220_0, v0x1337083d0_0, v0x133708850_0 {0 0 0};
    %vpi_call/w 4 43 "$display", "  Carry=%b (expected 1)", v0x133708340_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x133708190_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x133708220_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1337085e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337083d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337084a0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 4 54 "$display", "Test 2: %h - %h (cin=%b) = %h (expected FFFF)", v0x133708190_0, v0x133708220_0, v0x1337083d0_0, v0x133708850_0 {0 0 0};
    %vpi_call/w 4 55 "$display", "  Carry=%b (expected 0)", v0x133708340_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x133708190_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x133708220_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1337085e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337083d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1337084a0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 4 65 "$display", "\012Detailed trace for 5678 - 1234:" {0 0 0};
    %vpi_call/w 4 66 "$display", "  A        = %h", v0x1336fb770_0 {0 0 0};
    %vpi_call/w 4 67 "$display", "  B        = %h", v0x1336fb820_0 {0 0 0};
    %vpi_call/w 4 68 "$display", "  B_mux    = %h", v0x1336fb8d0_0 {0 0 0};
    %vpi_call/w 4 69 "$display", "  Cin_mux  = %b", v0x1336fa9f0_0 {0 0 0};
    %vpi_call/w 4 70 "$display", "  Sum      = %h", v0x1336fc620_0 {0 0 0};
    %vpi_call/w 4 71 "$display", "  Cout     = %b", v0x1336faa80_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 4 73 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/common/alu_pkg.sv";
    "../tb/sub_debug_tb.sv";
    "../rtl/alu_16bit_top.sv";
    "../rtl/arithmetic/alu_arithmetic_unit.sv";
    "../rtl/control/alu_control_decoder.sv";
    "../rtl/flags/alu_flag_generator.sv";
    "../rtl/logic/alu_logic_unit.sv";
    "../rtl/mux/alu_result_mux.sv";
    "../rtl/shift/alu_shift_unit.sv";
