
cv7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006640  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08006700  08006700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800682c  0800682c  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  0800682c  0800682c  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800682c  0800682c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800682c  0800682c  0001682c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006830  08006830  00016830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012c0  2000007c  080068b0  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000133c  080068b0  0002133c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a648  00000000  00000000  000200e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000383a  00000000  00000000  0003a72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001908  00000000  00000000  0003df70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001374  00000000  00000000  0003f878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013b44  00000000  00000000  00040bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b102  00000000  00000000  00054730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00072c1b  00000000  00000000  0006f832  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000062a8  00000000  00000000  000e2450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000e86f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080066e8 	.word	0x080066e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	080066e8 	.word	0x080066e8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	4a06      	ldr	r2, [pc, #24]	; (800025c <vApplicationGetIdleTaskMemory+0x28>)
 8000244:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000246:	68bb      	ldr	r3, [r7, #8]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <vApplicationGetIdleTaskMemory+0x2c>)
 800024a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000098 	.word	0x20000098
 8000260:	20000138 	.word	0x20000138

08000264 <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8000264:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000266:	b087      	sub	sp, #28
 8000268:	af00      	add	r7, sp, #0
 800026a:	60f8      	str	r0, [r7, #12]
 800026c:	0008      	movs	r0, r1
 800026e:	607a      	str	r2, [r7, #4]
 8000270:	0019      	movs	r1, r3
 8000272:	260b      	movs	r6, #11
 8000274:	19bb      	adds	r3, r7, r6
 8000276:	1c02      	adds	r2, r0, #0
 8000278:	701a      	strb	r2, [r3, #0]
 800027a:	2508      	movs	r5, #8
 800027c:	197b      	adds	r3, r7, r5
 800027e:	1c0a      	adds	r2, r1, #0
 8000280:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	685c      	ldr	r4, [r3, #4]
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	68d8      	ldr	r0, [r3, #12]
 800028a:	197b      	adds	r3, r7, r5
 800028c:	881d      	ldrh	r5, [r3, #0]
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	19bb      	adds	r3, r7, r6
 8000292:	7819      	ldrb	r1, [r3, #0]
 8000294:	002b      	movs	r3, r5
 8000296:	47a0      	blx	r4
 8000298:	0003      	movs	r3, r0
 800029a:	617b      	str	r3, [r7, #20]

  return ret;
 800029c:	697b      	ldr	r3, [r7, #20]
}
 800029e:	0018      	movs	r0, r3
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b007      	add	sp, #28
 80002a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002a6 <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 80002a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a8:	b087      	sub	sp, #28
 80002aa:	af00      	add	r7, sp, #0
 80002ac:	60f8      	str	r0, [r7, #12]
 80002ae:	0008      	movs	r0, r1
 80002b0:	607a      	str	r2, [r7, #4]
 80002b2:	0019      	movs	r1, r3
 80002b4:	260b      	movs	r6, #11
 80002b6:	19bb      	adds	r3, r7, r6
 80002b8:	1c02      	adds	r2, r0, #0
 80002ba:	701a      	strb	r2, [r3, #0]
 80002bc:	2508      	movs	r5, #8
 80002be:	197b      	adds	r3, r7, r5
 80002c0:	1c0a      	adds	r2, r1, #0
 80002c2:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	681c      	ldr	r4, [r3, #0]
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	68d8      	ldr	r0, [r3, #12]
 80002cc:	197b      	adds	r3, r7, r5
 80002ce:	881d      	ldrh	r5, [r3, #0]
 80002d0:	687a      	ldr	r2, [r7, #4]
 80002d2:	19bb      	adds	r3, r7, r6
 80002d4:	7819      	ldrb	r1, [r3, #0]
 80002d6:	002b      	movs	r3, r5
 80002d8:	47a0      	blx	r4
 80002da:	0003      	movs	r3, r0
 80002dc:	617b      	str	r3, [r7, #20]

  return ret;
 80002de:	697b      	ldr	r3, [r7, #20]
}
 80002e0:	0018      	movs	r0, r3
 80002e2:	46bd      	mov	sp, r7
 80002e4:	b007      	add	sp, #28
 80002e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002e8 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 80002e8:	b590      	push	{r4, r7, lr}
 80002ea:	b087      	sub	sp, #28
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	000a      	movs	r2, r1
 80002f2:	1cfb      	adds	r3, r7, #3
 80002f4:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80002f6:	2410      	movs	r4, #16
 80002f8:	193a      	adds	r2, r7, r4
 80002fa:	6878      	ldr	r0, [r7, #4]
 80002fc:	2301      	movs	r3, #1
 80002fe:	2120      	movs	r1, #32
 8000300:	f7ff ffb0 	bl	8000264 <lis2dw12_read_reg>
 8000304:	0003      	movs	r3, r0
 8000306:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d129      	bne.n	8000362 <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 800030e:	1cfb      	adds	r3, r7, #3
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	089b      	lsrs	r3, r3, #2
 8000314:	1c1a      	adds	r2, r3, #0
 8000316:	2303      	movs	r3, #3
 8000318:	4013      	ands	r3, r2
 800031a:	b2da      	uxtb	r2, r3
 800031c:	193b      	adds	r3, r7, r4
 800031e:	2103      	movs	r1, #3
 8000320:	400a      	ands	r2, r1
 8000322:	0090      	lsls	r0, r2, #2
 8000324:	781a      	ldrb	r2, [r3, #0]
 8000326:	210c      	movs	r1, #12
 8000328:	438a      	bics	r2, r1
 800032a:	1c11      	adds	r1, r2, #0
 800032c:	1c02      	adds	r2, r0, #0
 800032e:	430a      	orrs	r2, r1
 8000330:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8000332:	1cfb      	adds	r3, r7, #3
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	2203      	movs	r2, #3
 8000338:	4013      	ands	r3, r2
 800033a:	b2da      	uxtb	r2, r3
 800033c:	193b      	adds	r3, r7, r4
 800033e:	2103      	movs	r1, #3
 8000340:	400a      	ands	r2, r1
 8000342:	0010      	movs	r0, r2
 8000344:	781a      	ldrb	r2, [r3, #0]
 8000346:	2103      	movs	r1, #3
 8000348:	438a      	bics	r2, r1
 800034a:	1c11      	adds	r1, r2, #0
 800034c:	1c02      	adds	r2, r0, #0
 800034e:	430a      	orrs	r2, r1
 8000350:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8000352:	193a      	adds	r2, r7, r4
 8000354:	6878      	ldr	r0, [r7, #4]
 8000356:	2301      	movs	r3, #1
 8000358:	2120      	movs	r1, #32
 800035a:	f7ff ffa4 	bl	80002a6 <lis2dw12_write_reg>
 800035e:	0003      	movs	r3, r0
 8000360:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000362:	697b      	ldr	r3, [r7, #20]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d108      	bne.n	800037a <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8000368:	230c      	movs	r3, #12
 800036a:	18fa      	adds	r2, r7, r3
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	2301      	movs	r3, #1
 8000370:	2125      	movs	r1, #37	; 0x25
 8000372:	f7ff ff77 	bl	8000264 <lis2dw12_read_reg>
 8000376:	0003      	movs	r3, r0
 8000378:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d11a      	bne.n	80003b6 <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8000380:	1cfb      	adds	r3, r7, #3
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	091b      	lsrs	r3, r3, #4
 8000386:	1c1a      	adds	r2, r3, #0
 8000388:	2301      	movs	r3, #1
 800038a:	4013      	ands	r3, r2
 800038c:	b2da      	uxtb	r2, r3
 800038e:	240c      	movs	r4, #12
 8000390:	193b      	adds	r3, r7, r4
 8000392:	2101      	movs	r1, #1
 8000394:	400a      	ands	r2, r1
 8000396:	0090      	lsls	r0, r2, #2
 8000398:	781a      	ldrb	r2, [r3, #0]
 800039a:	2104      	movs	r1, #4
 800039c:	438a      	bics	r2, r1
 800039e:	1c11      	adds	r1, r2, #0
 80003a0:	1c02      	adds	r2, r0, #0
 80003a2:	430a      	orrs	r2, r1
 80003a4:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80003a6:	193a      	adds	r2, r7, r4
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	2301      	movs	r3, #1
 80003ac:	2125      	movs	r1, #37	; 0x25
 80003ae:	f7ff ff7a 	bl	80002a6 <lis2dw12_write_reg>
 80003b2:	0003      	movs	r3, r0
 80003b4:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80003b6:	697b      	ldr	r3, [r7, #20]
}
 80003b8:	0018      	movs	r0, r3
 80003ba:	46bd      	mov	sp, r7
 80003bc:	b007      	add	sp, #28
 80003be:	bd90      	pop	{r4, r7, pc}

080003c0 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 80003c0:	b590      	push	{r4, r7, lr}
 80003c2:	b087      	sub	sp, #28
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
 80003c8:	000a      	movs	r2, r1
 80003ca:	1cfb      	adds	r3, r7, #3
 80003cc:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 80003ce:	2410      	movs	r4, #16
 80003d0:	193a      	adds	r2, r7, r4
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	2301      	movs	r3, #1
 80003d6:	2120      	movs	r1, #32
 80003d8:	f7ff ff44 	bl	8000264 <lis2dw12_read_reg>
 80003dc:	0003      	movs	r3, r0
 80003de:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80003e0:	697b      	ldr	r3, [r7, #20]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d115      	bne.n	8000412 <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 80003e6:	1cfb      	adds	r3, r7, #3
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	220f      	movs	r2, #15
 80003ec:	4013      	ands	r3, r2
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	193b      	adds	r3, r7, r4
 80003f2:	0110      	lsls	r0, r2, #4
 80003f4:	781a      	ldrb	r2, [r3, #0]
 80003f6:	210f      	movs	r1, #15
 80003f8:	400a      	ands	r2, r1
 80003fa:	1c11      	adds	r1, r2, #0
 80003fc:	1c02      	adds	r2, r0, #0
 80003fe:	430a      	orrs	r2, r1
 8000400:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8000402:	193a      	adds	r2, r7, r4
 8000404:	6878      	ldr	r0, [r7, #4]
 8000406:	2301      	movs	r3, #1
 8000408:	2120      	movs	r1, #32
 800040a:	f7ff ff4c 	bl	80002a6 <lis2dw12_write_reg>
 800040e:	0003      	movs	r3, r0
 8000410:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000412:	697b      	ldr	r3, [r7, #20]
 8000414:	2b00      	cmp	r3, #0
 8000416:	d108      	bne.n	800042a <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8000418:	230c      	movs	r3, #12
 800041a:	18fa      	adds	r2, r7, r3
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	2301      	movs	r3, #1
 8000420:	2122      	movs	r1, #34	; 0x22
 8000422:	f7ff ff1f 	bl	8000264 <lis2dw12_read_reg>
 8000426:	0003      	movs	r3, r0
 8000428:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800042a:	697b      	ldr	r3, [r7, #20]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d11a      	bne.n	8000466 <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8000430:	1cfb      	adds	r3, r7, #3
 8000432:	781b      	ldrb	r3, [r3, #0]
 8000434:	091b      	lsrs	r3, r3, #4
 8000436:	1c1a      	adds	r2, r3, #0
 8000438:	2303      	movs	r3, #3
 800043a:	4013      	ands	r3, r2
 800043c:	b2da      	uxtb	r2, r3
 800043e:	240c      	movs	r4, #12
 8000440:	193b      	adds	r3, r7, r4
 8000442:	2103      	movs	r1, #3
 8000444:	400a      	ands	r2, r1
 8000446:	0010      	movs	r0, r2
 8000448:	781a      	ldrb	r2, [r3, #0]
 800044a:	2103      	movs	r1, #3
 800044c:	438a      	bics	r2, r1
 800044e:	1c11      	adds	r1, r2, #0
 8000450:	1c02      	adds	r2, r0, #0
 8000452:	430a      	orrs	r2, r1
 8000454:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8000456:	193a      	adds	r2, r7, r4
 8000458:	6878      	ldr	r0, [r7, #4]
 800045a:	2301      	movs	r3, #1
 800045c:	2122      	movs	r1, #34	; 0x22
 800045e:	f7ff ff22 	bl	80002a6 <lis2dw12_write_reg>
 8000462:	0003      	movs	r3, r0
 8000464:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8000466:	697b      	ldr	r3, [r7, #20]
}
 8000468:	0018      	movs	r0, r3
 800046a:	46bd      	mov	sp, r7
 800046c:	b007      	add	sp, #28
 800046e:	bd90      	pop	{r4, r7, pc}

08000470 <lis2dw12_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b085      	sub	sp, #20
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
 8000478:	000a      	movs	r2, r1
 800047a:	1cfb      	adds	r3, r7, #3
 800047c:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800047e:	2408      	movs	r4, #8
 8000480:	193a      	adds	r2, r7, r4
 8000482:	6878      	ldr	r0, [r7, #4]
 8000484:	2301      	movs	r3, #1
 8000486:	2121      	movs	r1, #33	; 0x21
 8000488:	f7ff feec 	bl	8000264 <lis2dw12_read_reg>
 800048c:	0003      	movs	r3, r0
 800048e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	2b00      	cmp	r3, #0
 8000494:	d117      	bne.n	80004c6 <lis2dw12_block_data_update_set+0x56>
  {
    reg.bdu = val;
 8000496:	1cfb      	adds	r3, r7, #3
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2201      	movs	r2, #1
 800049c:	4013      	ands	r3, r2
 800049e:	b2da      	uxtb	r2, r3
 80004a0:	193b      	adds	r3, r7, r4
 80004a2:	2101      	movs	r1, #1
 80004a4:	400a      	ands	r2, r1
 80004a6:	00d0      	lsls	r0, r2, #3
 80004a8:	781a      	ldrb	r2, [r3, #0]
 80004aa:	2108      	movs	r1, #8
 80004ac:	438a      	bics	r2, r1
 80004ae:	1c11      	adds	r1, r2, #0
 80004b0:	1c02      	adds	r2, r0, #0
 80004b2:	430a      	orrs	r2, r1
 80004b4:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80004b6:	193a      	adds	r2, r7, r4
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	2121      	movs	r1, #33	; 0x21
 80004be:	f7ff fef2 	bl	80002a6 <lis2dw12_write_reg>
 80004c2:	0003      	movs	r3, r0
 80004c4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80004c6:	68fb      	ldr	r3, [r7, #12]
}
 80004c8:	0018      	movs	r0, r3
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b005      	add	sp, #20
 80004ce:	bd90      	pop	{r4, r7, pc}

080004d0 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 80004d0:	b590      	push	{r4, r7, lr}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	000a      	movs	r2, r1
 80004da:	1cfb      	adds	r3, r7, #3
 80004dc:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80004de:	2408      	movs	r4, #8
 80004e0:	193a      	adds	r2, r7, r4
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	2301      	movs	r3, #1
 80004e6:	2125      	movs	r1, #37	; 0x25
 80004e8:	f7ff febc 	bl	8000264 <lis2dw12_read_reg>
 80004ec:	0003      	movs	r3, r0
 80004ee:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d117      	bne.n	8000526 <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80004f6:	1cfb      	adds	r3, r7, #3
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2203      	movs	r2, #3
 80004fc:	4013      	ands	r3, r2
 80004fe:	b2da      	uxtb	r2, r3
 8000500:	193b      	adds	r3, r7, r4
 8000502:	2103      	movs	r1, #3
 8000504:	400a      	ands	r2, r1
 8000506:	0110      	lsls	r0, r2, #4
 8000508:	781a      	ldrb	r2, [r3, #0]
 800050a:	2130      	movs	r1, #48	; 0x30
 800050c:	438a      	bics	r2, r1
 800050e:	1c11      	adds	r1, r2, #0
 8000510:	1c02      	adds	r2, r0, #0
 8000512:	430a      	orrs	r2, r1
 8000514:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 8000516:	193a      	adds	r2, r7, r4
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	2125      	movs	r1, #37	; 0x25
 800051e:	f7ff fec2 	bl	80002a6 <lis2dw12_write_reg>
 8000522:	0003      	movs	r3, r0
 8000524:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000526:	68fb      	ldr	r3, [r7, #12]
}
 8000528:	0018      	movs	r0, r3
 800052a:	46bd      	mov	sp, r7
 800052c:	b005      	add	sp, #20
 800052e:	bd90      	pop	{r4, r7, pc}

08000530 <lis2dw12_acceleration_raw_get>:
  * @param  val      buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b087      	sub	sp, #28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_OUT_X_L, buff, 6);
 800053a:	240c      	movs	r4, #12
 800053c:	193a      	adds	r2, r7, r4
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	2306      	movs	r3, #6
 8000542:	2128      	movs	r1, #40	; 0x28
 8000544:	f7ff fe8e 	bl	8000264 <lis2dw12_read_reg>
 8000548:	0003      	movs	r3, r0
 800054a:	617b      	str	r3, [r7, #20]
  val[0] = (int16_t)buff[1];
 800054c:	0021      	movs	r1, r4
 800054e:	187b      	adds	r3, r7, r1
 8000550:	785b      	ldrb	r3, [r3, #1]
 8000552:	b21a      	sxth	r2, r3
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	2200      	movs	r2, #0
 800055c:	5e9b      	ldrsh	r3, [r3, r2]
 800055e:	b29b      	uxth	r3, r3
 8000560:	021b      	lsls	r3, r3, #8
 8000562:	b29a      	uxth	r2, r3
 8000564:	187b      	adds	r3, r7, r1
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	b29b      	uxth	r3, r3
 800056a:	18d3      	adds	r3, r2, r3
 800056c:	b29b      	uxth	r3, r3
 800056e:	b21a      	sxth	r2, r3
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8000574:	187b      	adds	r3, r7, r1
 8000576:	78da      	ldrb	r2, [r3, #3]
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	3302      	adds	r3, #2
 800057c:	b212      	sxth	r2, r2
 800057e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	3302      	adds	r3, #2
 8000584:	2200      	movs	r2, #0
 8000586:	5e9b      	ldrsh	r3, [r3, r2]
 8000588:	b29b      	uxth	r3, r3
 800058a:	021b      	lsls	r3, r3, #8
 800058c:	b29a      	uxth	r2, r3
 800058e:	187b      	adds	r3, r7, r1
 8000590:	789b      	ldrb	r3, [r3, #2]
 8000592:	b29b      	uxth	r3, r3
 8000594:	18d3      	adds	r3, r2, r3
 8000596:	b29a      	uxth	r2, r3
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	3302      	adds	r3, #2
 800059c:	b212      	sxth	r2, r2
 800059e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	795a      	ldrb	r2, [r3, #5]
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	3304      	adds	r3, #4
 80005a8:	b212      	sxth	r2, r2
 80005aa:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	3304      	adds	r3, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	5e9b      	ldrsh	r3, [r3, r2]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	021b      	lsls	r3, r3, #8
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	187b      	adds	r3, r7, r1
 80005bc:	791b      	ldrb	r3, [r3, #4]
 80005be:	b29b      	uxth	r3, r3
 80005c0:	18d3      	adds	r3, r2, r3
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	3304      	adds	r3, #4
 80005c8:	b212      	sxth	r2, r2
 80005ca:	801a      	strh	r2, [r3, #0]

  return ret;
 80005cc:	697b      	ldr	r3, [r7, #20]
}
 80005ce:	0018      	movs	r0, r3
 80005d0:	46bd      	mov	sp, r7
 80005d2:	b007      	add	sp, #28
 80005d4:	bd90      	pop	{r4, r7, pc}

080005d6 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b084      	sub	sp, #16
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
 80005de:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	2301      	movs	r3, #1
 80005e6:	210f      	movs	r1, #15
 80005e8:	f7ff fe3c 	bl	8000264 <lis2dw12_read_reg>
 80005ec:	0003      	movs	r3, r0
 80005ee:	60fb      	str	r3, [r7, #12]

  return ret;
 80005f0:	68fb      	ldr	r3, [r7, #12]
}
 80005f2:	0018      	movs	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b004      	add	sp, #16
 80005f8:	bd80      	pop	{r7, pc}

080005fa <lis2dw12_fifo_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_mode_set(stmdev_ctx_t *ctx,
                               lis2dw12_fmode_t val)
{
 80005fa:	b590      	push	{r4, r7, lr}
 80005fc:	b085      	sub	sp, #20
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
 8000602:	000a      	movs	r2, r1
 8000604:	1cfb      	adds	r3, r7, #3
 8000606:	701a      	strb	r2, [r3, #0]
  lis2dw12_fifo_ctrl_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 8000608:	2408      	movs	r4, #8
 800060a:	193a      	adds	r2, r7, r4
 800060c:	6878      	ldr	r0, [r7, #4]
 800060e:	2301      	movs	r3, #1
 8000610:	212e      	movs	r1, #46	; 0x2e
 8000612:	f7ff fe27 	bl	8000264 <lis2dw12_read_reg>
 8000616:	0003      	movs	r3, r0
 8000618:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d115      	bne.n	800064c <lis2dw12_fifo_mode_set+0x52>
  {
    reg.fmode = (uint8_t) val;
 8000620:	1cfb      	adds	r3, r7, #3
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2207      	movs	r2, #7
 8000626:	4013      	ands	r3, r2
 8000628:	b2da      	uxtb	r2, r3
 800062a:	193b      	adds	r3, r7, r4
 800062c:	0150      	lsls	r0, r2, #5
 800062e:	781a      	ldrb	r2, [r3, #0]
 8000630:	211f      	movs	r1, #31
 8000632:	400a      	ands	r2, r1
 8000634:	1c11      	adds	r1, r2, #0
 8000636:	1c02      	adds	r2, r0, #0
 8000638:	430a      	orrs	r2, r1
 800063a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_FIFO_CTRL, (uint8_t *) &reg, 1);
 800063c:	193a      	adds	r2, r7, r4
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	2301      	movs	r3, #1
 8000642:	212e      	movs	r1, #46	; 0x2e
 8000644:	f7ff fe2f 	bl	80002a6 <lis2dw12_write_reg>
 8000648:	0003      	movs	r3, r0
 800064a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800064c:	68fb      	ldr	r3, [r7, #12]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b005      	add	sp, #20
 8000654:	bd90      	pop	{r4, r7, pc}

08000656 <lis2dw12_fifo_data_level_get>:
  * @param  val      change the values of diff in reg FIFO_SAMPLES
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_fifo_data_level_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8000656:	b590      	push	{r4, r7, lr}
 8000658:	b085      	sub	sp, #20
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
 800065e:	6039      	str	r1, [r7, #0]
  lis2dw12_fifo_samples_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_FIFO_SAMPLES, (uint8_t *) &reg, 1);
 8000660:	2408      	movs	r4, #8
 8000662:	193a      	adds	r2, r7, r4
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	2301      	movs	r3, #1
 8000668:	212f      	movs	r1, #47	; 0x2f
 800066a:	f7ff fdfb 	bl	8000264 <lis2dw12_read_reg>
 800066e:	0003      	movs	r3, r0
 8000670:	60fb      	str	r3, [r7, #12]
  *val = reg.diff;
 8000672:	193b      	adds	r3, r7, r4
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	069b      	lsls	r3, r3, #26
 8000678:	0e9b      	lsrs	r3, r3, #26
 800067a:	b2db      	uxtb	r3, r3
 800067c:	001a      	movs	r2, r3
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	701a      	strb	r2, [r3, #0]

  return ret;
 8000682:	68fb      	ldr	r3, [r7, #12]
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	b005      	add	sp, #20
 800068a:	bd90      	pop	{r4, r7, pc}

0800068c <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char const *buf, int n) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*) (buf), n, HAL_MAX_DELAY);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	b29a      	uxth	r2, r3
 800069c:	2301      	movs	r3, #1
 800069e:	425b      	negs	r3, r3
 80006a0:	68b9      	ldr	r1, [r7, #8]
 80006a2:	4804      	ldr	r0, [pc, #16]	; (80006b4 <_write+0x28>)
 80006a4:	f002 fed0 	bl	8003448 <HAL_UART_Transmit>
	return n;
 80006a8:	687b      	ldr	r3, [r7, #4]
}
 80006aa:	0018      	movs	r0, r3
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b004      	add	sp, #16
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	20000384 	.word	0x20000384

080006b8 <platform_write>:
/*
* Replace the functions "platform_write" and "platform_read" with your
* platform specific read and write function.
*/
static int32_t platform_write(void *handle, uint8_t reg, uint8_t *bufp,
		uint16_t len) {
 80006b8:	b5b0      	push	{r4, r5, r7, lr}
 80006ba:	b088      	sub	sp, #32
 80006bc:	af04      	add	r7, sp, #16
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	0008      	movs	r0, r1
 80006c2:	607a      	str	r2, [r7, #4]
 80006c4:	0019      	movs	r1, r3
 80006c6:	240b      	movs	r4, #11
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	1c02      	adds	r2, r0, #0
 80006cc:	701a      	strb	r2, [r3, #0]
 80006ce:	2508      	movs	r5, #8
 80006d0:	197b      	adds	r3, r7, r5
 80006d2:	1c0a      	adds	r2, r1, #0
 80006d4:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Write(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT,
 80006d6:	193b      	adds	r3, r7, r4
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	b29a      	uxth	r2, r3
 80006dc:	68f8      	ldr	r0, [r7, #12]
 80006de:	23fa      	movs	r3, #250	; 0xfa
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	9302      	str	r3, [sp, #8]
 80006e4:	197b      	adds	r3, r7, r5
 80006e6:	881b      	ldrh	r3, [r3, #0]
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	2301      	movs	r3, #1
 80006f0:	2133      	movs	r1, #51	; 0x33
 80006f2:	f001 f945 	bl	8001980 <HAL_I2C_Mem_Write>
			bufp, len, 1000);
	return 0;
 80006f6:	2300      	movs	r3, #0
}
 80006f8:	0018      	movs	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	b004      	add	sp, #16
 80006fe:	bdb0      	pop	{r4, r5, r7, pc}

08000700 <platform_read>:

static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
		uint16_t len) {
 8000700:	b5b0      	push	{r4, r5, r7, lr}
 8000702:	b088      	sub	sp, #32
 8000704:	af04      	add	r7, sp, #16
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	0008      	movs	r0, r1
 800070a:	607a      	str	r2, [r7, #4]
 800070c:	0019      	movs	r1, r3
 800070e:	240b      	movs	r4, #11
 8000710:	193b      	adds	r3, r7, r4
 8000712:	1c02      	adds	r2, r0, #0
 8000714:	701a      	strb	r2, [r3, #0]
 8000716:	2508      	movs	r5, #8
 8000718:	197b      	adds	r3, r7, r5
 800071a:	1c0a      	adds	r2, r1, #0
 800071c:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(handle, LIS2DW12_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT,
 800071e:	193b      	adds	r3, r7, r4
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	b29a      	uxth	r2, r3
 8000724:	68f8      	ldr	r0, [r7, #12]
 8000726:	23fa      	movs	r3, #250	; 0xfa
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	9302      	str	r3, [sp, #8]
 800072c:	197b      	adds	r3, r7, r5
 800072e:	881b      	ldrh	r3, [r3, #0]
 8000730:	9301      	str	r3, [sp, #4]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	2301      	movs	r3, #1
 8000738:	2133      	movs	r1, #51	; 0x33
 800073a:	f001 fa4f 	bl	8001bdc <HAL_I2C_Mem_Read>
			bufp, len, 1000);
	return 0;
 800073e:	2300      	movs	r3, #0
}
 8000740:	0018      	movs	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	b004      	add	sp, #16
 8000746:	bdb0      	pop	{r4, r5, r7, pc}

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b5b0      	push	{r4, r5, r7, lr}
 800074a:	b09a      	sub	sp, #104	; 0x68
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074e:	f000 fd0f 	bl	8001170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000752:	f000 f85d 	bl	8000810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000756:	f000 f94b 	bl	80009f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800075a:	f000 f92b 	bl	80009b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800075e:	f000 f8f9 	bl	8000954 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000762:	f000 f8b7 	bl	80008d4 <MX_I2C1_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of xVisualQueue */
  osMessageQDef(xVisualQueue, 16, int16_t);
 8000766:	2558      	movs	r5, #88	; 0x58
 8000768:	197b      	adds	r3, r7, r5
 800076a:	4a21      	ldr	r2, [pc, #132]	; (80007f0 <main+0xa8>)
 800076c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800076e:	c313      	stmia	r3!, {r0, r1, r4}
 8000770:	6812      	ldr	r2, [r2, #0]
 8000772:	601a      	str	r2, [r3, #0]
  xVisualQueueHandle = osMessageCreate(osMessageQ(xVisualQueue), NULL);
 8000774:	197b      	adds	r3, r7, r5
 8000776:	2100      	movs	r1, #0
 8000778:	0018      	movs	r0, r3
 800077a:	f003 fa91 	bl	8003ca0 <osMessageCreate>
 800077e:	0002      	movs	r2, r0
 8000780:	4b1c      	ldr	r3, [pc, #112]	; (80007f4 <main+0xac>)
 8000782:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000784:	253c      	movs	r5, #60	; 0x3c
 8000786:	197b      	adds	r3, r7, r5
 8000788:	4a1b      	ldr	r2, [pc, #108]	; (80007f8 <main+0xb0>)
 800078a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800078c:	c313      	stmia	r3!, {r0, r1, r4}
 800078e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000790:	c313      	stmia	r3!, {r0, r1, r4}
 8000792:	6812      	ldr	r2, [r2, #0]
 8000794:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000796:	197b      	adds	r3, r7, r5
 8000798:	2100      	movs	r1, #0
 800079a:	0018      	movs	r0, r3
 800079c:	f003 fa1f 	bl	8003bde <osThreadCreate>
 80007a0:	0002      	movs	r2, r0
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <main+0xb4>)
 80007a4:	601a      	str	r2, [r3, #0]

  /* definition and creation of VisualTask */
  osThreadDef(VisualTask, StartVisualTask, osPriorityNormal, 0, 128);
 80007a6:	2520      	movs	r5, #32
 80007a8:	197b      	adds	r3, r7, r5
 80007aa:	4a15      	ldr	r2, [pc, #84]	; (8000800 <main+0xb8>)
 80007ac:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007ae:	c313      	stmia	r3!, {r0, r1, r4}
 80007b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007b2:	c313      	stmia	r3!, {r0, r1, r4}
 80007b4:	6812      	ldr	r2, [r2, #0]
 80007b6:	601a      	str	r2, [r3, #0]
  VisualTaskHandle = osThreadCreate(osThread(VisualTask), NULL);
 80007b8:	197b      	adds	r3, r7, r5
 80007ba:	2100      	movs	r1, #0
 80007bc:	0018      	movs	r0, r3
 80007be:	f003 fa0e 	bl	8003bde <osThreadCreate>
 80007c2:	0002      	movs	r2, r0
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <main+0xbc>)
 80007c6:	601a      	str	r2, [r3, #0]

  /* definition and creation of AcceleroTask */
  osThreadDef(AcceleroTask, StartAcceleroTask, osPriorityNormal, 0, 128);
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	4a0f      	ldr	r2, [pc, #60]	; (8000808 <main+0xc0>)
 80007cc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007ce:	c313      	stmia	r3!, {r0, r1, r4}
 80007d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80007d2:	c313      	stmia	r3!, {r0, r1, r4}
 80007d4:	6812      	ldr	r2, [r2, #0]
 80007d6:	601a      	str	r2, [r3, #0]
  AcceleroTaskHandle = osThreadCreate(osThread(AcceleroTask), NULL);
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2100      	movs	r1, #0
 80007dc:	0018      	movs	r0, r3
 80007de:	f003 f9fe 	bl	8003bde <osThreadCreate>
 80007e2:	0002      	movs	r2, r0
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <main+0xc4>)
 80007e6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007e8:	f003 f9f1 	bl	8003bce <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007ec:	e7fe      	b.n	80007ec <main+0xa4>
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	08006700 	.word	0x08006700
 80007f4:	20000458 	.word	0x20000458
 80007f8:	0800671c 	.word	0x0800671c
 80007fc:	2000044c 	.word	0x2000044c
 8000800:	08006744 	.word	0x08006744
 8000804:	20000450 	.word	0x20000450
 8000808:	08006770 	.word	0x08006770
 800080c:	20000454 	.word	0x20000454

08000810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b095      	sub	sp, #84	; 0x54
 8000814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000816:	2420      	movs	r4, #32
 8000818:	193b      	adds	r3, r7, r4
 800081a:	0018      	movs	r0, r3
 800081c:	2330      	movs	r3, #48	; 0x30
 800081e:	001a      	movs	r2, r3
 8000820:	2100      	movs	r1, #0
 8000822:	f005 f8b1 	bl	8005988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000826:	2310      	movs	r3, #16
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	2310      	movs	r3, #16
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f005 f8a9 	bl	8005988 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000836:	003b      	movs	r3, r7
 8000838:	0018      	movs	r0, r3
 800083a:	2310      	movs	r3, #16
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f005 f8a2 	bl	8005988 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000844:	0021      	movs	r1, r4
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2202      	movs	r2, #2
 800084a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2201      	movs	r2, #1
 8000850:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000852:	187b      	adds	r3, r7, r1
 8000854:	2210      	movs	r2, #16
 8000856:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2202      	movs	r2, #2
 800085c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2200      	movs	r2, #0
 8000862:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	22a0      	movs	r2, #160	; 0xa0
 8000868:	0392      	lsls	r2, r2, #14
 800086a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2200      	movs	r2, #0
 8000870:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000872:	187b      	adds	r3, r7, r1
 8000874:	0018      	movs	r0, r3
 8000876:	f001 fdcf 	bl	8002418 <HAL_RCC_OscConfig>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800087e:	f000 fa2f 	bl	8000ce0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000882:	2110      	movs	r1, #16
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2207      	movs	r2, #7
 8000888:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2202      	movs	r2, #2
 800088e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2200      	movs	r2, #0
 8000894:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2200      	movs	r2, #0
 800089a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2101      	movs	r1, #1
 80008a0:	0018      	movs	r0, r3
 80008a2:	f002 f8d3 	bl	8002a4c <HAL_RCC_ClockConfig>
 80008a6:	1e03      	subs	r3, r0, #0
 80008a8:	d001      	beq.n	80008ae <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008aa:	f000 fa19 	bl	8000ce0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008ae:	003b      	movs	r3, r7
 80008b0:	2220      	movs	r2, #32
 80008b2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80008b4:	003b      	movs	r3, r7
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008ba:	003b      	movs	r3, r7
 80008bc:	0018      	movs	r0, r3
 80008be:	f002 fa41 	bl	8002d44 <HAL_RCCEx_PeriphCLKConfig>
 80008c2:	1e03      	subs	r3, r0, #0
 80008c4:	d001      	beq.n	80008ca <SystemClock_Config+0xba>
  {
    Error_Handler();
 80008c6:	f000 fa0b 	bl	8000ce0 <Error_Handler>
  }
}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	46bd      	mov	sp, r7
 80008ce:	b015      	add	sp, #84	; 0x54
 80008d0:	bd90      	pop	{r4, r7, pc}
	...

080008d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008d8:	4b1b      	ldr	r3, [pc, #108]	; (8000948 <MX_I2C1_Init+0x74>)
 80008da:	4a1c      	ldr	r2, [pc, #112]	; (800094c <MX_I2C1_Init+0x78>)
 80008dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80008de:	4b1a      	ldr	r3, [pc, #104]	; (8000948 <MX_I2C1_Init+0x74>)
 80008e0:	4a1b      	ldr	r2, [pc, #108]	; (8000950 <MX_I2C1_Init+0x7c>)
 80008e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008e4:	4b18      	ldr	r3, [pc, #96]	; (8000948 <MX_I2C1_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ea:	4b17      	ldr	r3, [pc, #92]	; (8000948 <MX_I2C1_Init+0x74>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008f0:	4b15      	ldr	r3, [pc, #84]	; (8000948 <MX_I2C1_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008f6:	4b14      	ldr	r3, [pc, #80]	; (8000948 <MX_I2C1_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008fc:	4b12      	ldr	r3, [pc, #72]	; (8000948 <MX_I2C1_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000902:	4b11      	ldr	r3, [pc, #68]	; (8000948 <MX_I2C1_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000908:	4b0f      	ldr	r3, [pc, #60]	; (8000948 <MX_I2C1_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800090e:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <MX_I2C1_Init+0x74>)
 8000910:	0018      	movs	r0, r3
 8000912:	f000 ff9f 	bl	8001854 <HAL_I2C_Init>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800091a:	f000 f9e1 	bl	8000ce0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800091e:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <MX_I2C1_Init+0x74>)
 8000920:	2100      	movs	r1, #0
 8000922:	0018      	movs	r0, r3
 8000924:	f001 fce0 	bl	80022e8 <HAL_I2CEx_ConfigAnalogFilter>
 8000928:	1e03      	subs	r3, r0, #0
 800092a:	d001      	beq.n	8000930 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800092c:	f000 f9d8 	bl	8000ce0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000930:	4b05      	ldr	r3, [pc, #20]	; (8000948 <MX_I2C1_Init+0x74>)
 8000932:	2100      	movs	r1, #0
 8000934:	0018      	movs	r0, r3
 8000936:	f001 fd23 	bl	8002380 <HAL_I2CEx_ConfigDigitalFilter>
 800093a:	1e03      	subs	r3, r0, #0
 800093c:	d001      	beq.n	8000942 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800093e:	f000 f9cf 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	20000338 	.word	0x20000338
 800094c:	40005400 	.word	0x40005400
 8000950:	2000090e 	.word	0x2000090e

08000954 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000958:	4b14      	ldr	r3, [pc, #80]	; (80009ac <MX_USART2_UART_Init+0x58>)
 800095a:	4a15      	ldr	r2, [pc, #84]	; (80009b0 <MX_USART2_UART_Init+0x5c>)
 800095c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800095e:	4b13      	ldr	r3, [pc, #76]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000960:	2296      	movs	r2, #150	; 0x96
 8000962:	0212      	lsls	r2, r2, #8
 8000964:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800096c:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <MX_USART2_UART_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000972:	4b0e      	ldr	r3, [pc, #56]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000978:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <MX_USART2_UART_Init+0x58>)
 800097a:	220c      	movs	r2, #12
 800097c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097e:	4b0b      	ldr	r3, [pc, #44]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000984:	4b09      	ldr	r3, [pc, #36]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098a:	4b08      	ldr	r3, [pc, #32]	; (80009ac <MX_USART2_UART_Init+0x58>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000996:	4b05      	ldr	r3, [pc, #20]	; (80009ac <MX_USART2_UART_Init+0x58>)
 8000998:	0018      	movs	r0, r3
 800099a:	f002 fd01 	bl	80033a0 <HAL_UART_Init>
 800099e:	1e03      	subs	r3, r0, #0
 80009a0:	d001      	beq.n	80009a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009a2:	f000 f99d 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000384 	.word	0x20000384
 80009b0:	40004400 	.word	0x40004400

080009b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009ba:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <MX_DMA_Init+0x38>)
 80009bc:	695a      	ldr	r2, [r3, #20]
 80009be:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <MX_DMA_Init+0x38>)
 80009c0:	2101      	movs	r1, #1
 80009c2:	430a      	orrs	r2, r1
 80009c4:	615a      	str	r2, [r3, #20]
 80009c6:	4b09      	ldr	r3, [pc, #36]	; (80009ec <MX_DMA_Init+0x38>)
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	2201      	movs	r2, #1
 80009cc:	4013      	ands	r3, r2
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2103      	movs	r1, #3
 80009d6:	200b      	movs	r0, #11
 80009d8:	f000 fc82 	bl	80012e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80009dc:	200b      	movs	r0, #11
 80009de:	f000 fc94 	bl	800130a <HAL_NVIC_EnableIRQ>

}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	b002      	add	sp, #8
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	40021000 	.word	0x40021000

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b590      	push	{r4, r7, lr}
 80009f2:	b08b      	sub	sp, #44	; 0x2c
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	2414      	movs	r4, #20
 80009f8:	193b      	adds	r3, r7, r4
 80009fa:	0018      	movs	r0, r3
 80009fc:	2314      	movs	r3, #20
 80009fe:	001a      	movs	r2, r3
 8000a00:	2100      	movs	r1, #0
 8000a02:	f004 ffc1 	bl	8005988 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	4b40      	ldr	r3, [pc, #256]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	4b3f      	ldr	r3, [pc, #252]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a0c:	2180      	movs	r1, #128	; 0x80
 8000a0e:	0309      	lsls	r1, r1, #12
 8000a10:	430a      	orrs	r2, r1
 8000a12:	615a      	str	r2, [r3, #20]
 8000a14:	4b3c      	ldr	r3, [pc, #240]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a16:	695a      	ldr	r2, [r3, #20]
 8000a18:	2380      	movs	r3, #128	; 0x80
 8000a1a:	031b      	lsls	r3, r3, #12
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a22:	4b39      	ldr	r3, [pc, #228]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a24:	695a      	ldr	r2, [r3, #20]
 8000a26:	4b38      	ldr	r3, [pc, #224]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a28:	2180      	movs	r1, #128	; 0x80
 8000a2a:	03c9      	lsls	r1, r1, #15
 8000a2c:	430a      	orrs	r2, r1
 8000a2e:	615a      	str	r2, [r3, #20]
 8000a30:	4b35      	ldr	r3, [pc, #212]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a32:	695a      	ldr	r2, [r3, #20]
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	03db      	lsls	r3, r3, #15
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	4b32      	ldr	r3, [pc, #200]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a40:	695a      	ldr	r2, [r3, #20]
 8000a42:	4b31      	ldr	r3, [pc, #196]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a44:	2180      	movs	r1, #128	; 0x80
 8000a46:	0289      	lsls	r1, r1, #10
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	615a      	str	r2, [r3, #20]
 8000a4c:	4b2e      	ldr	r3, [pc, #184]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a4e:	695a      	ldr	r2, [r3, #20]
 8000a50:	2380      	movs	r3, #128	; 0x80
 8000a52:	029b      	lsls	r3, r3, #10
 8000a54:	4013      	ands	r3, r2
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	4b2b      	ldr	r3, [pc, #172]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a5c:	695a      	ldr	r2, [r3, #20]
 8000a5e:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a60:	2180      	movs	r1, #128	; 0x80
 8000a62:	02c9      	lsls	r1, r1, #11
 8000a64:	430a      	orrs	r2, r1
 8000a66:	615a      	str	r2, [r3, #20]
 8000a68:	4b27      	ldr	r3, [pc, #156]	; (8000b08 <MX_GPIO_Init+0x118>)
 8000a6a:	695a      	ldr	r2, [r3, #20]
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	02db      	lsls	r3, r3, #11
 8000a70:	4013      	ands	r3, r2
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a76:	2390      	movs	r3, #144	; 0x90
 8000a78:	05db      	lsls	r3, r3, #23
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2130      	movs	r1, #48	; 0x30
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f000 feca 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000a84:	4b21      	ldr	r3, [pc, #132]	; (8000b0c <MX_GPIO_Init+0x11c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	2101      	movs	r1, #1
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f000 fec4 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	2280      	movs	r2, #128	; 0x80
 8000a94:	0192      	lsls	r2, r2, #6
 8000a96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	2284      	movs	r2, #132	; 0x84
 8000a9c:	0392      	lsls	r2, r2, #14
 8000a9e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa6:	193b      	adds	r3, r7, r4
 8000aa8:	4a19      	ldr	r2, [pc, #100]	; (8000b10 <MX_GPIO_Init+0x120>)
 8000aaa:	0019      	movs	r1, r3
 8000aac:	0010      	movs	r0, r2
 8000aae:	f000 fd43 	bl	8001538 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 8000ab2:	193b      	adds	r3, r7, r4
 8000ab4:	2230      	movs	r2, #48	; 0x30
 8000ab6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	2201      	movs	r2, #1
 8000abc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	193b      	adds	r3, r7, r4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	193b      	adds	r3, r7, r4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aca:	193a      	adds	r2, r7, r4
 8000acc:	2390      	movs	r3, #144	; 0x90
 8000ace:	05db      	lsls	r3, r3, #23
 8000ad0:	0011      	movs	r1, r2
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f000 fd30 	bl	8001538 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000ad8:	0021      	movs	r1, r4
 8000ada:	187b      	adds	r3, r7, r1
 8000adc:	2201      	movs	r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	4a05      	ldr	r2, [pc, #20]	; (8000b0c <MX_GPIO_Init+0x11c>)
 8000af6:	0019      	movs	r1, r3
 8000af8:	0010      	movs	r0, r2
 8000afa:	f000 fd1d 	bl	8001538 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b00b      	add	sp, #44	; 0x2c
 8000b04:	bd90      	pop	{r4, r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	48000400 	.word	0x48000400
 8000b10:	48000800 	.word	0x48000800

08000b14 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f003 f8ab 	bl	8003c78 <osDelay>
 8000b22:	e7fb      	b.n	8000b1c <StartDefaultTask+0x8>

08000b24 <StartVisualTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVisualTask */
void StartVisualTask(void const * argument)
{
 8000b24:	b590      	push	{r4, r7, lr}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
		int16_t msg;

		if (xQueueReceive(xVisualQueueHandle, &msg, portMAX_DELAY)) {
 8000b2c:	4b22      	ldr	r3, [pc, #136]	; (8000bb8 <StartVisualTask+0x94>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2201      	movs	r2, #1
 8000b32:	4252      	negs	r2, r2
 8000b34:	240e      	movs	r4, #14
 8000b36:	1939      	adds	r1, r7, r4
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f003 fb3d 	bl	80041b8 <xQueueReceive>
 8000b3e:	1e03      	subs	r3, r0, #0
 8000b40:	d036      	beq.n	8000bb0 <StartVisualTask+0x8c>
			if (msg < -1000) {
 8000b42:	193b      	adds	r3, r7, r4
 8000b44:	2200      	movs	r2, #0
 8000b46:	5e9b      	ldrsh	r3, [r3, r2]
 8000b48:	4a1c      	ldr	r2, [pc, #112]	; (8000bbc <StartVisualTask+0x98>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	da0d      	bge.n	8000b6a <StartVisualTask+0x46>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000b4e:	2390      	movs	r3, #144	; 0x90
 8000b50:	05db      	lsls	r3, r3, #23
 8000b52:	2201      	movs	r2, #1
 8000b54:	2110      	movs	r1, #16
 8000b56:	0018      	movs	r0, r3
 8000b58:	f000 fe5e 	bl	8001818 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000b5c:	4b18      	ldr	r3, [pc, #96]	; (8000bc0 <StartVisualTask+0x9c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2101      	movs	r1, #1
 8000b62:	0018      	movs	r0, r3
 8000b64:	f000 fe58 	bl	8001818 <HAL_GPIO_WritePin>
 8000b68:	e022      	b.n	8000bb0 <StartVisualTask+0x8c>
			} else if (msg > 1000) {
 8000b6a:	230e      	movs	r3, #14
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2200      	movs	r2, #0
 8000b70:	5e9a      	ldrsh	r2, [r3, r2]
 8000b72:	23fa      	movs	r3, #250	; 0xfa
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	429a      	cmp	r2, r3
 8000b78:	dd0d      	ble.n	8000b96 <StartVisualTask+0x72>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000b7a:	2390      	movs	r3, #144	; 0x90
 8000b7c:	05db      	lsls	r3, r3, #23
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2110      	movs	r1, #16
 8000b82:	0018      	movs	r0, r3
 8000b84:	f000 fe48 	bl	8001818 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000b88:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <StartVisualTask+0x9c>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f000 fe42 	bl	8001818 <HAL_GPIO_WritePin>
 8000b94:	e00c      	b.n	8000bb0 <StartVisualTask+0x8c>
			} else {
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000b96:	2390      	movs	r3, #144	; 0x90
 8000b98:	05db      	lsls	r3, r3, #23
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2110      	movs	r1, #16
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f000 fe3a 	bl	8001818 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <StartVisualTask+0x9c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2101      	movs	r1, #1
 8000baa:	0018      	movs	r0, r3
 8000bac:	f000 fe34 	bl	8001818 <HAL_GPIO_WritePin>
			}

		}


		osDelay(1);
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f003 f861 	bl	8003c78 <osDelay>
  {
 8000bb6:	e7b9      	b.n	8000b2c <StartVisualTask+0x8>
 8000bb8:	20000458 	.word	0x20000458
 8000bbc:	fffffc18 	.word	0xfffffc18
 8000bc0:	48000400 	.word	0x48000400

08000bc4 <StartAcceleroTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAcceleroTask */
void StartAcceleroTask(void const * argument)
{
 8000bc4:	b590      	push	{r4, r7, lr}
 8000bc6:	b087      	sub	sp, #28
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAcceleroTask */
	// Check device ID
	uint8_t whoamI = 0;
 8000bcc:	2116      	movs	r1, #22
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
	lis2dw12_device_id_get(&lis2dw12, &whoamI);
 8000bd4:	000c      	movs	r4, r1
 8000bd6:	187a      	adds	r2, r7, r1
 8000bd8:	4b32      	ldr	r3, [pc, #200]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000bda:	0011      	movs	r1, r2
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f7ff fcfa 	bl	80005d6 <lis2dw12_device_id_get>
	printf("LIS2DW12_ID %s\n", (whoamI == LIS2DW12_ID) ? "OK" : "FAIL");
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b44      	cmp	r3, #68	; 0x44
 8000be8:	d101      	bne.n	8000bee <StartAcceleroTask+0x2a>
 8000bea:	4b2f      	ldr	r3, [pc, #188]	; (8000ca8 <StartAcceleroTask+0xe4>)
 8000bec:	e000      	b.n	8000bf0 <StartAcceleroTask+0x2c>
 8000bee:	4b2f      	ldr	r3, [pc, #188]	; (8000cac <StartAcceleroTask+0xe8>)
 8000bf0:	4a2f      	ldr	r2, [pc, #188]	; (8000cb0 <StartAcceleroTask+0xec>)
 8000bf2:	0019      	movs	r1, r3
 8000bf4:	0010      	movs	r0, r2
 8000bf6:	f004 fe6b 	bl	80058d0 <iprintf>


	lis2dw12_full_scale_set(&lis2dw12, LIS2DW12_2g);
 8000bfa:	4b2a      	ldr	r3, [pc, #168]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f7ff fc66 	bl	80004d0 <lis2dw12_full_scale_set>
	lis2dw12_power_mode_set(&lis2dw12, LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2);
 8000c04:	4b27      	ldr	r3, [pc, #156]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000c06:	2111      	movs	r1, #17
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f7ff fb6d 	bl	80002e8 <lis2dw12_power_mode_set>
	lis2dw12_block_data_update_set(&lis2dw12, PROPERTY_ENABLE);
 8000c0e:	4b25      	ldr	r3, [pc, #148]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000c10:	2101      	movs	r1, #1
 8000c12:	0018      	movs	r0, r3
 8000c14:	f7ff fc2c 	bl	8000470 <lis2dw12_block_data_update_set>
	lis2dw12_fifo_mode_set(&lis2dw12, LIS2DW12_STREAM_MODE); // enable continuous FIFO
 8000c18:	4b22      	ldr	r3, [pc, #136]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000c1a:	2106      	movs	r1, #6
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f7ff fcec 	bl	80005fa <lis2dw12_fifo_mode_set>
	lis2dw12_data_rate_set(&lis2dw12, LIS2DW12_XL_ODR_25Hz); // enable part from power-down
 8000c22:	4b20      	ldr	r3, [pc, #128]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000c24:	2103      	movs	r1, #3
 8000c26:	0018      	movs	r0, r3
 8000c28:	f7ff fbca 	bl	80003c0 <lis2dw12_data_rate_set>
  for(;;)
  {
		uint8_t samples;
		int16_t raw_acceleration[3];

		lis2dw12_fifo_data_level_get(&lis2dw12, &samples);
 8000c2c:	2315      	movs	r3, #21
 8000c2e:	18fa      	adds	r2, r7, r3
 8000c30:	4b1c      	ldr	r3, [pc, #112]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000c32:	0011      	movs	r1, r2
 8000c34:	0018      	movs	r0, r3
 8000c36:	f7ff fd0e 	bl	8000656 <lis2dw12_fifo_data_level_get>

		for (uint8_t i = 0; i < samples; i++) {
 8000c3a:	2317      	movs	r3, #23
 8000c3c:	18fb      	adds	r3, r7, r3
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
 8000c42:	e00c      	b.n	8000c5e <StartAcceleroTask+0x9a>
			// Read acceleration data
			lis2dw12_acceleration_raw_get(&lis2dw12, raw_acceleration);
 8000c44:	230c      	movs	r3, #12
 8000c46:	18fa      	adds	r2, r7, r3
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <StartAcceleroTask+0xe0>)
 8000c4a:	0011      	movs	r1, r2
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f7ff fc6f 	bl	8000530 <lis2dw12_acceleration_raw_get>
		for (uint8_t i = 0; i < samples; i++) {
 8000c52:	2117      	movs	r1, #23
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	781a      	ldrb	r2, [r3, #0]
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	3201      	adds	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	2315      	movs	r3, #21
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	2217      	movs	r2, #23
 8000c66:	18ba      	adds	r2, r7, r2
 8000c68:	7812      	ldrb	r2, [r2, #0]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d3ea      	bcc.n	8000c44 <StartAcceleroTask+0x80>
		}

		printf("X=%d Y=%d Z=%d\n", raw_acceleration[0], raw_acceleration[1], raw_acceleration[2]);
 8000c6e:	240c      	movs	r4, #12
 8000c70:	193b      	adds	r3, r7, r4
 8000c72:	2200      	movs	r2, #0
 8000c74:	5e9b      	ldrsh	r3, [r3, r2]
 8000c76:	0019      	movs	r1, r3
 8000c78:	193b      	adds	r3, r7, r4
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	5e9b      	ldrsh	r3, [r3, r2]
 8000c7e:	001a      	movs	r2, r3
 8000c80:	193b      	adds	r3, r7, r4
 8000c82:	2004      	movs	r0, #4
 8000c84:	5e1b      	ldrsh	r3, [r3, r0]
 8000c86:	480b      	ldr	r0, [pc, #44]	; (8000cb4 <StartAcceleroTask+0xf0>)
 8000c88:	f004 fe22 	bl	80058d0 <iprintf>

		xQueueSend(xVisualQueueHandle, &raw_acceleration[0], 0);
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <StartAcceleroTask+0xf4>)
 8000c8e:	6818      	ldr	r0, [r3, #0]
 8000c90:	1939      	adds	r1, r7, r4
 8000c92:	2300      	movs	r3, #0
 8000c94:	2200      	movs	r2, #0
 8000c96:	f003 f9cb 	bl	8004030 <xQueueGenericSend>
		osDelay(100);
 8000c9a:	2064      	movs	r0, #100	; 0x64
 8000c9c:	f002 ffec 	bl	8003c78 <osDelay>
  {
 8000ca0:	e7c4      	b.n	8000c2c <StartAcceleroTask+0x68>
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	0800678c 	.word	0x0800678c
 8000cac:	08006790 	.word	0x08006790
 8000cb0:	08006798 	.word	0x08006798
 8000cb4:	080067a8 	.word	0x080067a8
 8000cb8:	20000458 	.word	0x20000458

08000cbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a04      	ldr	r2, [pc, #16]	; (8000cdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d101      	bne.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000cce:	f000 fa63 	bl	8001198 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	40002000 	.word	0x40002000

08000ce0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce4:	b672      	cpsid	i
}
 8000ce6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce8:	e7fe      	b.n	8000ce8 <Error_Handler+0x8>
	...

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <HAL_MspInit+0x50>)
 8000cf4:	699a      	ldr	r2, [r3, #24]
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_MspInit+0x50>)
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	619a      	str	r2, [r3, #24]
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <HAL_MspInit+0x50>)
 8000d00:	699b      	ldr	r3, [r3, #24]
 8000d02:	2201      	movs	r2, #1
 8000d04:	4013      	ands	r3, r2
 8000d06:	607b      	str	r3, [r7, #4]
 8000d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <HAL_MspInit+0x50>)
 8000d0c:	69da      	ldr	r2, [r3, #28]
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_MspInit+0x50>)
 8000d10:	2180      	movs	r1, #128	; 0x80
 8000d12:	0549      	lsls	r1, r1, #21
 8000d14:	430a      	orrs	r2, r1
 8000d16:	61da      	str	r2, [r3, #28]
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_MspInit+0x50>)
 8000d1a:	69da      	ldr	r2, [r3, #28]
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	055b      	lsls	r3, r3, #21
 8000d20:	4013      	ands	r3, r2
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000d26:	2302      	movs	r3, #2
 8000d28:	425b      	negs	r3, r3
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2103      	movs	r1, #3
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f000 fad6 	bl	80012e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b002      	add	sp, #8
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d40:	b590      	push	{r4, r7, lr}
 8000d42:	b08b      	sub	sp, #44	; 0x2c
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	2414      	movs	r4, #20
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	2314      	movs	r3, #20
 8000d50:	001a      	movs	r2, r3
 8000d52:	2100      	movs	r1, #0
 8000d54:	f004 fe18 	bl	8005988 <memset>
  if(hi2c->Instance==I2C1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a1c      	ldr	r2, [pc, #112]	; (8000dd0 <HAL_I2C_MspInit+0x90>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d132      	bne.n	8000dc8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <HAL_I2C_MspInit+0x94>)
 8000d64:	695a      	ldr	r2, [r3, #20]
 8000d66:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <HAL_I2C_MspInit+0x94>)
 8000d68:	2180      	movs	r1, #128	; 0x80
 8000d6a:	02c9      	lsls	r1, r1, #11
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	615a      	str	r2, [r3, #20]
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <HAL_I2C_MspInit+0x94>)
 8000d72:	695a      	ldr	r2, [r3, #20]
 8000d74:	2380      	movs	r3, #128	; 0x80
 8000d76:	02db      	lsls	r3, r3, #11
 8000d78:	4013      	ands	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
 8000d7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d7e:	193b      	adds	r3, r7, r4
 8000d80:	22c0      	movs	r2, #192	; 0xc0
 8000d82:	0092      	lsls	r2, r2, #2
 8000d84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d86:	0021      	movs	r1, r4
 8000d88:	187b      	adds	r3, r7, r1
 8000d8a:	2212      	movs	r2, #18
 8000d8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	187b      	adds	r3, r7, r1
 8000d90:	2200      	movs	r2, #0
 8000d92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d94:	187b      	adds	r3, r7, r1
 8000d96:	2203      	movs	r2, #3
 8000d98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	4a0d      	ldr	r2, [pc, #52]	; (8000dd8 <HAL_I2C_MspInit+0x98>)
 8000da4:	0019      	movs	r1, r3
 8000da6:	0010      	movs	r0, r2
 8000da8:	f000 fbc6 	bl	8001538 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dac:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <HAL_I2C_MspInit+0x94>)
 8000dae:	69da      	ldr	r2, [r3, #28]
 8000db0:	4b08      	ldr	r3, [pc, #32]	; (8000dd4 <HAL_I2C_MspInit+0x94>)
 8000db2:	2180      	movs	r1, #128	; 0x80
 8000db4:	0389      	lsls	r1, r1, #14
 8000db6:	430a      	orrs	r2, r1
 8000db8:	61da      	str	r2, [r3, #28]
 8000dba:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <HAL_I2C_MspInit+0x94>)
 8000dbc:	69da      	ldr	r2, [r3, #28]
 8000dbe:	2380      	movs	r3, #128	; 0x80
 8000dc0:	039b      	lsls	r3, r3, #14
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000dc8:	46c0      	nop			; (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b00b      	add	sp, #44	; 0x2c
 8000dce:	bd90      	pop	{r4, r7, pc}
 8000dd0:	40005400 	.word	0x40005400
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	48000400 	.word	0x48000400

08000ddc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ddc:	b590      	push	{r4, r7, lr}
 8000dde:	b08b      	sub	sp, #44	; 0x2c
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	2414      	movs	r4, #20
 8000de6:	193b      	adds	r3, r7, r4
 8000de8:	0018      	movs	r0, r3
 8000dea:	2314      	movs	r3, #20
 8000dec:	001a      	movs	r2, r3
 8000dee:	2100      	movs	r1, #0
 8000df0:	f004 fdca 	bl	8005988 <memset>
  if(huart->Instance==USART2)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a2f      	ldr	r2, [pc, #188]	; (8000eb8 <HAL_UART_MspInit+0xdc>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d158      	bne.n	8000eb0 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dfe:	4b2f      	ldr	r3, [pc, #188]	; (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e00:	69da      	ldr	r2, [r3, #28]
 8000e02:	4b2e      	ldr	r3, [pc, #184]	; (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e04:	2180      	movs	r1, #128	; 0x80
 8000e06:	0289      	lsls	r1, r1, #10
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	61da      	str	r2, [r3, #28]
 8000e0c:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e0e:	69da      	ldr	r2, [r3, #28]
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	029b      	lsls	r3, r3, #10
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1a:	4b28      	ldr	r3, [pc, #160]	; (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e1c:	695a      	ldr	r2, [r3, #20]
 8000e1e:	4b27      	ldr	r3, [pc, #156]	; (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e20:	2180      	movs	r1, #128	; 0x80
 8000e22:	0289      	lsls	r1, r1, #10
 8000e24:	430a      	orrs	r2, r1
 8000e26:	615a      	str	r2, [r3, #20]
 8000e28:	4b24      	ldr	r3, [pc, #144]	; (8000ebc <HAL_UART_MspInit+0xe0>)
 8000e2a:	695a      	ldr	r2, [r3, #20]
 8000e2c:	2380      	movs	r3, #128	; 0x80
 8000e2e:	029b      	lsls	r3, r3, #10
 8000e30:	4013      	ands	r3, r2
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e36:	0021      	movs	r1, r4
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	2202      	movs	r2, #2
 8000e42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	187b      	adds	r3, r7, r1
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4a:	187b      	adds	r3, r7, r1
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000e50:	187b      	adds	r3, r7, r1
 8000e52:	2201      	movs	r2, #1
 8000e54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	187a      	adds	r2, r7, r1
 8000e58:	2390      	movs	r3, #144	; 0x90
 8000e5a:	05db      	lsls	r3, r3, #23
 8000e5c:	0011      	movs	r1, r2
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f000 fb6a 	bl	8001538 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8000e64:	4b16      	ldr	r3, [pc, #88]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e66:	4a17      	ldr	r2, [pc, #92]	; (8000ec4 <HAL_UART_MspInit+0xe8>)
 8000e68:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e6a:	4b15      	ldr	r3, [pc, #84]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e70:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e76:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e78:	2280      	movs	r2, #128	; 0x80
 8000e7a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e82:	4b0f      	ldr	r3, [pc, #60]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000e88:	4b0d      	ldr	r3, [pc, #52]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e8a:	2220      	movs	r2, #32
 8000e8c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000e94:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000e96:	0018      	movs	r0, r3
 8000e98:	f000 fa48 	bl	800132c <HAL_DMA_Init>
 8000e9c:	1e03      	subs	r3, r0, #0
 8000e9e:	d001      	beq.n	8000ea4 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000ea0:	f7ff ff1e 	bl	8000ce0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a06      	ldr	r2, [pc, #24]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000ea8:	671a      	str	r2, [r3, #112]	; 0x70
 8000eaa:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <HAL_UART_MspInit+0xe4>)
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000eb0:	46c0      	nop			; (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b00b      	add	sp, #44	; 0x2c
 8000eb6:	bd90      	pop	{r4, r7, pc}
 8000eb8:	40004400 	.word	0x40004400
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	20000408 	.word	0x20000408
 8000ec4:	40020058 	.word	0x40020058

08000ec8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec8:	b5b0      	push	{r4, r5, r7, lr}
 8000eca:	b08c      	sub	sp, #48	; 0x30
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8000ed8:	4b38      	ldr	r3, [pc, #224]	; (8000fbc <HAL_InitTick+0xf4>)
 8000eda:	69da      	ldr	r2, [r3, #28]
 8000edc:	4b37      	ldr	r3, [pc, #220]	; (8000fbc <HAL_InitTick+0xf4>)
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	0049      	lsls	r1, r1, #1
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	61da      	str	r2, [r3, #28]
 8000ee6:	4b35      	ldr	r3, [pc, #212]	; (8000fbc <HAL_InitTick+0xf4>)
 8000ee8:	69da      	ldr	r2, [r3, #28]
 8000eea:	2380      	movs	r3, #128	; 0x80
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	4013      	ands	r3, r2
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ef4:	230c      	movs	r3, #12
 8000ef6:	18fa      	adds	r2, r7, r3
 8000ef8:	2410      	movs	r4, #16
 8000efa:	193b      	adds	r3, r7, r4
 8000efc:	0011      	movs	r1, r2
 8000efe:	0018      	movs	r0, r3
 8000f00:	f001 fef6 	bl	8002cf0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f04:	193b      	adds	r3, r7, r4
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d104      	bne.n	8000f1a <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f10:	f001 fed8 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 8000f14:	0003      	movs	r3, r0
 8000f16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f18:	e004      	b.n	8000f24 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000f1a:	f001 fed3 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 8000f1e:	0003      	movs	r3, r0
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f26:	4926      	ldr	r1, [pc, #152]	; (8000fc0 <HAL_InitTick+0xf8>)
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f7ff f8f7 	bl	800011c <__udivsi3>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	3b01      	subs	r3, #1
 8000f32:	623b      	str	r3, [r7, #32]

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8000f34:	4b23      	ldr	r3, [pc, #140]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f36:	4a24      	ldr	r2, [pc, #144]	; (8000fc8 <HAL_InitTick+0x100>)
 8000f38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8000f3a:	4b22      	ldr	r3, [pc, #136]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f3c:	4a23      	ldr	r2, [pc, #140]	; (8000fcc <HAL_InitTick+0x104>)
 8000f3e:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8000f40:	4b20      	ldr	r3, [pc, #128]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f42:	6a3a      	ldr	r2, [r7, #32]
 8000f44:	605a      	str	r2, [r3, #4]
  htim14.Init.ClockDivision = 0;
 8000f46:	4b1f      	ldr	r3, [pc, #124]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f4c:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f52:	4b1c      	ldr	r3, [pc, #112]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8000f58:	252b      	movs	r5, #43	; 0x2b
 8000f5a:	197c      	adds	r4, r7, r5
 8000f5c:	4b19      	ldr	r3, [pc, #100]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f001 ffbe 	bl	8002ee0 <HAL_TIM_Base_Init>
 8000f64:	0003      	movs	r3, r0
 8000f66:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000f68:	197b      	adds	r3, r7, r5
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d11e      	bne.n	8000fae <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8000f70:	197c      	adds	r4, r7, r5
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <HAL_InitTick+0xfc>)
 8000f74:	0018      	movs	r0, r3
 8000f76:	f002 f80b 	bl	8002f90 <HAL_TIM_Base_Start_IT>
 8000f7a:	0003      	movs	r3, r0
 8000f7c:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000f7e:	197b      	adds	r3, r7, r5
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d113      	bne.n	8000fae <HAL_InitTick+0xe6>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000f86:	2013      	movs	r0, #19
 8000f88:	f000 f9bf 	bl	800130a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b03      	cmp	r3, #3
 8000f90:	d809      	bhi.n	8000fa6 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM14_IRQn, TickPriority, 0U);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	0019      	movs	r1, r3
 8000f98:	2013      	movs	r0, #19
 8000f9a:	f000 f9a1 	bl	80012e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f9e:	4b0c      	ldr	r3, [pc, #48]	; (8000fd0 <HAL_InitTick+0x108>)
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	e003      	b.n	8000fae <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000fa6:	232b      	movs	r3, #43	; 0x2b
 8000fa8:	18fb      	adds	r3, r7, r3
 8000faa:	2201      	movs	r2, #1
 8000fac:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000fae:	232b      	movs	r3, #43	; 0x2b
 8000fb0:	18fb      	adds	r3, r7, r3
 8000fb2:	781b      	ldrb	r3, [r3, #0]
}
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b00c      	add	sp, #48	; 0x30
 8000fba:	bdb0      	pop	{r4, r5, r7, pc}
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	000f4240 	.word	0x000f4240
 8000fc4:	2000045c 	.word	0x2000045c
 8000fc8:	40002000 	.word	0x40002000
 8000fcc:	000003e7 	.word	0x000003e7
 8000fd0:	20000014 	.word	0x20000014

08000fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <NMI_Handler+0x4>

08000fda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fde:	e7fe      	b.n	8000fde <HardFault_Handler+0x4>

08000fe0 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000fe4:	4b03      	ldr	r3, [pc, #12]	; (8000ff4 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f000 f9e8 	bl	80013bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000fec:	46c0      	nop			; (mov r8, r8)
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	20000408 	.word	0x20000408

08000ff8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <TIM14_IRQHandler+0x14>)
 8000ffe:	0018      	movs	r0, r3
 8001000:	f002 f812 	bl	8003028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001004:	46c0      	nop			; (mov r8, r8)
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	2000045c 	.word	0x2000045c

08001010 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e00a      	b.n	8001038 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001022:	e000      	b.n	8001026 <_read+0x16>
 8001024:	bf00      	nop
 8001026:	0001      	movs	r1, r0
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	1c5a      	adds	r2, r3, #1
 800102c:	60ba      	str	r2, [r7, #8]
 800102e:	b2ca      	uxtb	r2, r1
 8001030:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	3301      	adds	r3, #1
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	429a      	cmp	r2, r3
 800103e:	dbf0      	blt.n	8001022 <_read+0x12>
  }

  return len;
 8001040:	687b      	ldr	r3, [r7, #4]
}
 8001042:	0018      	movs	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	b006      	add	sp, #24
 8001048:	bd80      	pop	{r7, pc}

0800104a <_close>:
  }
  return len;
}

int _close(int file)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001052:	2301      	movs	r3, #1
 8001054:	425b      	negs	r3, r3
}
 8001056:	0018      	movs	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}

0800105e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	2280      	movs	r2, #128	; 0x80
 800106c:	0192      	lsls	r2, r2, #6
 800106e:	605a      	str	r2, [r3, #4]
  return 0;
 8001070:	2300      	movs	r3, #0
}
 8001072:	0018      	movs	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	b002      	add	sp, #8
 8001078:	bd80      	pop	{r7, pc}

0800107a <_isatty>:

int _isatty(int file)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001082:	2301      	movs	r3, #1
}
 8001084:	0018      	movs	r0, r3
 8001086:	46bd      	mov	sp, r7
 8001088:	b002      	add	sp, #8
 800108a:	bd80      	pop	{r7, pc}

0800108c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001098:	2300      	movs	r3, #0
}
 800109a:	0018      	movs	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	b004      	add	sp, #16
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010ac:	4a14      	ldr	r2, [pc, #80]	; (8001100 <_sbrk+0x5c>)
 80010ae:	4b15      	ldr	r3, [pc, #84]	; (8001104 <_sbrk+0x60>)
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010b8:	4b13      	ldr	r3, [pc, #76]	; (8001108 <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d102      	bne.n	80010c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010c0:	4b11      	ldr	r3, [pc, #68]	; (8001108 <_sbrk+0x64>)
 80010c2:	4a12      	ldr	r2, [pc, #72]	; (800110c <_sbrk+0x68>)
 80010c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010c6:	4b10      	ldr	r3, [pc, #64]	; (8001108 <_sbrk+0x64>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	18d3      	adds	r3, r2, r3
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d207      	bcs.n	80010e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010d4:	f004 fd0c 	bl	8005af0 <__errno>
 80010d8:	0003      	movs	r3, r0
 80010da:	220c      	movs	r2, #12
 80010dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010de:	2301      	movs	r3, #1
 80010e0:	425b      	negs	r3, r3
 80010e2:	e009      	b.n	80010f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <_sbrk+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ea:	4b07      	ldr	r3, [pc, #28]	; (8001108 <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	18d2      	adds	r2, r2, r3
 80010f2:	4b05      	ldr	r3, [pc, #20]	; (8001108 <_sbrk+0x64>)
 80010f4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80010f6:	68fb      	ldr	r3, [r7, #12]
}
 80010f8:	0018      	movs	r0, r3
 80010fa:	46bd      	mov	sp, r7
 80010fc:	b006      	add	sp, #24
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20002000 	.word	0x20002000
 8001104:	00000400 	.word	0x00000400
 8001108:	200004a4 	.word	0x200004a4
 800110c:	20001340 	.word	0x20001340

08001110 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001114:	46c0      	nop			; (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800111c:	480d      	ldr	r0, [pc, #52]	; (8001154 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800111e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001120:	480d      	ldr	r0, [pc, #52]	; (8001158 <LoopForever+0x6>)
  ldr r1, =_edata
 8001122:	490e      	ldr	r1, [pc, #56]	; (800115c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001124:	4a0e      	ldr	r2, [pc, #56]	; (8001160 <LoopForever+0xe>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001128:	e002      	b.n	8001130 <LoopCopyDataInit>

0800112a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800112a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800112c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800112e:	3304      	adds	r3, #4

08001130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001134:	d3f9      	bcc.n	800112a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001136:	4a0b      	ldr	r2, [pc, #44]	; (8001164 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001138:	4c0b      	ldr	r4, [pc, #44]	; (8001168 <LoopForever+0x16>)
  movs r3, #0
 800113a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800113c:	e001      	b.n	8001142 <LoopFillZerobss>

0800113e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800113e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001140:	3204      	adds	r2, #4

08001142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001144:	d3fb      	bcc.n	800113e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001146:	f7ff ffe3 	bl	8001110 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800114a:	f004 fcd7 	bl	8005afc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800114e:	f7ff fafb 	bl	8000748 <main>

08001152 <LoopForever>:

LoopForever:
    b LoopForever
 8001152:	e7fe      	b.n	8001152 <LoopForever>
  ldr   r0, =_estack
 8001154:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800115c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001160:	08006834 	.word	0x08006834
  ldr r2, =_sbss
 8001164:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001168:	2000133c 	.word	0x2000133c

0800116c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800116c:	e7fe      	b.n	800116c <ADC1_IRQHandler>
	...

08001170 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001174:	4b07      	ldr	r3, [pc, #28]	; (8001194 <HAL_Init+0x24>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_Init+0x24>)
 800117a:	2110      	movs	r1, #16
 800117c:	430a      	orrs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001180:	2003      	movs	r0, #3
 8001182:	f7ff fea1 	bl	8000ec8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001186:	f7ff fdb1 	bl	8000cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
}
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	40022000 	.word	0x40022000

08001198 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800119c:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <HAL_IncTick+0x1c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	001a      	movs	r2, r3
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <HAL_IncTick+0x20>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	18d2      	adds	r2, r2, r3
 80011a8:	4b03      	ldr	r3, [pc, #12]	; (80011b8 <HAL_IncTick+0x20>)
 80011aa:	601a      	str	r2, [r3, #0]
}
 80011ac:	46c0      	nop			; (mov r8, r8)
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	20000018 	.word	0x20000018
 80011b8:	200004a8 	.word	0x200004a8

080011bc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  return uwTick;
 80011c0:	4b02      	ldr	r3, [pc, #8]	; (80011cc <HAL_GetTick+0x10>)
 80011c2:	681b      	ldr	r3, [r3, #0]
}
 80011c4:	0018      	movs	r0, r3
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	46c0      	nop			; (mov r8, r8)
 80011cc:	200004a8 	.word	0x200004a8

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	0002      	movs	r2, r0
 80011d8:	1dfb      	adds	r3, r7, #7
 80011da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011dc:	1dfb      	adds	r3, r7, #7
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b7f      	cmp	r3, #127	; 0x7f
 80011e2:	d809      	bhi.n	80011f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	001a      	movs	r2, r3
 80011ea:	231f      	movs	r3, #31
 80011ec:	401a      	ands	r2, r3
 80011ee:	4b04      	ldr	r3, [pc, #16]	; (8001200 <__NVIC_EnableIRQ+0x30>)
 80011f0:	2101      	movs	r1, #1
 80011f2:	4091      	lsls	r1, r2
 80011f4:	000a      	movs	r2, r1
 80011f6:	601a      	str	r2, [r3, #0]
  }
}
 80011f8:	46c0      	nop			; (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	b002      	add	sp, #8
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	e000e100 	.word	0xe000e100

08001204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	0002      	movs	r2, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001212:	1dfb      	adds	r3, r7, #7
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b7f      	cmp	r3, #127	; 0x7f
 8001218:	d828      	bhi.n	800126c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800121a:	4a2f      	ldr	r2, [pc, #188]	; (80012d8 <__NVIC_SetPriority+0xd4>)
 800121c:	1dfb      	adds	r3, r7, #7
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b25b      	sxtb	r3, r3
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	33c0      	adds	r3, #192	; 0xc0
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	589b      	ldr	r3, [r3, r2]
 800122a:	1dfa      	adds	r2, r7, #7
 800122c:	7812      	ldrb	r2, [r2, #0]
 800122e:	0011      	movs	r1, r2
 8001230:	2203      	movs	r2, #3
 8001232:	400a      	ands	r2, r1
 8001234:	00d2      	lsls	r2, r2, #3
 8001236:	21ff      	movs	r1, #255	; 0xff
 8001238:	4091      	lsls	r1, r2
 800123a:	000a      	movs	r2, r1
 800123c:	43d2      	mvns	r2, r2
 800123e:	401a      	ands	r2, r3
 8001240:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	019b      	lsls	r3, r3, #6
 8001246:	22ff      	movs	r2, #255	; 0xff
 8001248:	401a      	ands	r2, r3
 800124a:	1dfb      	adds	r3, r7, #7
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	0018      	movs	r0, r3
 8001250:	2303      	movs	r3, #3
 8001252:	4003      	ands	r3, r0
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001258:	481f      	ldr	r0, [pc, #124]	; (80012d8 <__NVIC_SetPriority+0xd4>)
 800125a:	1dfb      	adds	r3, r7, #7
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	b25b      	sxtb	r3, r3
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	430a      	orrs	r2, r1
 8001264:	33c0      	adds	r3, #192	; 0xc0
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800126a:	e031      	b.n	80012d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800126c:	4a1b      	ldr	r2, [pc, #108]	; (80012dc <__NVIC_SetPriority+0xd8>)
 800126e:	1dfb      	adds	r3, r7, #7
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	0019      	movs	r1, r3
 8001274:	230f      	movs	r3, #15
 8001276:	400b      	ands	r3, r1
 8001278:	3b08      	subs	r3, #8
 800127a:	089b      	lsrs	r3, r3, #2
 800127c:	3306      	adds	r3, #6
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	18d3      	adds	r3, r2, r3
 8001282:	3304      	adds	r3, #4
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	1dfa      	adds	r2, r7, #7
 8001288:	7812      	ldrb	r2, [r2, #0]
 800128a:	0011      	movs	r1, r2
 800128c:	2203      	movs	r2, #3
 800128e:	400a      	ands	r2, r1
 8001290:	00d2      	lsls	r2, r2, #3
 8001292:	21ff      	movs	r1, #255	; 0xff
 8001294:	4091      	lsls	r1, r2
 8001296:	000a      	movs	r2, r1
 8001298:	43d2      	mvns	r2, r2
 800129a:	401a      	ands	r2, r3
 800129c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	019b      	lsls	r3, r3, #6
 80012a2:	22ff      	movs	r2, #255	; 0xff
 80012a4:	401a      	ands	r2, r3
 80012a6:	1dfb      	adds	r3, r7, #7
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	0018      	movs	r0, r3
 80012ac:	2303      	movs	r3, #3
 80012ae:	4003      	ands	r3, r0
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b4:	4809      	ldr	r0, [pc, #36]	; (80012dc <__NVIC_SetPriority+0xd8>)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	001c      	movs	r4, r3
 80012bc:	230f      	movs	r3, #15
 80012be:	4023      	ands	r3, r4
 80012c0:	3b08      	subs	r3, #8
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	430a      	orrs	r2, r1
 80012c6:	3306      	adds	r3, #6
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	18c3      	adds	r3, r0, r3
 80012cc:	3304      	adds	r3, #4
 80012ce:	601a      	str	r2, [r3, #0]
}
 80012d0:	46c0      	nop			; (mov r8, r8)
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b003      	add	sp, #12
 80012d6:	bd90      	pop	{r4, r7, pc}
 80012d8:	e000e100 	.word	0xe000e100
 80012dc:	e000ed00 	.word	0xe000ed00

080012e0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
 80012ea:	210f      	movs	r1, #15
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	1c02      	adds	r2, r0, #0
 80012f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	187b      	adds	r3, r7, r1
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	b25b      	sxtb	r3, r3
 80012fa:	0011      	movs	r1, r2
 80012fc:	0018      	movs	r0, r3
 80012fe:	f7ff ff81 	bl	8001204 <__NVIC_SetPriority>
}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	46bd      	mov	sp, r7
 8001306:	b004      	add	sp, #16
 8001308:	bd80      	pop	{r7, pc}

0800130a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	0002      	movs	r2, r0
 8001312:	1dfb      	adds	r3, r7, #7
 8001314:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001316:	1dfb      	adds	r3, r7, #7
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b25b      	sxtb	r3, r3
 800131c:	0018      	movs	r0, r3
 800131e:	f7ff ff57 	bl	80011d0 <__NVIC_EnableIRQ>
}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	46bd      	mov	sp, r7
 8001326:	b002      	add	sp, #8
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d101      	bne.n	8001342 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e036      	b.n	80013b0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2221      	movs	r2, #33	; 0x21
 8001346:	2102      	movs	r1, #2
 8001348:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	4a18      	ldr	r2, [pc, #96]	; (80013b8 <HAL_DMA_Init+0x8c>)
 8001356:	4013      	ands	r3, r2
 8001358:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001362:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800136e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	695b      	ldr	r3, [r3, #20]
 8001374:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800137a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69db      	ldr	r3, [r3, #28]
 8001380:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001382:	68fa      	ldr	r2, [r7, #12]
 8001384:	4313      	orrs	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	68fa      	ldr	r2, [r7, #12]
 800138e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	0018      	movs	r0, r3
 8001394:	f000 f8b4 	bl	8001500 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2221      	movs	r2, #33	; 0x21
 80013a2:	2101      	movs	r1, #1
 80013a4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2220      	movs	r2, #32
 80013aa:	2100      	movs	r1, #0
 80013ac:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
}  
 80013b0:	0018      	movs	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b004      	add	sp, #16
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	ffffc00f 	.word	0xffffc00f

080013bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	2204      	movs	r2, #4
 80013da:	409a      	lsls	r2, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	4013      	ands	r3, r2
 80013e2:	d024      	beq.n	800142e <HAL_DMA_IRQHandler+0x72>
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	2204      	movs	r2, #4
 80013e8:	4013      	ands	r3, r2
 80013ea:	d020      	beq.n	800142e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2220      	movs	r2, #32
 80013f4:	4013      	ands	r3, r2
 80013f6:	d107      	bne.n	8001408 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2104      	movs	r1, #4
 8001404:	438a      	bics	r2, r1
 8001406:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001410:	2104      	movs	r1, #4
 8001412:	4091      	lsls	r1, r2
 8001414:	000a      	movs	r2, r1
 8001416:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800141c:	2b00      	cmp	r3, #0
 800141e:	d100      	bne.n	8001422 <HAL_DMA_IRQHandler+0x66>
 8001420:	e06a      	b.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	0010      	movs	r0, r2
 800142a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800142c:	e064      	b.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	2202      	movs	r2, #2
 8001434:	409a      	lsls	r2, r3
 8001436:	0013      	movs	r3, r2
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	4013      	ands	r3, r2
 800143c:	d02b      	beq.n	8001496 <HAL_DMA_IRQHandler+0xda>
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	2202      	movs	r2, #2
 8001442:	4013      	ands	r3, r2
 8001444:	d027      	beq.n	8001496 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2220      	movs	r2, #32
 800144e:	4013      	ands	r3, r2
 8001450:	d10b      	bne.n	800146a <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	210a      	movs	r1, #10
 800145e:	438a      	bics	r2, r1
 8001460:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2221      	movs	r2, #33	; 0x21
 8001466:	2101      	movs	r1, #1
 8001468:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001472:	2102      	movs	r1, #2
 8001474:	4091      	lsls	r1, r2
 8001476:	000a      	movs	r2, r1
 8001478:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2220      	movs	r2, #32
 800147e:	2100      	movs	r1, #0
 8001480:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001486:	2b00      	cmp	r3, #0
 8001488:	d036      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	0010      	movs	r0, r2
 8001492:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001494:	e030      	b.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	2208      	movs	r2, #8
 800149c:	409a      	lsls	r2, r3
 800149e:	0013      	movs	r3, r2
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4013      	ands	r3, r2
 80014a4:	d028      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	2208      	movs	r2, #8
 80014aa:	4013      	ands	r3, r2
 80014ac:	d024      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	210e      	movs	r1, #14
 80014ba:	438a      	bics	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c6:	2101      	movs	r1, #1
 80014c8:	4091      	lsls	r1, r2
 80014ca:	000a      	movs	r2, r1
 80014cc:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2201      	movs	r2, #1
 80014d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2221      	movs	r2, #33	; 0x21
 80014d8:	2101      	movs	r1, #1
 80014da:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2220      	movs	r2, #32
 80014e0:	2100      	movs	r1, #0
 80014e2:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d005      	beq.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	0010      	movs	r0, r2
 80014f4:	4798      	blx	r3
    }
   }
}  
 80014f6:	e7ff      	b.n	80014f8 <HAL_DMA_IRQHandler+0x13c>
 80014f8:	46c0      	nop			; (mov r8, r8)
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b004      	add	sp, #16
 80014fe:	bd80      	pop	{r7, pc}

08001500 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a08      	ldr	r2, [pc, #32]	; (8001530 <DMA_CalcBaseAndBitshift+0x30>)
 800150e:	4694      	mov	ip, r2
 8001510:	4463      	add	r3, ip
 8001512:	2114      	movs	r1, #20
 8001514:	0018      	movs	r0, r3
 8001516:	f7fe fe01 	bl	800011c <__udivsi3>
 800151a:	0003      	movs	r3, r0
 800151c:	009a      	lsls	r2, r3, #2
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a03      	ldr	r2, [pc, #12]	; (8001534 <DMA_CalcBaseAndBitshift+0x34>)
 8001526:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001528:	46c0      	nop			; (mov r8, r8)
 800152a:	46bd      	mov	sp, r7
 800152c:	b002      	add	sp, #8
 800152e:	bd80      	pop	{r7, pc}
 8001530:	bffdfff8 	.word	0xbffdfff8
 8001534:	40020000 	.word	0x40020000

08001538 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001546:	e14f      	b.n	80017e8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2101      	movs	r1, #1
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	4091      	lsls	r1, r2
 8001552:	000a      	movs	r2, r1
 8001554:	4013      	ands	r3, r2
 8001556:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d100      	bne.n	8001560 <HAL_GPIO_Init+0x28>
 800155e:	e140      	b.n	80017e2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2203      	movs	r2, #3
 8001566:	4013      	ands	r3, r2
 8001568:	2b01      	cmp	r3, #1
 800156a:	d005      	beq.n	8001578 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2203      	movs	r2, #3
 8001572:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001574:	2b02      	cmp	r3, #2
 8001576:	d130      	bne.n	80015da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	2203      	movs	r2, #3
 8001584:	409a      	lsls	r2, r3
 8001586:	0013      	movs	r3, r2
 8001588:	43da      	mvns	r2, r3
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4013      	ands	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	68da      	ldr	r2, [r3, #12]
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	409a      	lsls	r2, r3
 800159a:	0013      	movs	r3, r2
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	4313      	orrs	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015ae:	2201      	movs	r2, #1
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	409a      	lsls	r2, r3
 80015b4:	0013      	movs	r3, r2
 80015b6:	43da      	mvns	r2, r3
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	091b      	lsrs	r3, r3, #4
 80015c4:	2201      	movs	r2, #1
 80015c6:	401a      	ands	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	409a      	lsls	r2, r3
 80015cc:	0013      	movs	r3, r2
 80015ce:	693a      	ldr	r2, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	2203      	movs	r2, #3
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b03      	cmp	r3, #3
 80015e4:	d017      	beq.n	8001616 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	2203      	movs	r2, #3
 80015f2:	409a      	lsls	r2, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	43da      	mvns	r2, r3
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4013      	ands	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	005b      	lsls	r3, r3, #1
 8001606:	409a      	lsls	r2, r3
 8001608:	0013      	movs	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2203      	movs	r2, #3
 800161c:	4013      	ands	r3, r2
 800161e:	2b02      	cmp	r3, #2
 8001620:	d123      	bne.n	800166a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	08da      	lsrs	r2, r3, #3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	3208      	adds	r2, #8
 800162a:	0092      	lsls	r2, r2, #2
 800162c:	58d3      	ldr	r3, [r2, r3]
 800162e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	2207      	movs	r2, #7
 8001634:	4013      	ands	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	220f      	movs	r2, #15
 800163a:	409a      	lsls	r2, r3
 800163c:	0013      	movs	r3, r2
 800163e:	43da      	mvns	r2, r3
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	4013      	ands	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	691a      	ldr	r2, [r3, #16]
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2107      	movs	r1, #7
 800164e:	400b      	ands	r3, r1
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	409a      	lsls	r2, r3
 8001654:	0013      	movs	r3, r2
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	4313      	orrs	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	08da      	lsrs	r2, r3, #3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3208      	adds	r2, #8
 8001664:	0092      	lsls	r2, r2, #2
 8001666:	6939      	ldr	r1, [r7, #16]
 8001668:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	2203      	movs	r2, #3
 8001676:	409a      	lsls	r2, r3
 8001678:	0013      	movs	r3, r2
 800167a:	43da      	mvns	r2, r3
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	4013      	ands	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2203      	movs	r2, #3
 8001688:	401a      	ands	r2, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	409a      	lsls	r2, r3
 8001690:	0013      	movs	r3, r2
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	4313      	orrs	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	23c0      	movs	r3, #192	; 0xc0
 80016a4:	029b      	lsls	r3, r3, #10
 80016a6:	4013      	ands	r3, r2
 80016a8:	d100      	bne.n	80016ac <HAL_GPIO_Init+0x174>
 80016aa:	e09a      	b.n	80017e2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ac:	4b54      	ldr	r3, [pc, #336]	; (8001800 <HAL_GPIO_Init+0x2c8>)
 80016ae:	699a      	ldr	r2, [r3, #24]
 80016b0:	4b53      	ldr	r3, [pc, #332]	; (8001800 <HAL_GPIO_Init+0x2c8>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	430a      	orrs	r2, r1
 80016b6:	619a      	str	r2, [r3, #24]
 80016b8:	4b51      	ldr	r3, [pc, #324]	; (8001800 <HAL_GPIO_Init+0x2c8>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	2201      	movs	r2, #1
 80016be:	4013      	ands	r3, r2
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016c4:	4a4f      	ldr	r2, [pc, #316]	; (8001804 <HAL_GPIO_Init+0x2cc>)
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	589b      	ldr	r3, [r3, r2]
 80016d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	2203      	movs	r2, #3
 80016d6:	4013      	ands	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	220f      	movs	r2, #15
 80016dc:	409a      	lsls	r2, r3
 80016de:	0013      	movs	r3, r2
 80016e0:	43da      	mvns	r2, r3
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	2390      	movs	r3, #144	; 0x90
 80016ec:	05db      	lsls	r3, r3, #23
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d013      	beq.n	800171a <HAL_GPIO_Init+0x1e2>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a44      	ldr	r2, [pc, #272]	; (8001808 <HAL_GPIO_Init+0x2d0>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d00d      	beq.n	8001716 <HAL_GPIO_Init+0x1de>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a43      	ldr	r2, [pc, #268]	; (800180c <HAL_GPIO_Init+0x2d4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d007      	beq.n	8001712 <HAL_GPIO_Init+0x1da>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a42      	ldr	r2, [pc, #264]	; (8001810 <HAL_GPIO_Init+0x2d8>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d101      	bne.n	800170e <HAL_GPIO_Init+0x1d6>
 800170a:	2303      	movs	r3, #3
 800170c:	e006      	b.n	800171c <HAL_GPIO_Init+0x1e4>
 800170e:	2305      	movs	r3, #5
 8001710:	e004      	b.n	800171c <HAL_GPIO_Init+0x1e4>
 8001712:	2302      	movs	r3, #2
 8001714:	e002      	b.n	800171c <HAL_GPIO_Init+0x1e4>
 8001716:	2301      	movs	r3, #1
 8001718:	e000      	b.n	800171c <HAL_GPIO_Init+0x1e4>
 800171a:	2300      	movs	r3, #0
 800171c:	697a      	ldr	r2, [r7, #20]
 800171e:	2103      	movs	r1, #3
 8001720:	400a      	ands	r2, r1
 8001722:	0092      	lsls	r2, r2, #2
 8001724:	4093      	lsls	r3, r2
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	4313      	orrs	r3, r2
 800172a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800172c:	4935      	ldr	r1, [pc, #212]	; (8001804 <HAL_GPIO_Init+0x2cc>)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	3302      	adds	r3, #2
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800173a:	4b36      	ldr	r3, [pc, #216]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	43da      	mvns	r2, r3
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4013      	ands	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	2380      	movs	r3, #128	; 0x80
 8001750:	025b      	lsls	r3, r3, #9
 8001752:	4013      	ands	r3, r2
 8001754:	d003      	beq.n	800175e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4313      	orrs	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800175e:	4b2d      	ldr	r3, [pc, #180]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001764:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	43da      	mvns	r2, r3
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	029b      	lsls	r3, r3, #10
 800177c:	4013      	ands	r3, r2
 800177e:	d003      	beq.n	8001788 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4313      	orrs	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001788:	4b22      	ldr	r3, [pc, #136]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800178e:	4b21      	ldr	r3, [pc, #132]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	43da      	mvns	r2, r3
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	4013      	ands	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	035b      	lsls	r3, r3, #13
 80017a6:	4013      	ands	r3, r2
 80017a8:	d003      	beq.n	80017b2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 80017b4:	693a      	ldr	r2, [r7, #16]
 80017b6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80017b8:	4b16      	ldr	r3, [pc, #88]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	43da      	mvns	r2, r3
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4013      	ands	r3, r2
 80017c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	039b      	lsls	r3, r3, #14
 80017d0:	4013      	ands	r3, r2
 80017d2:	d003      	beq.n	80017dc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <HAL_GPIO_Init+0x2dc>)
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3301      	adds	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	40da      	lsrs	r2, r3
 80017f0:	1e13      	subs	r3, r2, #0
 80017f2:	d000      	beq.n	80017f6 <HAL_GPIO_Init+0x2be>
 80017f4:	e6a8      	b.n	8001548 <HAL_GPIO_Init+0x10>
  } 
}
 80017f6:	46c0      	nop			; (mov r8, r8)
 80017f8:	46c0      	nop			; (mov r8, r8)
 80017fa:	46bd      	mov	sp, r7
 80017fc:	b006      	add	sp, #24
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	40021000 	.word	0x40021000
 8001804:	40010000 	.word	0x40010000
 8001808:	48000400 	.word	0x48000400
 800180c:	48000800 	.word	0x48000800
 8001810:	48000c00 	.word	0x48000c00
 8001814:	40010400 	.word	0x40010400

08001818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	0008      	movs	r0, r1
 8001822:	0011      	movs	r1, r2
 8001824:	1cbb      	adds	r3, r7, #2
 8001826:	1c02      	adds	r2, r0, #0
 8001828:	801a      	strh	r2, [r3, #0]
 800182a:	1c7b      	adds	r3, r7, #1
 800182c:	1c0a      	adds	r2, r1, #0
 800182e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001830:	1c7b      	adds	r3, r7, #1
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d004      	beq.n	8001842 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001838:	1cbb      	adds	r3, r7, #2
 800183a:	881a      	ldrh	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001840:	e003      	b.n	800184a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001842:	1cbb      	adds	r3, r7, #2
 8001844:	881a      	ldrh	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	629a      	str	r2, [r3, #40]	; 0x28
}
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	46bd      	mov	sp, r7
 800184e:	b002      	add	sp, #8
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e082      	b.n	800196c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2241      	movs	r2, #65	; 0x41
 800186a:	5c9b      	ldrb	r3, [r3, r2]
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d107      	bne.n	8001882 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2240      	movs	r2, #64	; 0x40
 8001876:	2100      	movs	r1, #0
 8001878:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	0018      	movs	r0, r3
 800187e:	f7ff fa5f 	bl	8000d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2241      	movs	r2, #65	; 0x41
 8001886:	2124      	movs	r1, #36	; 0x24
 8001888:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2101      	movs	r1, #1
 8001896:	438a      	bics	r2, r1
 8001898:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685a      	ldr	r2, [r3, #4]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4934      	ldr	r1, [pc, #208]	; (8001974 <HAL_I2C_Init+0x120>)
 80018a4:	400a      	ands	r2, r1
 80018a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	689a      	ldr	r2, [r3, #8]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4931      	ldr	r1, [pc, #196]	; (8001978 <HAL_I2C_Init+0x124>)
 80018b4:	400a      	ands	r2, r1
 80018b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d108      	bne.n	80018d2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2180      	movs	r1, #128	; 0x80
 80018ca:	0209      	lsls	r1, r1, #8
 80018cc:	430a      	orrs	r2, r1
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	e007      	b.n	80018e2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689a      	ldr	r2, [r3, #8]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2184      	movs	r1, #132	; 0x84
 80018dc:	0209      	lsls	r1, r1, #8
 80018de:	430a      	orrs	r2, r1
 80018e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d104      	bne.n	80018f4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2280      	movs	r2, #128	; 0x80
 80018f0:	0112      	lsls	r2, r2, #4
 80018f2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	491f      	ldr	r1, [pc, #124]	; (800197c <HAL_I2C_Init+0x128>)
 8001900:	430a      	orrs	r2, r1
 8001902:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68da      	ldr	r2, [r3, #12]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	491a      	ldr	r1, [pc, #104]	; (8001978 <HAL_I2C_Init+0x124>)
 8001910:	400a      	ands	r2, r1
 8001912:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	691a      	ldr	r2, [r3, #16]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	431a      	orrs	r2, r3
 800191e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	430a      	orrs	r2, r1
 800192c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	69d9      	ldr	r1, [r3, #28]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a1a      	ldr	r2, [r3, #32]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2101      	movs	r1, #1
 800194a:	430a      	orrs	r2, r1
 800194c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2200      	movs	r2, #0
 8001952:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2241      	movs	r2, #65	; 0x41
 8001958:	2120      	movs	r1, #32
 800195a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2242      	movs	r2, #66	; 0x42
 8001966:	2100      	movs	r1, #0
 8001968:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800196a:	2300      	movs	r3, #0
}
 800196c:	0018      	movs	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	b002      	add	sp, #8
 8001972:	bd80      	pop	{r7, pc}
 8001974:	f0ffffff 	.word	0xf0ffffff
 8001978:	ffff7fff 	.word	0xffff7fff
 800197c:	02008000 	.word	0x02008000

08001980 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b089      	sub	sp, #36	; 0x24
 8001984:	af02      	add	r7, sp, #8
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	000c      	movs	r4, r1
 800198a:	0010      	movs	r0, r2
 800198c:	0019      	movs	r1, r3
 800198e:	230a      	movs	r3, #10
 8001990:	18fb      	adds	r3, r7, r3
 8001992:	1c22      	adds	r2, r4, #0
 8001994:	801a      	strh	r2, [r3, #0]
 8001996:	2308      	movs	r3, #8
 8001998:	18fb      	adds	r3, r7, r3
 800199a:	1c02      	adds	r2, r0, #0
 800199c:	801a      	strh	r2, [r3, #0]
 800199e:	1dbb      	adds	r3, r7, #6
 80019a0:	1c0a      	adds	r2, r1, #0
 80019a2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2241      	movs	r2, #65	; 0x41
 80019a8:	5c9b      	ldrb	r3, [r3, r2]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b20      	cmp	r3, #32
 80019ae:	d000      	beq.n	80019b2 <HAL_I2C_Mem_Write+0x32>
 80019b0:	e10c      	b.n	8001bcc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80019b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d004      	beq.n	80019c2 <HAL_I2C_Mem_Write+0x42>
 80019b8:	232c      	movs	r3, #44	; 0x2c
 80019ba:	18fb      	adds	r3, r7, r3
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d105      	bne.n	80019ce <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2280      	movs	r2, #128	; 0x80
 80019c6:	0092      	lsls	r2, r2, #2
 80019c8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e0ff      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2240      	movs	r2, #64	; 0x40
 80019d2:	5c9b      	ldrb	r3, [r3, r2]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <HAL_I2C_Mem_Write+0x5c>
 80019d8:	2302      	movs	r3, #2
 80019da:	e0f8      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2240      	movs	r2, #64	; 0x40
 80019e0:	2101      	movs	r1, #1
 80019e2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019e4:	f7ff fbea 	bl	80011bc <HAL_GetTick>
 80019e8:	0003      	movs	r3, r0
 80019ea:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019ec:	2380      	movs	r3, #128	; 0x80
 80019ee:	0219      	lsls	r1, r3, #8
 80019f0:	68f8      	ldr	r0, [r7, #12]
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	2319      	movs	r3, #25
 80019f8:	2201      	movs	r2, #1
 80019fa:	f000 fb0b 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 80019fe:	1e03      	subs	r3, r0, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e0e3      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2241      	movs	r2, #65	; 0x41
 8001a0a:	2121      	movs	r1, #33	; 0x21
 8001a0c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2242      	movs	r2, #66	; 0x42
 8001a12:	2140      	movs	r1, #64	; 0x40
 8001a14:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	222c      	movs	r2, #44	; 0x2c
 8001a26:	18ba      	adds	r2, r7, r2
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a32:	1dbb      	adds	r3, r7, #6
 8001a34:	881c      	ldrh	r4, [r3, #0]
 8001a36:	2308      	movs	r3, #8
 8001a38:	18fb      	adds	r3, r7, r3
 8001a3a:	881a      	ldrh	r2, [r3, #0]
 8001a3c:	230a      	movs	r3, #10
 8001a3e:	18fb      	adds	r3, r7, r3
 8001a40:	8819      	ldrh	r1, [r3, #0]
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	9301      	str	r3, [sp, #4]
 8001a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	0023      	movs	r3, r4
 8001a4e:	f000 f9f9 	bl	8001e44 <I2C_RequestMemoryWrite>
 8001a52:	1e03      	subs	r3, r0, #0
 8001a54:	d005      	beq.n	8001a62 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2240      	movs	r2, #64	; 0x40
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e0b5      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	2bff      	cmp	r3, #255	; 0xff
 8001a6a:	d911      	bls.n	8001a90 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	22ff      	movs	r2, #255	; 0xff
 8001a70:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	045c      	lsls	r4, r3, #17
 8001a7c:	230a      	movs	r3, #10
 8001a7e:	18fb      	adds	r3, r7, r3
 8001a80:	8819      	ldrh	r1, [r3, #0]
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	2300      	movs	r3, #0
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	0023      	movs	r3, r4
 8001a8a:	f000 fbf7 	bl	800227c <I2C_TransferConfig>
 8001a8e:	e012      	b.n	8001ab6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	2380      	movs	r3, #128	; 0x80
 8001aa2:	049c      	lsls	r4, r3, #18
 8001aa4:	230a      	movs	r3, #10
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	8819      	ldrh	r1, [r3, #0]
 8001aaa:	68f8      	ldr	r0, [r7, #12]
 8001aac:	2300      	movs	r3, #0
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	0023      	movs	r3, r4
 8001ab2:	f000 fbe3 	bl	800227c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	0018      	movs	r0, r3
 8001abe:	f000 fae8 	bl	8002092 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ac2:	1e03      	subs	r3, r0, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e081      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	781a      	ldrb	r2, [r3, #0]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ada:	1c5a      	adds	r2, r3, #1
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001af2:	3b01      	subs	r3, #1
 8001af4:	b29a      	uxth	r2, r3
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d03a      	beq.n	8001b7a <HAL_I2C_Mem_Write+0x1fa>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d136      	bne.n	8001b7a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	0013      	movs	r3, r2
 8001b16:	2200      	movs	r2, #0
 8001b18:	2180      	movs	r1, #128	; 0x80
 8001b1a:	f000 fa7b 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001b1e:	1e03      	subs	r3, r0, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e053      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	2bff      	cmp	r3, #255	; 0xff
 8001b2e:	d911      	bls.n	8001b54 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	22ff      	movs	r2, #255	; 0xff
 8001b34:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	045c      	lsls	r4, r3, #17
 8001b40:	230a      	movs	r3, #10
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	8819      	ldrh	r1, [r3, #0]
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	2300      	movs	r3, #0
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	0023      	movs	r3, r4
 8001b4e:	f000 fb95 	bl	800227c <I2C_TransferConfig>
 8001b52:	e012      	b.n	8001b7a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	2380      	movs	r3, #128	; 0x80
 8001b66:	049c      	lsls	r4, r3, #18
 8001b68:	230a      	movs	r3, #10
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	8819      	ldrh	r1, [r3, #0]
 8001b6e:	68f8      	ldr	r0, [r7, #12]
 8001b70:	2300      	movs	r3, #0
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	0023      	movs	r3, r4
 8001b76:	f000 fb81 	bl	800227c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d198      	bne.n	8001ab6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f000 fac0 	bl	8002110 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b90:	1e03      	subs	r3, r0, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e01a      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	490b      	ldr	r1, [pc, #44]	; (8001bd8 <HAL_I2C_Mem_Write+0x258>)
 8001bac:	400a      	ands	r2, r1
 8001bae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2241      	movs	r2, #65	; 0x41
 8001bb4:	2120      	movs	r1, #32
 8001bb6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2242      	movs	r2, #66	; 0x42
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2240      	movs	r2, #64	; 0x40
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	e000      	b.n	8001bce <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001bcc:	2302      	movs	r3, #2
  }
}
 8001bce:	0018      	movs	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	b007      	add	sp, #28
 8001bd4:	bd90      	pop	{r4, r7, pc}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	fe00e800 	.word	0xfe00e800

08001bdc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bdc:	b590      	push	{r4, r7, lr}
 8001bde:	b089      	sub	sp, #36	; 0x24
 8001be0:	af02      	add	r7, sp, #8
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	000c      	movs	r4, r1
 8001be6:	0010      	movs	r0, r2
 8001be8:	0019      	movs	r1, r3
 8001bea:	230a      	movs	r3, #10
 8001bec:	18fb      	adds	r3, r7, r3
 8001bee:	1c22      	adds	r2, r4, #0
 8001bf0:	801a      	strh	r2, [r3, #0]
 8001bf2:	2308      	movs	r3, #8
 8001bf4:	18fb      	adds	r3, r7, r3
 8001bf6:	1c02      	adds	r2, r0, #0
 8001bf8:	801a      	strh	r2, [r3, #0]
 8001bfa:	1dbb      	adds	r3, r7, #6
 8001bfc:	1c0a      	adds	r2, r1, #0
 8001bfe:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2241      	movs	r2, #65	; 0x41
 8001c04:	5c9b      	ldrb	r3, [r3, r2]
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b20      	cmp	r3, #32
 8001c0a:	d000      	beq.n	8001c0e <HAL_I2C_Mem_Read+0x32>
 8001c0c:	e110      	b.n	8001e30 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d004      	beq.n	8001c1e <HAL_I2C_Mem_Read+0x42>
 8001c14:	232c      	movs	r3, #44	; 0x2c
 8001c16:	18fb      	adds	r3, r7, r3
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d105      	bne.n	8001c2a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2280      	movs	r2, #128	; 0x80
 8001c22:	0092      	lsls	r2, r2, #2
 8001c24:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e103      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2240      	movs	r2, #64	; 0x40
 8001c2e:	5c9b      	ldrb	r3, [r3, r2]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d101      	bne.n	8001c38 <HAL_I2C_Mem_Read+0x5c>
 8001c34:	2302      	movs	r3, #2
 8001c36:	e0fc      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2240      	movs	r2, #64	; 0x40
 8001c3c:	2101      	movs	r1, #1
 8001c3e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c40:	f7ff fabc 	bl	80011bc <HAL_GetTick>
 8001c44:	0003      	movs	r3, r0
 8001c46:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	0219      	lsls	r1, r3, #8
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	2319      	movs	r3, #25
 8001c54:	2201      	movs	r2, #1
 8001c56:	f000 f9dd 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001c5a:	1e03      	subs	r3, r0, #0
 8001c5c:	d001      	beq.n	8001c62 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e0e7      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2241      	movs	r2, #65	; 0x41
 8001c66:	2122      	movs	r1, #34	; 0x22
 8001c68:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2242      	movs	r2, #66	; 0x42
 8001c6e:	2140      	movs	r1, #64	; 0x40
 8001c70:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2200      	movs	r2, #0
 8001c76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c7c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	222c      	movs	r2, #44	; 0x2c
 8001c82:	18ba      	adds	r2, r7, r2
 8001c84:	8812      	ldrh	r2, [r2, #0]
 8001c86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c8e:	1dbb      	adds	r3, r7, #6
 8001c90:	881c      	ldrh	r4, [r3, #0]
 8001c92:	2308      	movs	r3, #8
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	881a      	ldrh	r2, [r3, #0]
 8001c98:	230a      	movs	r3, #10
 8001c9a:	18fb      	adds	r3, r7, r3
 8001c9c:	8819      	ldrh	r1, [r3, #0]
 8001c9e:	68f8      	ldr	r0, [r7, #12]
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	0023      	movs	r3, r4
 8001caa:	f000 f92f 	bl	8001f0c <I2C_RequestMemoryRead>
 8001cae:	1e03      	subs	r3, r0, #0
 8001cb0:	d005      	beq.n	8001cbe <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2240      	movs	r2, #64	; 0x40
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e0b9      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	2bff      	cmp	r3, #255	; 0xff
 8001cc6:	d911      	bls.n	8001cec <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	22ff      	movs	r2, #255	; 0xff
 8001ccc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	2380      	movs	r3, #128	; 0x80
 8001cd6:	045c      	lsls	r4, r3, #17
 8001cd8:	230a      	movs	r3, #10
 8001cda:	18fb      	adds	r3, r7, r3
 8001cdc:	8819      	ldrh	r1, [r3, #0]
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	4b56      	ldr	r3, [pc, #344]	; (8001e3c <HAL_I2C_Mem_Read+0x260>)
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	0023      	movs	r3, r4
 8001ce6:	f000 fac9 	bl	800227c <I2C_TransferConfig>
 8001cea:	e012      	b.n	8001d12 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	2380      	movs	r3, #128	; 0x80
 8001cfe:	049c      	lsls	r4, r3, #18
 8001d00:	230a      	movs	r3, #10
 8001d02:	18fb      	adds	r3, r7, r3
 8001d04:	8819      	ldrh	r1, [r3, #0]
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	4b4c      	ldr	r3, [pc, #304]	; (8001e3c <HAL_I2C_Mem_Read+0x260>)
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	0023      	movs	r3, r4
 8001d0e:	f000 fab5 	bl	800227c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001d12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	0013      	movs	r3, r2
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2104      	movs	r1, #4
 8001d20:	f000 f978 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001d24:	1e03      	subs	r3, r0, #0
 8001d26:	d001      	beq.n	8001d2c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e082      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3e:	1c5a      	adds	r2, r3, #1
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	3b01      	subs	r3, #1
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d03a      	beq.n	8001dde <HAL_I2C_Mem_Read+0x202>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d136      	bne.n	8001dde <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	0013      	movs	r3, r2
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	f000 f949 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001d82:	1e03      	subs	r3, r0, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e053      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	2bff      	cmp	r3, #255	; 0xff
 8001d92:	d911      	bls.n	8001db8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	22ff      	movs	r2, #255	; 0xff
 8001d98:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	2380      	movs	r3, #128	; 0x80
 8001da2:	045c      	lsls	r4, r3, #17
 8001da4:	230a      	movs	r3, #10
 8001da6:	18fb      	adds	r3, r7, r3
 8001da8:	8819      	ldrh	r1, [r3, #0]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	2300      	movs	r3, #0
 8001dae:	9300      	str	r3, [sp, #0]
 8001db0:	0023      	movs	r3, r4
 8001db2:	f000 fa63 	bl	800227c <I2C_TransferConfig>
 8001db6:	e012      	b.n	8001dde <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	049c      	lsls	r4, r3, #18
 8001dcc:	230a      	movs	r3, #10
 8001dce:	18fb      	adds	r3, r7, r3
 8001dd0:	8819      	ldrh	r1, [r3, #0]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	9300      	str	r3, [sp, #0]
 8001dd8:	0023      	movs	r3, r4
 8001dda:	f000 fa4f 	bl	800227c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d194      	bne.n	8001d12 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	0018      	movs	r0, r3
 8001df0:	f000 f98e 	bl	8002110 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001df4:	1e03      	subs	r3, r0, #0
 8001df6:	d001      	beq.n	8001dfc <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e01a      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2220      	movs	r2, #32
 8001e02:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	490c      	ldr	r1, [pc, #48]	; (8001e40 <HAL_I2C_Mem_Read+0x264>)
 8001e10:	400a      	ands	r2, r1
 8001e12:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2241      	movs	r2, #65	; 0x41
 8001e18:	2120      	movs	r1, #32
 8001e1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	2242      	movs	r2, #66	; 0x42
 8001e20:	2100      	movs	r1, #0
 8001e22:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2240      	movs	r2, #64	; 0x40
 8001e28:	2100      	movs	r1, #0
 8001e2a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	e000      	b.n	8001e32 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001e30:	2302      	movs	r3, #2
  }
}
 8001e32:	0018      	movs	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b007      	add	sp, #28
 8001e38:	bd90      	pop	{r4, r7, pc}
 8001e3a:	46c0      	nop			; (mov r8, r8)
 8001e3c:	80002400 	.word	0x80002400
 8001e40:	fe00e800 	.word	0xfe00e800

08001e44 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001e44:	b5b0      	push	{r4, r5, r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af02      	add	r7, sp, #8
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	000c      	movs	r4, r1
 8001e4e:	0010      	movs	r0, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	250a      	movs	r5, #10
 8001e54:	197b      	adds	r3, r7, r5
 8001e56:	1c22      	adds	r2, r4, #0
 8001e58:	801a      	strh	r2, [r3, #0]
 8001e5a:	2308      	movs	r3, #8
 8001e5c:	18fb      	adds	r3, r7, r3
 8001e5e:	1c02      	adds	r2, r0, #0
 8001e60:	801a      	strh	r2, [r3, #0]
 8001e62:	1dbb      	adds	r3, r7, #6
 8001e64:	1c0a      	adds	r2, r1, #0
 8001e66:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001e68:	1dbb      	adds	r3, r7, #6
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	045c      	lsls	r4, r3, #17
 8001e72:	197b      	adds	r3, r7, r5
 8001e74:	8819      	ldrh	r1, [r3, #0]
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <I2C_RequestMemoryWrite+0xc4>)
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	0023      	movs	r3, r4
 8001e7e:	f000 f9fd 	bl	800227c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e84:	6a39      	ldr	r1, [r7, #32]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f000 f902 	bl	8002092 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e8e:	1e03      	subs	r3, r0, #0
 8001e90:	d001      	beq.n	8001e96 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e033      	b.n	8001efe <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001e96:	1dbb      	adds	r3, r7, #6
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d107      	bne.n	8001eae <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e9e:	2308      	movs	r3, #8
 8001ea0:	18fb      	adds	r3, r7, r3
 8001ea2:	881b      	ldrh	r3, [r3, #0]
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	629a      	str	r2, [r3, #40]	; 0x28
 8001eac:	e019      	b.n	8001ee2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001eae:	2308      	movs	r3, #8
 8001eb0:	18fb      	adds	r3, r7, r3
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	0a1b      	lsrs	r3, r3, #8
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ec2:	6a39      	ldr	r1, [r7, #32]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	f000 f8e3 	bl	8002092 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ecc:	1e03      	subs	r3, r0, #0
 8001ece:	d001      	beq.n	8001ed4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e014      	b.n	8001efe <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ed4:	2308      	movs	r3, #8
 8001ed6:	18fb      	adds	r3, r7, r3
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ee2:	6a3a      	ldr	r2, [r7, #32]
 8001ee4:	68f8      	ldr	r0, [r7, #12]
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	0013      	movs	r3, r2
 8001eec:	2200      	movs	r2, #0
 8001eee:	2180      	movs	r1, #128	; 0x80
 8001ef0:	f000 f890 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001ef4:	1e03      	subs	r3, r0, #0
 8001ef6:	d001      	beq.n	8001efc <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e000      	b.n	8001efe <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	0018      	movs	r0, r3
 8001f00:	46bd      	mov	sp, r7
 8001f02:	b004      	add	sp, #16
 8001f04:	bdb0      	pop	{r4, r5, r7, pc}
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	80002000 	.word	0x80002000

08001f0c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001f0c:	b5b0      	push	{r4, r5, r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af02      	add	r7, sp, #8
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	000c      	movs	r4, r1
 8001f16:	0010      	movs	r0, r2
 8001f18:	0019      	movs	r1, r3
 8001f1a:	250a      	movs	r5, #10
 8001f1c:	197b      	adds	r3, r7, r5
 8001f1e:	1c22      	adds	r2, r4, #0
 8001f20:	801a      	strh	r2, [r3, #0]
 8001f22:	2308      	movs	r3, #8
 8001f24:	18fb      	adds	r3, r7, r3
 8001f26:	1c02      	adds	r2, r0, #0
 8001f28:	801a      	strh	r2, [r3, #0]
 8001f2a:	1dbb      	adds	r3, r7, #6
 8001f2c:	1c0a      	adds	r2, r1, #0
 8001f2e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001f30:	1dbb      	adds	r3, r7, #6
 8001f32:	881b      	ldrh	r3, [r3, #0]
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	197b      	adds	r3, r7, r5
 8001f38:	8819      	ldrh	r1, [r3, #0]
 8001f3a:	68f8      	ldr	r0, [r7, #12]
 8001f3c:	4b23      	ldr	r3, [pc, #140]	; (8001fcc <I2C_RequestMemoryRead+0xc0>)
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2300      	movs	r3, #0
 8001f42:	f000 f99b 	bl	800227c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f48:	6a39      	ldr	r1, [r7, #32]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f000 f8a0 	bl	8002092 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f52:	1e03      	subs	r3, r0, #0
 8001f54:	d001      	beq.n	8001f5a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e033      	b.n	8001fc2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f5a:	1dbb      	adds	r3, r7, #6
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d107      	bne.n	8001f72 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f62:	2308      	movs	r3, #8
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	b2da      	uxtb	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	629a      	str	r2, [r3, #40]	; 0x28
 8001f70:	e019      	b.n	8001fa6 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f72:	2308      	movs	r3, #8
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	0a1b      	lsrs	r3, r3, #8
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f86:	6a39      	ldr	r1, [r7, #32]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f000 f881 	bl	8002092 <I2C_WaitOnTXISFlagUntilTimeout>
 8001f90:	1e03      	subs	r3, r0, #0
 8001f92:	d001      	beq.n	8001f98 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e014      	b.n	8001fc2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f98:	2308      	movs	r3, #8
 8001f9a:	18fb      	adds	r3, r7, r3
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001fa6:	6a3a      	ldr	r2, [r7, #32]
 8001fa8:	68f8      	ldr	r0, [r7, #12]
 8001faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	0013      	movs	r3, r2
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2140      	movs	r1, #64	; 0x40
 8001fb4:	f000 f82e 	bl	8002014 <I2C_WaitOnFlagUntilTimeout>
 8001fb8:	1e03      	subs	r3, r0, #0
 8001fba:	d001      	beq.n	8001fc0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e000      	b.n	8001fc2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	b004      	add	sp, #16
 8001fc8:	bdb0      	pop	{r4, r5, r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	80002000 	.word	0x80002000

08001fd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	2202      	movs	r2, #2
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d103      	bne.n	8001fee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2200      	movs	r2, #0
 8001fec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d007      	beq.n	800200c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	699a      	ldr	r2, [r3, #24]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2101      	movs	r1, #1
 8002008:	430a      	orrs	r2, r1
 800200a:	619a      	str	r2, [r3, #24]
  }
}
 800200c:	46c0      	nop			; (mov r8, r8)
 800200e:	46bd      	mov	sp, r7
 8002010:	b002      	add	sp, #8
 8002012:	bd80      	pop	{r7, pc}

08002014 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	1dfb      	adds	r3, r7, #7
 8002022:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002024:	e021      	b.n	800206a <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	3301      	adds	r3, #1
 800202a:	d01e      	beq.n	800206a <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800202c:	f7ff f8c6 	bl	80011bc <HAL_GetTick>
 8002030:	0002      	movs	r2, r0
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d302      	bcc.n	8002042 <I2C_WaitOnFlagUntilTimeout+0x2e>
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d113      	bne.n	800206a <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002046:	2220      	movs	r2, #32
 8002048:	431a      	orrs	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2241      	movs	r2, #65	; 0x41
 8002052:	2120      	movs	r1, #32
 8002054:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2242      	movs	r2, #66	; 0x42
 800205a:	2100      	movs	r1, #0
 800205c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2240      	movs	r2, #64	; 0x40
 8002062:	2100      	movs	r1, #0
 8002064:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e00f      	b.n	800208a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	4013      	ands	r3, r2
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	425a      	negs	r2, r3
 800207a:	4153      	adcs	r3, r2
 800207c:	b2db      	uxtb	r3, r3
 800207e:	001a      	movs	r2, r3
 8002080:	1dfb      	adds	r3, r7, #7
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	429a      	cmp	r2, r3
 8002086:	d0ce      	beq.n	8002026 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	0018      	movs	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	b004      	add	sp, #16
 8002090:	bd80      	pop	{r7, pc}

08002092 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b084      	sub	sp, #16
 8002096:	af00      	add	r7, sp, #0
 8002098:	60f8      	str	r0, [r7, #12]
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800209e:	e02b      	b.n	80020f8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	68b9      	ldr	r1, [r7, #8]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	0018      	movs	r0, r3
 80020a8:	f000 f86e 	bl	8002188 <I2C_IsAcknowledgeFailed>
 80020ac:	1e03      	subs	r3, r0, #0
 80020ae:	d001      	beq.n	80020b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e029      	b.n	8002108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3301      	adds	r3, #1
 80020b8:	d01e      	beq.n	80020f8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020ba:	f7ff f87f 	bl	80011bc <HAL_GetTick>
 80020be:	0002      	movs	r2, r0
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d302      	bcc.n	80020d0 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d113      	bne.n	80020f8 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d4:	2220      	movs	r2, #32
 80020d6:	431a      	orrs	r2, r3
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2241      	movs	r2, #65	; 0x41
 80020e0:	2120      	movs	r1, #32
 80020e2:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2242      	movs	r2, #66	; 0x42
 80020e8:	2100      	movs	r1, #0
 80020ea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2240      	movs	r2, #64	; 0x40
 80020f0:	2100      	movs	r1, #0
 80020f2:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e007      	b.n	8002108 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	2202      	movs	r2, #2
 8002100:	4013      	ands	r3, r2
 8002102:	2b02      	cmp	r3, #2
 8002104:	d1cc      	bne.n	80020a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002106:	2300      	movs	r3, #0
}
 8002108:	0018      	movs	r0, r3
 800210a:	46bd      	mov	sp, r7
 800210c:	b004      	add	sp, #16
 800210e:	bd80      	pop	{r7, pc}

08002110 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800211c:	e028      	b.n	8002170 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	0018      	movs	r0, r3
 8002126:	f000 f82f 	bl	8002188 <I2C_IsAcknowledgeFailed>
 800212a:	1e03      	subs	r3, r0, #0
 800212c:	d001      	beq.n	8002132 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e026      	b.n	8002180 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002132:	f7ff f843 	bl	80011bc <HAL_GetTick>
 8002136:	0002      	movs	r2, r0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	68ba      	ldr	r2, [r7, #8]
 800213e:	429a      	cmp	r2, r3
 8002140:	d302      	bcc.n	8002148 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d113      	bne.n	8002170 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214c:	2220      	movs	r2, #32
 800214e:	431a      	orrs	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2241      	movs	r2, #65	; 0x41
 8002158:	2120      	movs	r1, #32
 800215a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2242      	movs	r2, #66	; 0x42
 8002160:	2100      	movs	r1, #0
 8002162:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2240      	movs	r2, #64	; 0x40
 8002168:	2100      	movs	r1, #0
 800216a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e007      	b.n	8002180 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	2220      	movs	r2, #32
 8002178:	4013      	ands	r3, r2
 800217a:	2b20      	cmp	r3, #32
 800217c:	d1cf      	bne.n	800211e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	0018      	movs	r0, r3
 8002182:	46bd      	mov	sp, r7
 8002184:	b004      	add	sp, #16
 8002186:	bd80      	pop	{r7, pc}

08002188 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	699b      	ldr	r3, [r3, #24]
 800219a:	2210      	movs	r2, #16
 800219c:	4013      	ands	r3, r2
 800219e:	2b10      	cmp	r3, #16
 80021a0:	d164      	bne.n	800226c <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	685a      	ldr	r2, [r3, #4]
 80021a8:	2380      	movs	r3, #128	; 0x80
 80021aa:	049b      	lsls	r3, r3, #18
 80021ac:	401a      	ands	r2, r3
 80021ae:	2380      	movs	r3, #128	; 0x80
 80021b0:	049b      	lsls	r3, r3, #18
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d02b      	beq.n	800220e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2180      	movs	r1, #128	; 0x80
 80021c2:	01c9      	lsls	r1, r1, #7
 80021c4:	430a      	orrs	r2, r1
 80021c6:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021c8:	e021      	b.n	800220e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	3301      	adds	r3, #1
 80021ce:	d01e      	beq.n	800220e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021d0:	f7fe fff4 	bl	80011bc <HAL_GetTick>
 80021d4:	0002      	movs	r2, r0
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d302      	bcc.n	80021e6 <I2C_IsAcknowledgeFailed+0x5e>
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d113      	bne.n	800220e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ea:	2220      	movs	r2, #32
 80021ec:	431a      	orrs	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2241      	movs	r2, #65	; 0x41
 80021f6:	2120      	movs	r1, #32
 80021f8:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2242      	movs	r2, #66	; 0x42
 80021fe:	2100      	movs	r1, #0
 8002200:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2240      	movs	r2, #64	; 0x40
 8002206:	2100      	movs	r1, #0
 8002208:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e02f      	b.n	800226e <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	2220      	movs	r2, #32
 8002216:	4013      	ands	r3, r2
 8002218:	2b20      	cmp	r3, #32
 800221a:	d1d6      	bne.n	80021ca <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2210      	movs	r2, #16
 8002222:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2220      	movs	r2, #32
 800222a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	0018      	movs	r0, r3
 8002230:	f7ff fece 	bl	8001fd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	490e      	ldr	r1, [pc, #56]	; (8002278 <I2C_IsAcknowledgeFailed+0xf0>)
 8002240:	400a      	ands	r2, r1
 8002242:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002248:	2204      	movs	r2, #4
 800224a:	431a      	orrs	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2241      	movs	r2, #65	; 0x41
 8002254:	2120      	movs	r1, #32
 8002256:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2242      	movs	r2, #66	; 0x42
 800225c:	2100      	movs	r1, #0
 800225e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2240      	movs	r2, #64	; 0x40
 8002264:	2100      	movs	r1, #0
 8002266:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e000      	b.n	800226e <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	0018      	movs	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	b004      	add	sp, #16
 8002274:	bd80      	pop	{r7, pc}
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	fe00e800 	.word	0xfe00e800

0800227c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800227c:	b590      	push	{r4, r7, lr}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	0008      	movs	r0, r1
 8002286:	0011      	movs	r1, r2
 8002288:	607b      	str	r3, [r7, #4]
 800228a:	240a      	movs	r4, #10
 800228c:	193b      	adds	r3, r7, r4
 800228e:	1c02      	adds	r2, r0, #0
 8002290:	801a      	strh	r2, [r3, #0]
 8002292:	2009      	movs	r0, #9
 8002294:	183b      	adds	r3, r7, r0
 8002296:	1c0a      	adds	r2, r1, #0
 8002298:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	6a3a      	ldr	r2, [r7, #32]
 80022a2:	0d51      	lsrs	r1, r2, #21
 80022a4:	2280      	movs	r2, #128	; 0x80
 80022a6:	00d2      	lsls	r2, r2, #3
 80022a8:	400a      	ands	r2, r1
 80022aa:	490e      	ldr	r1, [pc, #56]	; (80022e4 <I2C_TransferConfig+0x68>)
 80022ac:	430a      	orrs	r2, r1
 80022ae:	43d2      	mvns	r2, r2
 80022b0:	401a      	ands	r2, r3
 80022b2:	0011      	movs	r1, r2
 80022b4:	193b      	adds	r3, r7, r4
 80022b6:	881b      	ldrh	r3, [r3, #0]
 80022b8:	059b      	lsls	r3, r3, #22
 80022ba:	0d9a      	lsrs	r2, r3, #22
 80022bc:	183b      	adds	r3, r7, r0
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	0418      	lsls	r0, r3, #16
 80022c2:	23ff      	movs	r3, #255	; 0xff
 80022c4:	041b      	lsls	r3, r3, #16
 80022c6:	4003      	ands	r3, r0
 80022c8:	431a      	orrs	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	431a      	orrs	r2, r3
 80022ce:	6a3b      	ldr	r3, [r7, #32]
 80022d0:	431a      	orrs	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	46bd      	mov	sp, r7
 80022de:	b005      	add	sp, #20
 80022e0:	bd90      	pop	{r4, r7, pc}
 80022e2:	46c0      	nop			; (mov r8, r8)
 80022e4:	03ff63ff 	.word	0x03ff63ff

080022e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2241      	movs	r2, #65	; 0x41
 80022f6:	5c9b      	ldrb	r3, [r3, r2]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b20      	cmp	r3, #32
 80022fc:	d138      	bne.n	8002370 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2240      	movs	r2, #64	; 0x40
 8002302:	5c9b      	ldrb	r3, [r3, r2]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d101      	bne.n	800230c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002308:	2302      	movs	r3, #2
 800230a:	e032      	b.n	8002372 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2240      	movs	r2, #64	; 0x40
 8002310:	2101      	movs	r1, #1
 8002312:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2241      	movs	r2, #65	; 0x41
 8002318:	2124      	movs	r1, #36	; 0x24
 800231a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2101      	movs	r1, #1
 8002328:	438a      	bics	r2, r1
 800232a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4911      	ldr	r1, [pc, #68]	; (800237c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002338:	400a      	ands	r2, r1
 800233a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6819      	ldr	r1, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2101      	movs	r1, #1
 8002358:	430a      	orrs	r2, r1
 800235a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2241      	movs	r2, #65	; 0x41
 8002360:	2120      	movs	r1, #32
 8002362:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2240      	movs	r2, #64	; 0x40
 8002368:	2100      	movs	r1, #0
 800236a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	e000      	b.n	8002372 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002370:	2302      	movs	r3, #2
  }
}
 8002372:	0018      	movs	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	b002      	add	sp, #8
 8002378:	bd80      	pop	{r7, pc}
 800237a:	46c0      	nop			; (mov r8, r8)
 800237c:	ffffefff 	.word	0xffffefff

08002380 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2241      	movs	r2, #65	; 0x41
 800238e:	5c9b      	ldrb	r3, [r3, r2]
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b20      	cmp	r3, #32
 8002394:	d139      	bne.n	800240a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2240      	movs	r2, #64	; 0x40
 800239a:	5c9b      	ldrb	r3, [r3, r2]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e033      	b.n	800240c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2240      	movs	r2, #64	; 0x40
 80023a8:	2101      	movs	r1, #1
 80023aa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2241      	movs	r2, #65	; 0x41
 80023b0:	2124      	movs	r1, #36	; 0x24
 80023b2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2101      	movs	r1, #1
 80023c0:	438a      	bics	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4a11      	ldr	r2, [pc, #68]	; (8002414 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80023d0:	4013      	ands	r3, r2
 80023d2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	021b      	lsls	r3, r3, #8
 80023d8:	68fa      	ldr	r2, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2101      	movs	r1, #1
 80023f2:	430a      	orrs	r2, r1
 80023f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2241      	movs	r2, #65	; 0x41
 80023fa:	2120      	movs	r1, #32
 80023fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2240      	movs	r2, #64	; 0x40
 8002402:	2100      	movs	r1, #0
 8002404:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002406:	2300      	movs	r3, #0
 8002408:	e000      	b.n	800240c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800240a:	2302      	movs	r3, #2
  }
}
 800240c:	0018      	movs	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	b004      	add	sp, #16
 8002412:	bd80      	pop	{r7, pc}
 8002414:	fffff0ff 	.word	0xfffff0ff

08002418 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b088      	sub	sp, #32
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e301      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2201      	movs	r2, #1
 8002430:	4013      	ands	r3, r2
 8002432:	d100      	bne.n	8002436 <HAL_RCC_OscConfig+0x1e>
 8002434:	e08d      	b.n	8002552 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002436:	4bc3      	ldr	r3, [pc, #780]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	220c      	movs	r2, #12
 800243c:	4013      	ands	r3, r2
 800243e:	2b04      	cmp	r3, #4
 8002440:	d00e      	beq.n	8002460 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002442:	4bc0      	ldr	r3, [pc, #768]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	220c      	movs	r2, #12
 8002448:	4013      	ands	r3, r2
 800244a:	2b08      	cmp	r3, #8
 800244c:	d116      	bne.n	800247c <HAL_RCC_OscConfig+0x64>
 800244e:	4bbd      	ldr	r3, [pc, #756]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	2380      	movs	r3, #128	; 0x80
 8002454:	025b      	lsls	r3, r3, #9
 8002456:	401a      	ands	r2, r3
 8002458:	2380      	movs	r3, #128	; 0x80
 800245a:	025b      	lsls	r3, r3, #9
 800245c:	429a      	cmp	r2, r3
 800245e:	d10d      	bne.n	800247c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002460:	4bb8      	ldr	r3, [pc, #736]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	029b      	lsls	r3, r3, #10
 8002468:	4013      	ands	r3, r2
 800246a:	d100      	bne.n	800246e <HAL_RCC_OscConfig+0x56>
 800246c:	e070      	b.n	8002550 <HAL_RCC_OscConfig+0x138>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d000      	beq.n	8002478 <HAL_RCC_OscConfig+0x60>
 8002476:	e06b      	b.n	8002550 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e2d8      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d107      	bne.n	8002494 <HAL_RCC_OscConfig+0x7c>
 8002484:	4baf      	ldr	r3, [pc, #700]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	4bae      	ldr	r3, [pc, #696]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800248a:	2180      	movs	r1, #128	; 0x80
 800248c:	0249      	lsls	r1, r1, #9
 800248e:	430a      	orrs	r2, r1
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	e02f      	b.n	80024f4 <HAL_RCC_OscConfig+0xdc>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d10c      	bne.n	80024b6 <HAL_RCC_OscConfig+0x9e>
 800249c:	4ba9      	ldr	r3, [pc, #676]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4ba8      	ldr	r3, [pc, #672]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024a2:	49a9      	ldr	r1, [pc, #676]	; (8002748 <HAL_RCC_OscConfig+0x330>)
 80024a4:	400a      	ands	r2, r1
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	4ba6      	ldr	r3, [pc, #664]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	4ba5      	ldr	r3, [pc, #660]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024ae:	49a7      	ldr	r1, [pc, #668]	; (800274c <HAL_RCC_OscConfig+0x334>)
 80024b0:	400a      	ands	r2, r1
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	e01e      	b.n	80024f4 <HAL_RCC_OscConfig+0xdc>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b05      	cmp	r3, #5
 80024bc:	d10e      	bne.n	80024dc <HAL_RCC_OscConfig+0xc4>
 80024be:	4ba1      	ldr	r3, [pc, #644]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	4ba0      	ldr	r3, [pc, #640]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024c4:	2180      	movs	r1, #128	; 0x80
 80024c6:	02c9      	lsls	r1, r1, #11
 80024c8:	430a      	orrs	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	4b9d      	ldr	r3, [pc, #628]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4b9c      	ldr	r3, [pc, #624]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024d2:	2180      	movs	r1, #128	; 0x80
 80024d4:	0249      	lsls	r1, r1, #9
 80024d6:	430a      	orrs	r2, r1
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	e00b      	b.n	80024f4 <HAL_RCC_OscConfig+0xdc>
 80024dc:	4b99      	ldr	r3, [pc, #612]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4b98      	ldr	r3, [pc, #608]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024e2:	4999      	ldr	r1, [pc, #612]	; (8002748 <HAL_RCC_OscConfig+0x330>)
 80024e4:	400a      	ands	r2, r1
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	4b96      	ldr	r3, [pc, #600]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	4b95      	ldr	r3, [pc, #596]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80024ee:	4997      	ldr	r1, [pc, #604]	; (800274c <HAL_RCC_OscConfig+0x334>)
 80024f0:	400a      	ands	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d014      	beq.n	8002526 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fc:	f7fe fe5e 	bl	80011bc <HAL_GetTick>
 8002500:	0003      	movs	r3, r0
 8002502:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002506:	f7fe fe59 	bl	80011bc <HAL_GetTick>
 800250a:	0002      	movs	r2, r0
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b64      	cmp	r3, #100	; 0x64
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e28a      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002518:	4b8a      	ldr	r3, [pc, #552]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	029b      	lsls	r3, r3, #10
 8002520:	4013      	ands	r3, r2
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0xee>
 8002524:	e015      	b.n	8002552 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002526:	f7fe fe49 	bl	80011bc <HAL_GetTick>
 800252a:	0003      	movs	r3, r0
 800252c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002530:	f7fe fe44 	bl	80011bc <HAL_GetTick>
 8002534:	0002      	movs	r2, r0
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	; 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e275      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002542:	4b80      	ldr	r3, [pc, #512]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	2380      	movs	r3, #128	; 0x80
 8002548:	029b      	lsls	r3, r3, #10
 800254a:	4013      	ands	r3, r2
 800254c:	d1f0      	bne.n	8002530 <HAL_RCC_OscConfig+0x118>
 800254e:	e000      	b.n	8002552 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002550:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2202      	movs	r2, #2
 8002558:	4013      	ands	r3, r2
 800255a:	d100      	bne.n	800255e <HAL_RCC_OscConfig+0x146>
 800255c:	e069      	b.n	8002632 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800255e:	4b79      	ldr	r3, [pc, #484]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	220c      	movs	r2, #12
 8002564:	4013      	ands	r3, r2
 8002566:	d00b      	beq.n	8002580 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002568:	4b76      	ldr	r3, [pc, #472]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	220c      	movs	r2, #12
 800256e:	4013      	ands	r3, r2
 8002570:	2b08      	cmp	r3, #8
 8002572:	d11c      	bne.n	80025ae <HAL_RCC_OscConfig+0x196>
 8002574:	4b73      	ldr	r3, [pc, #460]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	2380      	movs	r3, #128	; 0x80
 800257a:	025b      	lsls	r3, r3, #9
 800257c:	4013      	ands	r3, r2
 800257e:	d116      	bne.n	80025ae <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002580:	4b70      	ldr	r3, [pc, #448]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2202      	movs	r2, #2
 8002586:	4013      	ands	r3, r2
 8002588:	d005      	beq.n	8002596 <HAL_RCC_OscConfig+0x17e>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d001      	beq.n	8002596 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e24b      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002596:	4b6b      	ldr	r3, [pc, #428]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	22f8      	movs	r2, #248	; 0xf8
 800259c:	4393      	bics	r3, r2
 800259e:	0019      	movs	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	00da      	lsls	r2, r3, #3
 80025a6:	4b67      	ldr	r3, [pc, #412]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80025a8:	430a      	orrs	r2, r1
 80025aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ac:	e041      	b.n	8002632 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d024      	beq.n	8002600 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025b6:	4b63      	ldr	r3, [pc, #396]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	4b62      	ldr	r3, [pc, #392]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80025bc:	2101      	movs	r1, #1
 80025be:	430a      	orrs	r2, r1
 80025c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c2:	f7fe fdfb 	bl	80011bc <HAL_GetTick>
 80025c6:	0003      	movs	r3, r0
 80025c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ca:	e008      	b.n	80025de <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025cc:	f7fe fdf6 	bl	80011bc <HAL_GetTick>
 80025d0:	0002      	movs	r2, r0
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d901      	bls.n	80025de <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e227      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025de:	4b59      	ldr	r3, [pc, #356]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2202      	movs	r2, #2
 80025e4:	4013      	ands	r3, r2
 80025e6:	d0f1      	beq.n	80025cc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e8:	4b56      	ldr	r3, [pc, #344]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	22f8      	movs	r2, #248	; 0xf8
 80025ee:	4393      	bics	r3, r2
 80025f0:	0019      	movs	r1, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	00da      	lsls	r2, r3, #3
 80025f8:	4b52      	ldr	r3, [pc, #328]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	e018      	b.n	8002632 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002600:	4b50      	ldr	r3, [pc, #320]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4b4f      	ldr	r3, [pc, #316]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002606:	2101      	movs	r1, #1
 8002608:	438a      	bics	r2, r1
 800260a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7fe fdd6 	bl	80011bc <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002616:	f7fe fdd1 	bl	80011bc <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e202      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002628:	4b46      	ldr	r3, [pc, #280]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2202      	movs	r2, #2
 800262e:	4013      	ands	r3, r2
 8002630:	d1f1      	bne.n	8002616 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2208      	movs	r2, #8
 8002638:	4013      	ands	r3, r2
 800263a:	d036      	beq.n	80026aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d019      	beq.n	8002678 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002644:	4b3f      	ldr	r3, [pc, #252]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002646:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002648:	4b3e      	ldr	r3, [pc, #248]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800264a:	2101      	movs	r1, #1
 800264c:	430a      	orrs	r2, r1
 800264e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002650:	f7fe fdb4 	bl	80011bc <HAL_GetTick>
 8002654:	0003      	movs	r3, r0
 8002656:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800265a:	f7fe fdaf 	bl	80011bc <HAL_GetTick>
 800265e:	0002      	movs	r2, r0
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e1e0      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800266c:	4b35      	ldr	r3, [pc, #212]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	2202      	movs	r2, #2
 8002672:	4013      	ands	r3, r2
 8002674:	d0f1      	beq.n	800265a <HAL_RCC_OscConfig+0x242>
 8002676:	e018      	b.n	80026aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002678:	4b32      	ldr	r3, [pc, #200]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800267a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800267c:	4b31      	ldr	r3, [pc, #196]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800267e:	2101      	movs	r1, #1
 8002680:	438a      	bics	r2, r1
 8002682:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002684:	f7fe fd9a 	bl	80011bc <HAL_GetTick>
 8002688:	0003      	movs	r3, r0
 800268a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800268c:	e008      	b.n	80026a0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800268e:	f7fe fd95 	bl	80011bc <HAL_GetTick>
 8002692:	0002      	movs	r2, r0
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e1c6      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a0:	4b28      	ldr	r3, [pc, #160]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80026a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a4:	2202      	movs	r2, #2
 80026a6:	4013      	ands	r3, r2
 80026a8:	d1f1      	bne.n	800268e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2204      	movs	r2, #4
 80026b0:	4013      	ands	r3, r2
 80026b2:	d100      	bne.n	80026b6 <HAL_RCC_OscConfig+0x29e>
 80026b4:	e0b4      	b.n	8002820 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b6:	201f      	movs	r0, #31
 80026b8:	183b      	adds	r3, r7, r0
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026be:	4b21      	ldr	r3, [pc, #132]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80026c0:	69da      	ldr	r2, [r3, #28]
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	055b      	lsls	r3, r3, #21
 80026c6:	4013      	ands	r3, r2
 80026c8:	d110      	bne.n	80026ec <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ca:	4b1e      	ldr	r3, [pc, #120]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80026cc:	69da      	ldr	r2, [r3, #28]
 80026ce:	4b1d      	ldr	r3, [pc, #116]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80026d0:	2180      	movs	r1, #128	; 0x80
 80026d2:	0549      	lsls	r1, r1, #21
 80026d4:	430a      	orrs	r2, r1
 80026d6:	61da      	str	r2, [r3, #28]
 80026d8:	4b1a      	ldr	r3, [pc, #104]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 80026da:	69da      	ldr	r2, [r3, #28]
 80026dc:	2380      	movs	r3, #128	; 0x80
 80026de:	055b      	lsls	r3, r3, #21
 80026e0:	4013      	ands	r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026e6:	183b      	adds	r3, r7, r0
 80026e8:	2201      	movs	r2, #1
 80026ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ec:	4b18      	ldr	r3, [pc, #96]	; (8002750 <HAL_RCC_OscConfig+0x338>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	2380      	movs	r3, #128	; 0x80
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4013      	ands	r3, r2
 80026f6:	d11a      	bne.n	800272e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f8:	4b15      	ldr	r3, [pc, #84]	; (8002750 <HAL_RCC_OscConfig+0x338>)
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	4b14      	ldr	r3, [pc, #80]	; (8002750 <HAL_RCC_OscConfig+0x338>)
 80026fe:	2180      	movs	r1, #128	; 0x80
 8002700:	0049      	lsls	r1, r1, #1
 8002702:	430a      	orrs	r2, r1
 8002704:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002706:	f7fe fd59 	bl	80011bc <HAL_GetTick>
 800270a:	0003      	movs	r3, r0
 800270c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002710:	f7fe fd54 	bl	80011bc <HAL_GetTick>
 8002714:	0002      	movs	r2, r0
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b64      	cmp	r3, #100	; 0x64
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e185      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002722:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_RCC_OscConfig+0x338>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	2380      	movs	r3, #128	; 0x80
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	4013      	ands	r3, r2
 800272c:	d0f0      	beq.n	8002710 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d10e      	bne.n	8002754 <HAL_RCC_OscConfig+0x33c>
 8002736:	4b03      	ldr	r3, [pc, #12]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 8002738:	6a1a      	ldr	r2, [r3, #32]
 800273a:	4b02      	ldr	r3, [pc, #8]	; (8002744 <HAL_RCC_OscConfig+0x32c>)
 800273c:	2101      	movs	r1, #1
 800273e:	430a      	orrs	r2, r1
 8002740:	621a      	str	r2, [r3, #32]
 8002742:	e035      	b.n	80027b0 <HAL_RCC_OscConfig+0x398>
 8002744:	40021000 	.word	0x40021000
 8002748:	fffeffff 	.word	0xfffeffff
 800274c:	fffbffff 	.word	0xfffbffff
 8002750:	40007000 	.word	0x40007000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10c      	bne.n	8002776 <HAL_RCC_OscConfig+0x35e>
 800275c:	4bb6      	ldr	r3, [pc, #728]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800275e:	6a1a      	ldr	r2, [r3, #32]
 8002760:	4bb5      	ldr	r3, [pc, #724]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002762:	2101      	movs	r1, #1
 8002764:	438a      	bics	r2, r1
 8002766:	621a      	str	r2, [r3, #32]
 8002768:	4bb3      	ldr	r3, [pc, #716]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800276a:	6a1a      	ldr	r2, [r3, #32]
 800276c:	4bb2      	ldr	r3, [pc, #712]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800276e:	2104      	movs	r1, #4
 8002770:	438a      	bics	r2, r1
 8002772:	621a      	str	r2, [r3, #32]
 8002774:	e01c      	b.n	80027b0 <HAL_RCC_OscConfig+0x398>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b05      	cmp	r3, #5
 800277c:	d10c      	bne.n	8002798 <HAL_RCC_OscConfig+0x380>
 800277e:	4bae      	ldr	r3, [pc, #696]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002780:	6a1a      	ldr	r2, [r3, #32]
 8002782:	4bad      	ldr	r3, [pc, #692]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002784:	2104      	movs	r1, #4
 8002786:	430a      	orrs	r2, r1
 8002788:	621a      	str	r2, [r3, #32]
 800278a:	4bab      	ldr	r3, [pc, #684]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800278c:	6a1a      	ldr	r2, [r3, #32]
 800278e:	4baa      	ldr	r3, [pc, #680]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002790:	2101      	movs	r1, #1
 8002792:	430a      	orrs	r2, r1
 8002794:	621a      	str	r2, [r3, #32]
 8002796:	e00b      	b.n	80027b0 <HAL_RCC_OscConfig+0x398>
 8002798:	4ba7      	ldr	r3, [pc, #668]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800279a:	6a1a      	ldr	r2, [r3, #32]
 800279c:	4ba6      	ldr	r3, [pc, #664]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800279e:	2101      	movs	r1, #1
 80027a0:	438a      	bics	r2, r1
 80027a2:	621a      	str	r2, [r3, #32]
 80027a4:	4ba4      	ldr	r3, [pc, #656]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80027a6:	6a1a      	ldr	r2, [r3, #32]
 80027a8:	4ba3      	ldr	r3, [pc, #652]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80027aa:	2104      	movs	r1, #4
 80027ac:	438a      	bics	r2, r1
 80027ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d014      	beq.n	80027e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b8:	f7fe fd00 	bl	80011bc <HAL_GetTick>
 80027bc:	0003      	movs	r3, r0
 80027be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c0:	e009      	b.n	80027d6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027c2:	f7fe fcfb 	bl	80011bc <HAL_GetTick>
 80027c6:	0002      	movs	r2, r0
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	4a9b      	ldr	r2, [pc, #620]	; (8002a3c <HAL_RCC_OscConfig+0x624>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e12b      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d6:	4b98      	ldr	r3, [pc, #608]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	2202      	movs	r2, #2
 80027dc:	4013      	ands	r3, r2
 80027de:	d0f0      	beq.n	80027c2 <HAL_RCC_OscConfig+0x3aa>
 80027e0:	e013      	b.n	800280a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e2:	f7fe fceb 	bl	80011bc <HAL_GetTick>
 80027e6:	0003      	movs	r3, r0
 80027e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ea:	e009      	b.n	8002800 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ec:	f7fe fce6 	bl	80011bc <HAL_GetTick>
 80027f0:	0002      	movs	r2, r0
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	4a91      	ldr	r2, [pc, #580]	; (8002a3c <HAL_RCC_OscConfig+0x624>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e116      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002800:	4b8d      	ldr	r3, [pc, #564]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	2202      	movs	r2, #2
 8002806:	4013      	ands	r3, r2
 8002808:	d1f0      	bne.n	80027ec <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800280a:	231f      	movs	r3, #31
 800280c:	18fb      	adds	r3, r7, r3
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d105      	bne.n	8002820 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002814:	4b88      	ldr	r3, [pc, #544]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002816:	69da      	ldr	r2, [r3, #28]
 8002818:	4b87      	ldr	r3, [pc, #540]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800281a:	4989      	ldr	r1, [pc, #548]	; (8002a40 <HAL_RCC_OscConfig+0x628>)
 800281c:	400a      	ands	r2, r1
 800281e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2210      	movs	r2, #16
 8002826:	4013      	ands	r3, r2
 8002828:	d063      	beq.n	80028f2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d12a      	bne.n	8002888 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002832:	4b81      	ldr	r3, [pc, #516]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002834:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002836:	4b80      	ldr	r3, [pc, #512]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002838:	2104      	movs	r1, #4
 800283a:	430a      	orrs	r2, r1
 800283c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800283e:	4b7e      	ldr	r3, [pc, #504]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002842:	4b7d      	ldr	r3, [pc, #500]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002844:	2101      	movs	r1, #1
 8002846:	430a      	orrs	r2, r1
 8002848:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284a:	f7fe fcb7 	bl	80011bc <HAL_GetTick>
 800284e:	0003      	movs	r3, r0
 8002850:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002854:	f7fe fcb2 	bl	80011bc <HAL_GetTick>
 8002858:	0002      	movs	r2, r0
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e0e3      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002866:	4b74      	ldr	r3, [pc, #464]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800286a:	2202      	movs	r2, #2
 800286c:	4013      	ands	r3, r2
 800286e:	d0f1      	beq.n	8002854 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002870:	4b71      	ldr	r3, [pc, #452]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002874:	22f8      	movs	r2, #248	; 0xf8
 8002876:	4393      	bics	r3, r2
 8002878:	0019      	movs	r1, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	00da      	lsls	r2, r3, #3
 8002880:	4b6d      	ldr	r3, [pc, #436]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002882:	430a      	orrs	r2, r1
 8002884:	635a      	str	r2, [r3, #52]	; 0x34
 8002886:	e034      	b.n	80028f2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	3305      	adds	r3, #5
 800288e:	d111      	bne.n	80028b4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002890:	4b69      	ldr	r3, [pc, #420]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002892:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002894:	4b68      	ldr	r3, [pc, #416]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002896:	2104      	movs	r1, #4
 8002898:	438a      	bics	r2, r1
 800289a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800289c:	4b66      	ldr	r3, [pc, #408]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800289e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a0:	22f8      	movs	r2, #248	; 0xf8
 80028a2:	4393      	bics	r3, r2
 80028a4:	0019      	movs	r1, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	00da      	lsls	r2, r3, #3
 80028ac:	4b62      	ldr	r3, [pc, #392]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028ae:	430a      	orrs	r2, r1
 80028b0:	635a      	str	r2, [r3, #52]	; 0x34
 80028b2:	e01e      	b.n	80028f2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028b4:	4b60      	ldr	r3, [pc, #384]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028b8:	4b5f      	ldr	r3, [pc, #380]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028ba:	2104      	movs	r1, #4
 80028bc:	430a      	orrs	r2, r1
 80028be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80028c0:	4b5d      	ldr	r3, [pc, #372]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028c4:	4b5c      	ldr	r3, [pc, #368]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028c6:	2101      	movs	r1, #1
 80028c8:	438a      	bics	r2, r1
 80028ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028cc:	f7fe fc76 	bl	80011bc <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80028d6:	f7fe fc71 	bl	80011bc <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e0a2      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028e8:	4b53      	ldr	r3, [pc, #332]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ec:	2202      	movs	r2, #2
 80028ee:	4013      	ands	r3, r2
 80028f0:	d1f1      	bne.n	80028d6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d100      	bne.n	80028fc <HAL_RCC_OscConfig+0x4e4>
 80028fa:	e097      	b.n	8002a2c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028fc:	4b4e      	ldr	r3, [pc, #312]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	220c      	movs	r2, #12
 8002902:	4013      	ands	r3, r2
 8002904:	2b08      	cmp	r3, #8
 8002906:	d100      	bne.n	800290a <HAL_RCC_OscConfig+0x4f2>
 8002908:	e06b      	b.n	80029e2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	2b02      	cmp	r3, #2
 8002910:	d14c      	bne.n	80029ac <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002912:	4b49      	ldr	r3, [pc, #292]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	4b48      	ldr	r3, [pc, #288]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002918:	494a      	ldr	r1, [pc, #296]	; (8002a44 <HAL_RCC_OscConfig+0x62c>)
 800291a:	400a      	ands	r2, r1
 800291c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291e:	f7fe fc4d 	bl	80011bc <HAL_GetTick>
 8002922:	0003      	movs	r3, r0
 8002924:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002928:	f7fe fc48 	bl	80011bc <HAL_GetTick>
 800292c:	0002      	movs	r2, r0
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e079      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800293a:	4b3f      	ldr	r3, [pc, #252]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	2380      	movs	r3, #128	; 0x80
 8002940:	049b      	lsls	r3, r3, #18
 8002942:	4013      	ands	r3, r2
 8002944:	d1f0      	bne.n	8002928 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002946:	4b3c      	ldr	r3, [pc, #240]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294a:	220f      	movs	r2, #15
 800294c:	4393      	bics	r3, r2
 800294e:	0019      	movs	r1, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002954:	4b38      	ldr	r3, [pc, #224]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002956:	430a      	orrs	r2, r1
 8002958:	62da      	str	r2, [r3, #44]	; 0x2c
 800295a:	4b37      	ldr	r3, [pc, #220]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	4a3a      	ldr	r2, [pc, #232]	; (8002a48 <HAL_RCC_OscConfig+0x630>)
 8002960:	4013      	ands	r3, r2
 8002962:	0019      	movs	r1, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	431a      	orrs	r2, r3
 800296e:	4b32      	ldr	r3, [pc, #200]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002970:	430a      	orrs	r2, r1
 8002972:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002974:	4b30      	ldr	r3, [pc, #192]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	4b2f      	ldr	r3, [pc, #188]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 800297a:	2180      	movs	r1, #128	; 0x80
 800297c:	0449      	lsls	r1, r1, #17
 800297e:	430a      	orrs	r2, r1
 8002980:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002982:	f7fe fc1b 	bl	80011bc <HAL_GetTick>
 8002986:	0003      	movs	r3, r0
 8002988:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800298c:	f7fe fc16 	bl	80011bc <HAL_GetTick>
 8002990:	0002      	movs	r2, r0
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e047      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800299e:	4b26      	ldr	r3, [pc, #152]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	2380      	movs	r3, #128	; 0x80
 80029a4:	049b      	lsls	r3, r3, #18
 80029a6:	4013      	ands	r3, r2
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x574>
 80029aa:	e03f      	b.n	8002a2c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ac:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	4b21      	ldr	r3, [pc, #132]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80029b2:	4924      	ldr	r1, [pc, #144]	; (8002a44 <HAL_RCC_OscConfig+0x62c>)
 80029b4:	400a      	ands	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b8:	f7fe fc00 	bl	80011bc <HAL_GetTick>
 80029bc:	0003      	movs	r3, r0
 80029be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029c2:	f7fe fbfb 	bl	80011bc <HAL_GetTick>
 80029c6:	0002      	movs	r2, r0
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e02c      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029d4:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	2380      	movs	r3, #128	; 0x80
 80029da:	049b      	lsls	r3, r3, #18
 80029dc:	4013      	ands	r3, r2
 80029de:	d1f0      	bne.n	80029c2 <HAL_RCC_OscConfig+0x5aa>
 80029e0:	e024      	b.n	8002a2c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d101      	bne.n	80029ee <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e01f      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80029ee:	4b12      	ldr	r3, [pc, #72]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80029f4:	4b10      	ldr	r3, [pc, #64]	; (8002a38 <HAL_RCC_OscConfig+0x620>)
 80029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	2380      	movs	r3, #128	; 0x80
 80029fe:	025b      	lsls	r3, r3, #9
 8002a00:	401a      	ands	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d10e      	bne.n	8002a28 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	401a      	ands	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d107      	bne.n	8002a28 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	23f0      	movs	r3, #240	; 0xf0
 8002a1c:	039b      	lsls	r3, r3, #14
 8002a1e:	401a      	ands	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d001      	beq.n	8002a2c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e000      	b.n	8002a2e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	0018      	movs	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	b008      	add	sp, #32
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	46c0      	nop			; (mov r8, r8)
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	00001388 	.word	0x00001388
 8002a40:	efffffff 	.word	0xefffffff
 8002a44:	feffffff 	.word	0xfeffffff
 8002a48:	ffc2ffff 	.word	0xffc2ffff

08002a4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d101      	bne.n	8002a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e0b3      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a60:	4b5b      	ldr	r3, [pc, #364]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2201      	movs	r2, #1
 8002a66:	4013      	ands	r3, r2
 8002a68:	683a      	ldr	r2, [r7, #0]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d911      	bls.n	8002a92 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a6e:	4b58      	ldr	r3, [pc, #352]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2201      	movs	r2, #1
 8002a74:	4393      	bics	r3, r2
 8002a76:	0019      	movs	r1, r3
 8002a78:	4b55      	ldr	r3, [pc, #340]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a80:	4b53      	ldr	r3, [pc, #332]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2201      	movs	r2, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d001      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e09a      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2202      	movs	r2, #2
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d015      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2204      	movs	r2, #4
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d006      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002aa6:	4b4b      	ldr	r3, [pc, #300]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002aa8:	685a      	ldr	r2, [r3, #4]
 8002aaa:	4b4a      	ldr	r3, [pc, #296]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002aac:	21e0      	movs	r1, #224	; 0xe0
 8002aae:	00c9      	lsls	r1, r1, #3
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ab4:	4b47      	ldr	r3, [pc, #284]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	22f0      	movs	r2, #240	; 0xf0
 8002aba:	4393      	bics	r3, r2
 8002abc:	0019      	movs	r1, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	4b44      	ldr	r3, [pc, #272]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2201      	movs	r2, #1
 8002ace:	4013      	ands	r3, r2
 8002ad0:	d040      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d107      	bne.n	8002aea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ada:	4b3e      	ldr	r3, [pc, #248]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	2380      	movs	r3, #128	; 0x80
 8002ae0:	029b      	lsls	r3, r3, #10
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d114      	bne.n	8002b10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e06e      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d107      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af2:	4b38      	ldr	r3, [pc, #224]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	2380      	movs	r3, #128	; 0x80
 8002af8:	049b      	lsls	r3, r3, #18
 8002afa:	4013      	ands	r3, r2
 8002afc:	d108      	bne.n	8002b10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e062      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b02:	4b34      	ldr	r3, [pc, #208]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2202      	movs	r2, #2
 8002b08:	4013      	ands	r3, r2
 8002b0a:	d101      	bne.n	8002b10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e05b      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b10:	4b30      	ldr	r3, [pc, #192]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2203      	movs	r2, #3
 8002b16:	4393      	bics	r3, r2
 8002b18:	0019      	movs	r1, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	4b2d      	ldr	r3, [pc, #180]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002b20:	430a      	orrs	r2, r1
 8002b22:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b24:	f7fe fb4a 	bl	80011bc <HAL_GetTick>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b2c:	e009      	b.n	8002b42 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b2e:	f7fe fb45 	bl	80011bc <HAL_GetTick>
 8002b32:	0002      	movs	r2, r0
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	4a27      	ldr	r2, [pc, #156]	; (8002bd8 <HAL_RCC_ClockConfig+0x18c>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e042      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b42:	4b24      	ldr	r3, [pc, #144]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	220c      	movs	r2, #12
 8002b48:	401a      	ands	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d1ec      	bne.n	8002b2e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b54:	4b1e      	ldr	r3, [pc, #120]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	683a      	ldr	r2, [r7, #0]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d211      	bcs.n	8002b86 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b62:	4b1b      	ldr	r3, [pc, #108]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2201      	movs	r2, #1
 8002b68:	4393      	bics	r3, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	4b18      	ldr	r3, [pc, #96]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002b6e:	683a      	ldr	r2, [r7, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b74:	4b16      	ldr	r3, [pc, #88]	; (8002bd0 <HAL_RCC_ClockConfig+0x184>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	683a      	ldr	r2, [r7, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d001      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e020      	b.n	8002bc8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2204      	movs	r2, #4
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d009      	beq.n	8002ba4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b90:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4a11      	ldr	r2, [pc, #68]	; (8002bdc <HAL_RCC_ClockConfig+0x190>)
 8002b96:	4013      	ands	r3, r2
 8002b98:	0019      	movs	r1, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68da      	ldr	r2, [r3, #12]
 8002b9e:	4b0d      	ldr	r3, [pc, #52]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ba4:	f000 f820 	bl	8002be8 <HAL_RCC_GetSysClockFreq>
 8002ba8:	0001      	movs	r1, r0
 8002baa:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <HAL_RCC_ClockConfig+0x188>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	091b      	lsrs	r3, r3, #4
 8002bb0:	220f      	movs	r2, #15
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <HAL_RCC_ClockConfig+0x194>)
 8002bb6:	5cd3      	ldrb	r3, [r2, r3]
 8002bb8:	000a      	movs	r2, r1
 8002bba:	40da      	lsrs	r2, r3
 8002bbc:	4b09      	ldr	r3, [pc, #36]	; (8002be4 <HAL_RCC_ClockConfig+0x198>)
 8002bbe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f7fe f981 	bl	8000ec8 <HAL_InitTick>
  
  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	0018      	movs	r0, r3
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b004      	add	sp, #16
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40022000 	.word	0x40022000
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	00001388 	.word	0x00001388
 8002bdc:	fffff8ff 	.word	0xfffff8ff
 8002be0:	080067e0 	.word	0x080067e0
 8002be4:	20000010 	.word	0x20000010

08002be8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002be8:	b590      	push	{r4, r7, lr}
 8002bea:	b08f      	sub	sp, #60	; 0x3c
 8002bec:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002bee:	2314      	movs	r3, #20
 8002bf0:	18fb      	adds	r3, r7, r3
 8002bf2:	4a2b      	ldr	r2, [pc, #172]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bf4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bf6:	c313      	stmia	r3!, {r0, r1, r4}
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002bfc:	1d3b      	adds	r3, r7, #4
 8002bfe:	4a29      	ldr	r2, [pc, #164]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c00:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002c02:	c313      	stmia	r3!, {r0, r1, r4}
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c10:	2300      	movs	r3, #0
 8002c12:	637b      	str	r3, [r7, #52]	; 0x34
 8002c14:	2300      	movs	r3, #0
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002c1c:	4b22      	ldr	r3, [pc, #136]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c24:	220c      	movs	r2, #12
 8002c26:	4013      	ands	r3, r2
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d002      	beq.n	8002c32 <HAL_RCC_GetSysClockFreq+0x4a>
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d003      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x50>
 8002c30:	e02d      	b.n	8002c8e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c32:	4b1e      	ldr	r3, [pc, #120]	; (8002cac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c34:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c36:	e02d      	b.n	8002c94 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c3a:	0c9b      	lsrs	r3, r3, #18
 8002c3c:	220f      	movs	r2, #15
 8002c3e:	4013      	ands	r3, r2
 8002c40:	2214      	movs	r2, #20
 8002c42:	18ba      	adds	r2, r7, r2
 8002c44:	5cd3      	ldrb	r3, [r2, r3]
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002c48:	4b17      	ldr	r3, [pc, #92]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	4013      	ands	r3, r2
 8002c50:	1d3a      	adds	r2, r7, #4
 8002c52:	5cd3      	ldrb	r3, [r2, r3]
 8002c54:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002c56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c58:	2380      	movs	r3, #128	; 0x80
 8002c5a:	025b      	lsls	r3, r3, #9
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d009      	beq.n	8002c74 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c62:	4812      	ldr	r0, [pc, #72]	; (8002cac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c64:	f7fd fa5a 	bl	800011c <__udivsi3>
 8002c68:	0003      	movs	r3, r0
 8002c6a:	001a      	movs	r2, r3
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6e:	4353      	muls	r3, r2
 8002c70:	637b      	str	r3, [r7, #52]	; 0x34
 8002c72:	e009      	b.n	8002c88 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002c74:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c76:	000a      	movs	r2, r1
 8002c78:	0152      	lsls	r2, r2, #5
 8002c7a:	1a52      	subs	r2, r2, r1
 8002c7c:	0193      	lsls	r3, r2, #6
 8002c7e:	1a9b      	subs	r3, r3, r2
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	185b      	adds	r3, r3, r1
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c8a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c8c:	e002      	b.n	8002c94 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c8e:	4b07      	ldr	r3, [pc, #28]	; (8002cac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c90:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c92:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c96:	0018      	movs	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b00f      	add	sp, #60	; 0x3c
 8002c9c:	bd90      	pop	{r4, r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	080067b8 	.word	0x080067b8
 8002ca4:	080067c8 	.word	0x080067c8
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	007a1200 	.word	0x007a1200

08002cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cb4:	4b02      	ldr	r3, [pc, #8]	; (8002cc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
}
 8002cb8:	0018      	movs	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	20000010 	.word	0x20000010

08002cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002cc8:	f7ff fff2 	bl	8002cb0 <HAL_RCC_GetHCLKFreq>
 8002ccc:	0001      	movs	r1, r0
 8002cce:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	0a1b      	lsrs	r3, r3, #8
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	4a04      	ldr	r2, [pc, #16]	; (8002cec <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	40d9      	lsrs	r1, r3
 8002cde:	000b      	movs	r3, r1
}    
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	080067f0 	.word	0x080067f0

08002cf0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2207      	movs	r2, #7
 8002cfe:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002d00:	4b0e      	ldr	r3, [pc, #56]	; (8002d3c <HAL_RCC_GetClockConfig+0x4c>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2203      	movs	r2, #3
 8002d06:	401a      	ands	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <HAL_RCC_GetClockConfig+0x4c>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	22f0      	movs	r2, #240	; 0xf0
 8002d12:	401a      	ands	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002d18:	4b08      	ldr	r3, [pc, #32]	; (8002d3c <HAL_RCC_GetClockConfig+0x4c>)
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	23e0      	movs	r3, #224	; 0xe0
 8002d1e:	00db      	lsls	r3, r3, #3
 8002d20:	401a      	ands	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002d26:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_RCC_GetClockConfig+0x50>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	401a      	ands	r2, r3
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	601a      	str	r2, [r3, #0]
}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b002      	add	sp, #8
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	40022000 	.word	0x40022000

08002d44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	2380      	movs	r3, #128	; 0x80
 8002d5a:	025b      	lsls	r3, r3, #9
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d100      	bne.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002d60:	e08e      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002d62:	2017      	movs	r0, #23
 8002d64:	183b      	adds	r3, r7, r0
 8002d66:	2200      	movs	r2, #0
 8002d68:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d6a:	4b57      	ldr	r3, [pc, #348]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	2380      	movs	r3, #128	; 0x80
 8002d70:	055b      	lsls	r3, r3, #21
 8002d72:	4013      	ands	r3, r2
 8002d74:	d110      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d76:	4b54      	ldr	r3, [pc, #336]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d78:	69da      	ldr	r2, [r3, #28]
 8002d7a:	4b53      	ldr	r3, [pc, #332]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d7c:	2180      	movs	r1, #128	; 0x80
 8002d7e:	0549      	lsls	r1, r1, #21
 8002d80:	430a      	orrs	r2, r1
 8002d82:	61da      	str	r2, [r3, #28]
 8002d84:	4b50      	ldr	r3, [pc, #320]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d86:	69da      	ldr	r2, [r3, #28]
 8002d88:	2380      	movs	r3, #128	; 0x80
 8002d8a:	055b      	lsls	r3, r3, #21
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	60bb      	str	r3, [r7, #8]
 8002d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d92:	183b      	adds	r3, r7, r0
 8002d94:	2201      	movs	r2, #1
 8002d96:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d98:	4b4c      	ldr	r3, [pc, #304]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	2380      	movs	r3, #128	; 0x80
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4013      	ands	r3, r2
 8002da2:	d11a      	bne.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002da4:	4b49      	ldr	r3, [pc, #292]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	4b48      	ldr	r3, [pc, #288]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002daa:	2180      	movs	r1, #128	; 0x80
 8002dac:	0049      	lsls	r1, r1, #1
 8002dae:	430a      	orrs	r2, r1
 8002db0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002db2:	f7fe fa03 	bl	80011bc <HAL_GetTick>
 8002db6:	0003      	movs	r3, r0
 8002db8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dba:	e008      	b.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dbc:	f7fe f9fe 	bl	80011bc <HAL_GetTick>
 8002dc0:	0002      	movs	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b64      	cmp	r3, #100	; 0x64
 8002dc8:	d901      	bls.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e077      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dce:	4b3f      	ldr	r3, [pc, #252]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	2380      	movs	r3, #128	; 0x80
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002dda:	4b3b      	ldr	r3, [pc, #236]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ddc:	6a1a      	ldr	r2, [r3, #32]
 8002dde:	23c0      	movs	r3, #192	; 0xc0
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4013      	ands	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d034      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	23c0      	movs	r3, #192	; 0xc0
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4013      	ands	r3, r2
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d02c      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002dfc:	4b32      	ldr	r3, [pc, #200]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	4a33      	ldr	r2, [pc, #204]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002e02:	4013      	ands	r3, r2
 8002e04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e06:	4b30      	ldr	r3, [pc, #192]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e08:	6a1a      	ldr	r2, [r3, #32]
 8002e0a:	4b2f      	ldr	r3, [pc, #188]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e0c:	2180      	movs	r1, #128	; 0x80
 8002e0e:	0249      	lsls	r1, r1, #9
 8002e10:	430a      	orrs	r2, r1
 8002e12:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e14:	4b2c      	ldr	r3, [pc, #176]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e16:	6a1a      	ldr	r2, [r3, #32]
 8002e18:	4b2b      	ldr	r3, [pc, #172]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e1a:	492e      	ldr	r1, [pc, #184]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002e1c:	400a      	ands	r2, r1
 8002e1e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e20:	4b29      	ldr	r3, [pc, #164]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d013      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2e:	f7fe f9c5 	bl	80011bc <HAL_GetTick>
 8002e32:	0003      	movs	r3, r0
 8002e34:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e36:	e009      	b.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e38:	f7fe f9c0 	bl	80011bc <HAL_GetTick>
 8002e3c:	0002      	movs	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	4a25      	ldr	r2, [pc, #148]	; (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e038      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e4c:	4b1e      	ldr	r3, [pc, #120]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	2202      	movs	r2, #2
 8002e52:	4013      	ands	r3, r2
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e56:	4b1c      	ldr	r3, [pc, #112]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	4a1d      	ldr	r2, [pc, #116]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	0019      	movs	r1, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	4b18      	ldr	r3, [pc, #96]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e66:	430a      	orrs	r2, r1
 8002e68:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e6a:	2317      	movs	r3, #23
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d105      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e74:	4b14      	ldr	r3, [pc, #80]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e76:	69da      	ldr	r2, [r3, #28]
 8002e78:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e7a:	4918      	ldr	r1, [pc, #96]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2201      	movs	r2, #1
 8002e86:	4013      	ands	r3, r2
 8002e88:	d009      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	2203      	movs	r2, #3
 8002e90:	4393      	bics	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d009      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ea8:	4b07      	ldr	r3, [pc, #28]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eac:	2210      	movs	r2, #16
 8002eae:	4393      	bics	r3, r2
 8002eb0:	0019      	movs	r1, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68da      	ldr	r2, [r3, #12]
 8002eb6:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	b006      	add	sp, #24
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	46c0      	nop			; (mov r8, r8)
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40007000 	.word	0x40007000
 8002ed0:	fffffcff 	.word	0xfffffcff
 8002ed4:	fffeffff 	.word	0xfffeffff
 8002ed8:	00001388 	.word	0x00001388
 8002edc:	efffffff 	.word	0xefffffff

08002ee0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e042      	b.n	8002f78 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	223d      	movs	r2, #61	; 0x3d
 8002ef6:	5c9b      	ldrb	r3, [r3, r2]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d107      	bne.n	8002f0e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	223c      	movs	r2, #60	; 0x3c
 8002f02:	2100      	movs	r1, #0
 8002f04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f000 f839 	bl	8002f80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	223d      	movs	r2, #61	; 0x3d
 8002f12:	2102      	movs	r1, #2
 8002f14:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	3304      	adds	r3, #4
 8002f1e:	0019      	movs	r1, r3
 8002f20:	0010      	movs	r0, r2
 8002f22:	f000 f9b7 	bl	8003294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2246      	movs	r2, #70	; 0x46
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	223e      	movs	r2, #62	; 0x3e
 8002f32:	2101      	movs	r1, #1
 8002f34:	5499      	strb	r1, [r3, r2]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	223f      	movs	r2, #63	; 0x3f
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	5499      	strb	r1, [r3, r2]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2240      	movs	r2, #64	; 0x40
 8002f42:	2101      	movs	r1, #1
 8002f44:	5499      	strb	r1, [r3, r2]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2241      	movs	r2, #65	; 0x41
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2242      	movs	r2, #66	; 0x42
 8002f52:	2101      	movs	r1, #1
 8002f54:	5499      	strb	r1, [r3, r2]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2243      	movs	r2, #67	; 0x43
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	5499      	strb	r1, [r3, r2]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2244      	movs	r2, #68	; 0x44
 8002f62:	2101      	movs	r1, #1
 8002f64:	5499      	strb	r1, [r3, r2]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2245      	movs	r2, #69	; 0x45
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	223d      	movs	r2, #61	; 0x3d
 8002f72:	2101      	movs	r1, #1
 8002f74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	0018      	movs	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	b002      	add	sp, #8
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f88:	46c0      	nop			; (mov r8, r8)
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b002      	add	sp, #8
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b084      	sub	sp, #16
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	223d      	movs	r2, #61	; 0x3d
 8002f9c:	5c9b      	ldrb	r3, [r3, r2]
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d001      	beq.n	8002fa8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e035      	b.n	8003014 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	223d      	movs	r2, #61	; 0x3d
 8002fac:	2102      	movs	r1, #2
 8002fae:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2101      	movs	r1, #1
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a15      	ldr	r2, [pc, #84]	; (800301c <HAL_TIM_Base_Start_IT+0x8c>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d009      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x4e>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a14      	ldr	r2, [pc, #80]	; (8003020 <HAL_TIM_Base_Start_IT+0x90>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d004      	beq.n	8002fde <HAL_TIM_Base_Start_IT+0x4e>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a12      	ldr	r2, [pc, #72]	; (8003024 <HAL_TIM_Base_Start_IT+0x94>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d111      	bne.n	8003002 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2207      	movs	r2, #7
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2b06      	cmp	r3, #6
 8002fee:	d010      	beq.n	8003012 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003000:	e007      	b.n	8003012 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2101      	movs	r1, #1
 800300e:	430a      	orrs	r2, r1
 8003010:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	0018      	movs	r0, r3
 8003016:	46bd      	mov	sp, r7
 8003018:	b004      	add	sp, #16
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40012c00 	.word	0x40012c00
 8003020:	40000400 	.word	0x40000400
 8003024:	40014000 	.word	0x40014000

08003028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	2202      	movs	r2, #2
 8003038:	4013      	ands	r3, r2
 800303a:	2b02      	cmp	r3, #2
 800303c:	d124      	bne.n	8003088 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	2202      	movs	r2, #2
 8003046:	4013      	ands	r3, r2
 8003048:	2b02      	cmp	r3, #2
 800304a:	d11d      	bne.n	8003088 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2203      	movs	r2, #3
 8003052:	4252      	negs	r2, r2
 8003054:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2203      	movs	r2, #3
 8003064:	4013      	ands	r3, r2
 8003066:	d004      	beq.n	8003072 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	0018      	movs	r0, r3
 800306c:	f000 f8fa 	bl	8003264 <HAL_TIM_IC_CaptureCallback>
 8003070:	e007      	b.n	8003082 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	0018      	movs	r0, r3
 8003076:	f000 f8ed 	bl	8003254 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	0018      	movs	r0, r3
 800307e:	f000 f8f9 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	2204      	movs	r2, #4
 8003090:	4013      	ands	r3, r2
 8003092:	2b04      	cmp	r3, #4
 8003094:	d125      	bne.n	80030e2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2204      	movs	r2, #4
 800309e:	4013      	ands	r3, r2
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	d11e      	bne.n	80030e2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2205      	movs	r2, #5
 80030aa:	4252      	negs	r2, r2
 80030ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2202      	movs	r2, #2
 80030b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	23c0      	movs	r3, #192	; 0xc0
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4013      	ands	r3, r2
 80030c0:	d004      	beq.n	80030cc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f000 f8cd 	bl	8003264 <HAL_TIM_IC_CaptureCallback>
 80030ca:	e007      	b.n	80030dc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	0018      	movs	r0, r3
 80030d0:	f000 f8c0 	bl	8003254 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	0018      	movs	r0, r3
 80030d8:	f000 f8cc 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	2208      	movs	r2, #8
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d124      	bne.n	800313a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2208      	movs	r2, #8
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b08      	cmp	r3, #8
 80030fc:	d11d      	bne.n	800313a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2209      	movs	r2, #9
 8003104:	4252      	negs	r2, r2
 8003106:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2204      	movs	r2, #4
 800310c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	2203      	movs	r2, #3
 8003116:	4013      	ands	r3, r2
 8003118:	d004      	beq.n	8003124 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	0018      	movs	r0, r3
 800311e:	f000 f8a1 	bl	8003264 <HAL_TIM_IC_CaptureCallback>
 8003122:	e007      	b.n	8003134 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	0018      	movs	r0, r3
 8003128:	f000 f894 	bl	8003254 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	0018      	movs	r0, r3
 8003130:	f000 f8a0 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	2210      	movs	r2, #16
 8003142:	4013      	ands	r3, r2
 8003144:	2b10      	cmp	r3, #16
 8003146:	d125      	bne.n	8003194 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	2210      	movs	r2, #16
 8003150:	4013      	ands	r3, r2
 8003152:	2b10      	cmp	r3, #16
 8003154:	d11e      	bne.n	8003194 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2211      	movs	r2, #17
 800315c:	4252      	negs	r2, r2
 800315e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2208      	movs	r2, #8
 8003164:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69da      	ldr	r2, [r3, #28]
 800316c:	23c0      	movs	r3, #192	; 0xc0
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4013      	ands	r3, r2
 8003172:	d004      	beq.n	800317e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	0018      	movs	r0, r3
 8003178:	f000 f874 	bl	8003264 <HAL_TIM_IC_CaptureCallback>
 800317c:	e007      	b.n	800318e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	0018      	movs	r0, r3
 8003182:	f000 f867 	bl	8003254 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	0018      	movs	r0, r3
 800318a:	f000 f873 	bl	8003274 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	2201      	movs	r2, #1
 800319c:	4013      	ands	r3, r2
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d10f      	bne.n	80031c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	2201      	movs	r2, #1
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d108      	bne.n	80031c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	2202      	movs	r2, #2
 80031b6:	4252      	negs	r2, r2
 80031b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	0018      	movs	r0, r3
 80031be:	f7fd fd7d 	bl	8000cbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	2280      	movs	r2, #128	; 0x80
 80031ca:	4013      	ands	r3, r2
 80031cc:	2b80      	cmp	r3, #128	; 0x80
 80031ce:	d10f      	bne.n	80031f0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2280      	movs	r2, #128	; 0x80
 80031d8:	4013      	ands	r3, r2
 80031da:	2b80      	cmp	r3, #128	; 0x80
 80031dc:	d108      	bne.n	80031f0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2281      	movs	r2, #129	; 0x81
 80031e4:	4252      	negs	r2, r2
 80031e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	0018      	movs	r0, r3
 80031ec:	f000 f8d0 	bl	8003390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	2240      	movs	r2, #64	; 0x40
 80031f8:	4013      	ands	r3, r2
 80031fa:	2b40      	cmp	r3, #64	; 0x40
 80031fc:	d10f      	bne.n	800321e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	2240      	movs	r2, #64	; 0x40
 8003206:	4013      	ands	r3, r2
 8003208:	2b40      	cmp	r3, #64	; 0x40
 800320a:	d108      	bne.n	800321e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2241      	movs	r2, #65	; 0x41
 8003212:	4252      	negs	r2, r2
 8003214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	0018      	movs	r0, r3
 800321a:	f000 f833 	bl	8003284 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	2220      	movs	r2, #32
 8003226:	4013      	ands	r3, r2
 8003228:	2b20      	cmp	r3, #32
 800322a:	d10f      	bne.n	800324c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	2220      	movs	r2, #32
 8003234:	4013      	ands	r3, r2
 8003236:	2b20      	cmp	r3, #32
 8003238:	d108      	bne.n	800324c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2221      	movs	r2, #33	; 0x21
 8003240:	4252      	negs	r2, r2
 8003242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	0018      	movs	r0, r3
 8003248:	f000 f89a 	bl	8003380 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800324c:	46c0      	nop			; (mov r8, r8)
 800324e:	46bd      	mov	sp, r7
 8003250:	b002      	add	sp, #8
 8003252:	bd80      	pop	{r7, pc}

08003254 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800325c:	46c0      	nop			; (mov r8, r8)
 800325e:	46bd      	mov	sp, r7
 8003260:	b002      	add	sp, #8
 8003262:	bd80      	pop	{r7, pc}

08003264 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}

08003274 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800327c:	46c0      	nop			; (mov r8, r8)
 800327e:	46bd      	mov	sp, r7
 8003280:	b002      	add	sp, #8
 8003282:	bd80      	pop	{r7, pc}

08003284 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800328c:	46c0      	nop			; (mov r8, r8)
 800328e:	46bd      	mov	sp, r7
 8003290:	b002      	add	sp, #8
 8003292:	bd80      	pop	{r7, pc}

08003294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4a2f      	ldr	r2, [pc, #188]	; (8003364 <TIM_Base_SetConfig+0xd0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d003      	beq.n	80032b4 <TIM_Base_SetConfig+0x20>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4a2e      	ldr	r2, [pc, #184]	; (8003368 <TIM_Base_SetConfig+0xd4>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d108      	bne.n	80032c6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2270      	movs	r2, #112	; 0x70
 80032b8:	4393      	bics	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	68fa      	ldr	r2, [r7, #12]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a26      	ldr	r2, [pc, #152]	; (8003364 <TIM_Base_SetConfig+0xd0>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d013      	beq.n	80032f6 <TIM_Base_SetConfig+0x62>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a25      	ldr	r2, [pc, #148]	; (8003368 <TIM_Base_SetConfig+0xd4>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d00f      	beq.n	80032f6 <TIM_Base_SetConfig+0x62>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a24      	ldr	r2, [pc, #144]	; (800336c <TIM_Base_SetConfig+0xd8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d00b      	beq.n	80032f6 <TIM_Base_SetConfig+0x62>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a23      	ldr	r2, [pc, #140]	; (8003370 <TIM_Base_SetConfig+0xdc>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d007      	beq.n	80032f6 <TIM_Base_SetConfig+0x62>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a22      	ldr	r2, [pc, #136]	; (8003374 <TIM_Base_SetConfig+0xe0>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d003      	beq.n	80032f6 <TIM_Base_SetConfig+0x62>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a21      	ldr	r2, [pc, #132]	; (8003378 <TIM_Base_SetConfig+0xe4>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d108      	bne.n	8003308 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	4a20      	ldr	r2, [pc, #128]	; (800337c <TIM_Base_SetConfig+0xe8>)
 80032fa:	4013      	ands	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	4313      	orrs	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2280      	movs	r2, #128	; 0x80
 800330c:	4393      	bics	r3, r2
 800330e:	001a      	movs	r2, r3
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	4313      	orrs	r3, r2
 8003316:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a0c      	ldr	r2, [pc, #48]	; (8003364 <TIM_Base_SetConfig+0xd0>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d00b      	beq.n	800334e <TIM_Base_SetConfig+0xba>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a0d      	ldr	r2, [pc, #52]	; (8003370 <TIM_Base_SetConfig+0xdc>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d007      	beq.n	800334e <TIM_Base_SetConfig+0xba>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a0c      	ldr	r2, [pc, #48]	; (8003374 <TIM_Base_SetConfig+0xe0>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d003      	beq.n	800334e <TIM_Base_SetConfig+0xba>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a0b      	ldr	r2, [pc, #44]	; (8003378 <TIM_Base_SetConfig+0xe4>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d103      	bne.n	8003356 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	615a      	str	r2, [r3, #20]
}
 800335c:	46c0      	nop			; (mov r8, r8)
 800335e:	46bd      	mov	sp, r7
 8003360:	b004      	add	sp, #16
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40012c00 	.word	0x40012c00
 8003368:	40000400 	.word	0x40000400
 800336c:	40002000 	.word	0x40002000
 8003370:	40014000 	.word	0x40014000
 8003374:	40014400 	.word	0x40014400
 8003378:	40014800 	.word	0x40014800
 800337c:	fffffcff 	.word	0xfffffcff

08003380 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003388:	46c0      	nop			; (mov r8, r8)
 800338a:	46bd      	mov	sp, r7
 800338c:	b002      	add	sp, #8
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	46bd      	mov	sp, r7
 800339c:	b002      	add	sp, #8
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d101      	bne.n	80033b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e044      	b.n	800343c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d107      	bne.n	80033ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2274      	movs	r2, #116	; 0x74
 80033be:	2100      	movs	r1, #0
 80033c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	0018      	movs	r0, r3
 80033c6:	f7fd fd09 	bl	8000ddc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2224      	movs	r2, #36	; 0x24
 80033ce:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2101      	movs	r1, #1
 80033dc:	438a      	bics	r2, r1
 80033de:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	0018      	movs	r0, r3
 80033e4:	f000 f8da 	bl	800359c <UART_SetConfig>
 80033e8:	0003      	movs	r3, r0
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d101      	bne.n	80033f2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e024      	b.n	800343c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f000 fa0d 	bl	800381c <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	490d      	ldr	r1, [pc, #52]	; (8003444 <HAL_UART_Init+0xa4>)
 800340e:	400a      	ands	r2, r1
 8003410:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2108      	movs	r1, #8
 800341e:	438a      	bics	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	430a      	orrs	r2, r1
 8003430:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	0018      	movs	r0, r3
 8003436:	f000 faa5 	bl	8003984 <UART_CheckIdleState>
 800343a:	0003      	movs	r3, r0
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b002      	add	sp, #8
 8003442:	bd80      	pop	{r7, pc}
 8003444:	fffff7ff 	.word	0xfffff7ff

08003448 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b08a      	sub	sp, #40	; 0x28
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	603b      	str	r3, [r7, #0]
 8003454:	1dbb      	adds	r3, r7, #6
 8003456:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800345c:	2b20      	cmp	r3, #32
 800345e:	d000      	beq.n	8003462 <HAL_UART_Transmit+0x1a>
 8003460:	e096      	b.n	8003590 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d003      	beq.n	8003470 <HAL_UART_Transmit+0x28>
 8003468:	1dbb      	adds	r3, r7, #6
 800346a:	881b      	ldrh	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e08e      	b.n	8003592 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	2380      	movs	r3, #128	; 0x80
 800347a:	015b      	lsls	r3, r3, #5
 800347c:	429a      	cmp	r2, r3
 800347e:	d109      	bne.n	8003494 <HAL_UART_Transmit+0x4c>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d105      	bne.n	8003494 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2201      	movs	r2, #1
 800348c:	4013      	ands	r3, r2
 800348e:	d001      	beq.n	8003494 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e07e      	b.n	8003592 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2274      	movs	r2, #116	; 0x74
 8003498:	5c9b      	ldrb	r3, [r3, r2]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_UART_Transmit+0x5a>
 800349e:	2302      	movs	r3, #2
 80034a0:	e077      	b.n	8003592 <HAL_UART_Transmit+0x14a>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2274      	movs	r2, #116	; 0x74
 80034a6:	2101      	movs	r1, #1
 80034a8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2280      	movs	r2, #128	; 0x80
 80034ae:	2100      	movs	r1, #0
 80034b0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2221      	movs	r2, #33	; 0x21
 80034b6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034b8:	f7fd fe80 	bl	80011bc <HAL_GetTick>
 80034bc:	0003      	movs	r3, r0
 80034be:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	1dba      	adds	r2, r7, #6
 80034c4:	2150      	movs	r1, #80	; 0x50
 80034c6:	8812      	ldrh	r2, [r2, #0]
 80034c8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	1dba      	adds	r2, r7, #6
 80034ce:	2152      	movs	r1, #82	; 0x52
 80034d0:	8812      	ldrh	r2, [r2, #0]
 80034d2:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	2380      	movs	r3, #128	; 0x80
 80034da:	015b      	lsls	r3, r3, #5
 80034dc:	429a      	cmp	r2, r3
 80034de:	d108      	bne.n	80034f2 <HAL_UART_Transmit+0xaa>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	61bb      	str	r3, [r7, #24]
 80034f0:	e003      	b.n	80034fa <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034f6:	2300      	movs	r3, #0
 80034f8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2274      	movs	r2, #116	; 0x74
 80034fe:	2100      	movs	r1, #0
 8003500:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003502:	e02d      	b.n	8003560 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	0013      	movs	r3, r2
 800350e:	2200      	movs	r2, #0
 8003510:	2180      	movs	r1, #128	; 0x80
 8003512:	f000 fa7f 	bl	8003a14 <UART_WaitOnFlagUntilTimeout>
 8003516:	1e03      	subs	r3, r0, #0
 8003518:	d001      	beq.n	800351e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e039      	b.n	8003592 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10b      	bne.n	800353c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	881a      	ldrh	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	05d2      	lsls	r2, r2, #23
 800352e:	0dd2      	lsrs	r2, r2, #23
 8003530:	b292      	uxth	r2, r2
 8003532:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	3302      	adds	r3, #2
 8003538:	61bb      	str	r3, [r7, #24]
 800353a:	e008      	b.n	800354e <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	781a      	ldrb	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	b292      	uxth	r2, r2
 8003546:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	3301      	adds	r3, #1
 800354c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2252      	movs	r2, #82	; 0x52
 8003552:	5a9b      	ldrh	r3, [r3, r2]
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b299      	uxth	r1, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2252      	movs	r2, #82	; 0x52
 800355e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2252      	movs	r2, #82	; 0x52
 8003564:	5a9b      	ldrh	r3, [r3, r2]
 8003566:	b29b      	uxth	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1cb      	bne.n	8003504 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	0013      	movs	r3, r2
 8003576:	2200      	movs	r2, #0
 8003578:	2140      	movs	r1, #64	; 0x40
 800357a:	f000 fa4b 	bl	8003a14 <UART_WaitOnFlagUntilTimeout>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d001      	beq.n	8003586 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e005      	b.n	8003592 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2220      	movs	r2, #32
 800358a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	0018      	movs	r0, r3
 8003594:	46bd      	mov	sp, r7
 8003596:	b008      	add	sp, #32
 8003598:	bd80      	pop	{r7, pc}
	...

0800359c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035a4:	231e      	movs	r3, #30
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	431a      	orrs	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	69db      	ldr	r3, [r3, #28]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a8d      	ldr	r2, [pc, #564]	; (8003800 <UART_SetConfig+0x264>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	0019      	movs	r1, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4a88      	ldr	r2, [pc, #544]	; (8003804 <UART_SetConfig+0x268>)
 80035e2:	4013      	ands	r3, r2
 80035e4:	0019      	movs	r1, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	697a      	ldr	r2, [r7, #20]
 80035fe:	4313      	orrs	r3, r2
 8003600:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	4a7f      	ldr	r2, [pc, #508]	; (8003808 <UART_SetConfig+0x26c>)
 800360a:	4013      	ands	r3, r2
 800360c:	0019      	movs	r1, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	430a      	orrs	r2, r1
 8003616:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a7b      	ldr	r2, [pc, #492]	; (800380c <UART_SetConfig+0x270>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d127      	bne.n	8003672 <UART_SetConfig+0xd6>
 8003622:	4b7b      	ldr	r3, [pc, #492]	; (8003810 <UART_SetConfig+0x274>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	2203      	movs	r2, #3
 8003628:	4013      	ands	r3, r2
 800362a:	2b03      	cmp	r3, #3
 800362c:	d00d      	beq.n	800364a <UART_SetConfig+0xae>
 800362e:	d81b      	bhi.n	8003668 <UART_SetConfig+0xcc>
 8003630:	2b02      	cmp	r3, #2
 8003632:	d014      	beq.n	800365e <UART_SetConfig+0xc2>
 8003634:	d818      	bhi.n	8003668 <UART_SetConfig+0xcc>
 8003636:	2b00      	cmp	r3, #0
 8003638:	d002      	beq.n	8003640 <UART_SetConfig+0xa4>
 800363a:	2b01      	cmp	r3, #1
 800363c:	d00a      	beq.n	8003654 <UART_SetConfig+0xb8>
 800363e:	e013      	b.n	8003668 <UART_SetConfig+0xcc>
 8003640:	231f      	movs	r3, #31
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	2200      	movs	r2, #0
 8003646:	701a      	strb	r2, [r3, #0]
 8003648:	e021      	b.n	800368e <UART_SetConfig+0xf2>
 800364a:	231f      	movs	r3, #31
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	2202      	movs	r2, #2
 8003650:	701a      	strb	r2, [r3, #0]
 8003652:	e01c      	b.n	800368e <UART_SetConfig+0xf2>
 8003654:	231f      	movs	r3, #31
 8003656:	18fb      	adds	r3, r7, r3
 8003658:	2204      	movs	r2, #4
 800365a:	701a      	strb	r2, [r3, #0]
 800365c:	e017      	b.n	800368e <UART_SetConfig+0xf2>
 800365e:	231f      	movs	r3, #31
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	2208      	movs	r2, #8
 8003664:	701a      	strb	r2, [r3, #0]
 8003666:	e012      	b.n	800368e <UART_SetConfig+0xf2>
 8003668:	231f      	movs	r3, #31
 800366a:	18fb      	adds	r3, r7, r3
 800366c:	2210      	movs	r2, #16
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	e00d      	b.n	800368e <UART_SetConfig+0xf2>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a67      	ldr	r2, [pc, #412]	; (8003814 <UART_SetConfig+0x278>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d104      	bne.n	8003686 <UART_SetConfig+0xea>
 800367c:	231f      	movs	r3, #31
 800367e:	18fb      	adds	r3, r7, r3
 8003680:	2200      	movs	r2, #0
 8003682:	701a      	strb	r2, [r3, #0]
 8003684:	e003      	b.n	800368e <UART_SetConfig+0xf2>
 8003686:	231f      	movs	r3, #31
 8003688:	18fb      	adds	r3, r7, r3
 800368a:	2210      	movs	r2, #16
 800368c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69da      	ldr	r2, [r3, #28]
 8003692:	2380      	movs	r3, #128	; 0x80
 8003694:	021b      	lsls	r3, r3, #8
 8003696:	429a      	cmp	r2, r3
 8003698:	d15d      	bne.n	8003756 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800369a:	231f      	movs	r3, #31
 800369c:	18fb      	adds	r3, r7, r3
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d015      	beq.n	80036d0 <UART_SetConfig+0x134>
 80036a4:	dc18      	bgt.n	80036d8 <UART_SetConfig+0x13c>
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d00d      	beq.n	80036c6 <UART_SetConfig+0x12a>
 80036aa:	dc15      	bgt.n	80036d8 <UART_SetConfig+0x13c>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d002      	beq.n	80036b6 <UART_SetConfig+0x11a>
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d005      	beq.n	80036c0 <UART_SetConfig+0x124>
 80036b4:	e010      	b.n	80036d8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036b6:	f7ff fb05 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 80036ba:	0003      	movs	r3, r0
 80036bc:	61bb      	str	r3, [r7, #24]
        break;
 80036be:	e012      	b.n	80036e6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036c0:	4b55      	ldr	r3, [pc, #340]	; (8003818 <UART_SetConfig+0x27c>)
 80036c2:	61bb      	str	r3, [r7, #24]
        break;
 80036c4:	e00f      	b.n	80036e6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036c6:	f7ff fa8f 	bl	8002be8 <HAL_RCC_GetSysClockFreq>
 80036ca:	0003      	movs	r3, r0
 80036cc:	61bb      	str	r3, [r7, #24]
        break;
 80036ce:	e00a      	b.n	80036e6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	021b      	lsls	r3, r3, #8
 80036d4:	61bb      	str	r3, [r7, #24]
        break;
 80036d6:	e006      	b.n	80036e6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036dc:	231e      	movs	r3, #30
 80036de:	18fb      	adds	r3, r7, r3
 80036e0:	2201      	movs	r2, #1
 80036e2:	701a      	strb	r2, [r3, #0]
        break;
 80036e4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d100      	bne.n	80036ee <UART_SetConfig+0x152>
 80036ec:	e07b      	b.n	80037e6 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	005a      	lsls	r2, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	18d2      	adds	r2, r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	0019      	movs	r1, r3
 8003700:	0010      	movs	r0, r2
 8003702:	f7fc fd0b 	bl	800011c <__udivsi3>
 8003706:	0003      	movs	r3, r0
 8003708:	b29b      	uxth	r3, r3
 800370a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	2b0f      	cmp	r3, #15
 8003710:	d91c      	bls.n	800374c <UART_SetConfig+0x1b0>
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	2380      	movs	r3, #128	; 0x80
 8003716:	025b      	lsls	r3, r3, #9
 8003718:	429a      	cmp	r2, r3
 800371a:	d217      	bcs.n	800374c <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	b29a      	uxth	r2, r3
 8003720:	200e      	movs	r0, #14
 8003722:	183b      	adds	r3, r7, r0
 8003724:	210f      	movs	r1, #15
 8003726:	438a      	bics	r2, r1
 8003728:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	085b      	lsrs	r3, r3, #1
 800372e:	b29b      	uxth	r3, r3
 8003730:	2207      	movs	r2, #7
 8003732:	4013      	ands	r3, r2
 8003734:	b299      	uxth	r1, r3
 8003736:	183b      	adds	r3, r7, r0
 8003738:	183a      	adds	r2, r7, r0
 800373a:	8812      	ldrh	r2, [r2, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	183a      	adds	r2, r7, r0
 8003746:	8812      	ldrh	r2, [r2, #0]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	e04c      	b.n	80037e6 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800374c:	231e      	movs	r3, #30
 800374e:	18fb      	adds	r3, r7, r3
 8003750:	2201      	movs	r2, #1
 8003752:	701a      	strb	r2, [r3, #0]
 8003754:	e047      	b.n	80037e6 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003756:	231f      	movs	r3, #31
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	781b      	ldrb	r3, [r3, #0]
 800375c:	2b08      	cmp	r3, #8
 800375e:	d015      	beq.n	800378c <UART_SetConfig+0x1f0>
 8003760:	dc18      	bgt.n	8003794 <UART_SetConfig+0x1f8>
 8003762:	2b04      	cmp	r3, #4
 8003764:	d00d      	beq.n	8003782 <UART_SetConfig+0x1e6>
 8003766:	dc15      	bgt.n	8003794 <UART_SetConfig+0x1f8>
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <UART_SetConfig+0x1d6>
 800376c:	2b02      	cmp	r3, #2
 800376e:	d005      	beq.n	800377c <UART_SetConfig+0x1e0>
 8003770:	e010      	b.n	8003794 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003772:	f7ff faa7 	bl	8002cc4 <HAL_RCC_GetPCLK1Freq>
 8003776:	0003      	movs	r3, r0
 8003778:	61bb      	str	r3, [r7, #24]
        break;
 800377a:	e012      	b.n	80037a2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800377c:	4b26      	ldr	r3, [pc, #152]	; (8003818 <UART_SetConfig+0x27c>)
 800377e:	61bb      	str	r3, [r7, #24]
        break;
 8003780:	e00f      	b.n	80037a2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003782:	f7ff fa31 	bl	8002be8 <HAL_RCC_GetSysClockFreq>
 8003786:	0003      	movs	r3, r0
 8003788:	61bb      	str	r3, [r7, #24]
        break;
 800378a:	e00a      	b.n	80037a2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800378c:	2380      	movs	r3, #128	; 0x80
 800378e:	021b      	lsls	r3, r3, #8
 8003790:	61bb      	str	r3, [r7, #24]
        break;
 8003792:	e006      	b.n	80037a2 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003794:	2300      	movs	r3, #0
 8003796:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003798:	231e      	movs	r3, #30
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	2201      	movs	r2, #1
 800379e:	701a      	strb	r2, [r3, #0]
        break;
 80037a0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01e      	beq.n	80037e6 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	085a      	lsrs	r2, r3, #1
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	18d2      	adds	r2, r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	0019      	movs	r1, r3
 80037b8:	0010      	movs	r0, r2
 80037ba:	f7fc fcaf 	bl	800011c <__udivsi3>
 80037be:	0003      	movs	r3, r0
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	2b0f      	cmp	r3, #15
 80037c8:	d909      	bls.n	80037de <UART_SetConfig+0x242>
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	2380      	movs	r3, #128	; 0x80
 80037ce:	025b      	lsls	r3, r3, #9
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d204      	bcs.n	80037de <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	60da      	str	r2, [r3, #12]
 80037dc:	e003      	b.n	80037e6 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80037de:	231e      	movs	r3, #30
 80037e0:	18fb      	adds	r3, r7, r3
 80037e2:	2201      	movs	r2, #1
 80037e4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80037f2:	231e      	movs	r3, #30
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	781b      	ldrb	r3, [r3, #0]
}
 80037f8:	0018      	movs	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b008      	add	sp, #32
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	ffff69f3 	.word	0xffff69f3
 8003804:	ffffcfff 	.word	0xffffcfff
 8003808:	fffff4ff 	.word	0xfffff4ff
 800380c:	40013800 	.word	0x40013800
 8003810:	40021000 	.word	0x40021000
 8003814:	40004400 	.word	0x40004400
 8003818:	007a1200 	.word	0x007a1200

0800381c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003828:	2201      	movs	r2, #1
 800382a:	4013      	ands	r3, r2
 800382c:	d00b      	beq.n	8003846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	4a4a      	ldr	r2, [pc, #296]	; (8003960 <UART_AdvFeatureConfig+0x144>)
 8003836:	4013      	ands	r3, r2
 8003838:	0019      	movs	r1, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384a:	2202      	movs	r2, #2
 800384c:	4013      	ands	r3, r2
 800384e:	d00b      	beq.n	8003868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	4a43      	ldr	r2, [pc, #268]	; (8003964 <UART_AdvFeatureConfig+0x148>)
 8003858:	4013      	ands	r3, r2
 800385a:	0019      	movs	r1, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	2204      	movs	r2, #4
 800386e:	4013      	ands	r3, r2
 8003870:	d00b      	beq.n	800388a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	4a3b      	ldr	r2, [pc, #236]	; (8003968 <UART_AdvFeatureConfig+0x14c>)
 800387a:	4013      	ands	r3, r2
 800387c:	0019      	movs	r1, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	2208      	movs	r2, #8
 8003890:	4013      	ands	r3, r2
 8003892:	d00b      	beq.n	80038ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	4a34      	ldr	r2, [pc, #208]	; (800396c <UART_AdvFeatureConfig+0x150>)
 800389c:	4013      	ands	r3, r2
 800389e:	0019      	movs	r1, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	2210      	movs	r2, #16
 80038b2:	4013      	ands	r3, r2
 80038b4:	d00b      	beq.n	80038ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	4a2c      	ldr	r2, [pc, #176]	; (8003970 <UART_AdvFeatureConfig+0x154>)
 80038be:	4013      	ands	r3, r2
 80038c0:	0019      	movs	r1, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	2220      	movs	r2, #32
 80038d4:	4013      	ands	r3, r2
 80038d6:	d00b      	beq.n	80038f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	4a25      	ldr	r2, [pc, #148]	; (8003974 <UART_AdvFeatureConfig+0x158>)
 80038e0:	4013      	ands	r3, r2
 80038e2:	0019      	movs	r1, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	2240      	movs	r2, #64	; 0x40
 80038f6:	4013      	ands	r3, r2
 80038f8:	d01d      	beq.n	8003936 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	4a1d      	ldr	r2, [pc, #116]	; (8003978 <UART_AdvFeatureConfig+0x15c>)
 8003902:	4013      	ands	r3, r2
 8003904:	0019      	movs	r1, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003916:	2380      	movs	r3, #128	; 0x80
 8003918:	035b      	lsls	r3, r3, #13
 800391a:	429a      	cmp	r2, r3
 800391c:	d10b      	bne.n	8003936 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4a15      	ldr	r2, [pc, #84]	; (800397c <UART_AdvFeatureConfig+0x160>)
 8003926:	4013      	ands	r3, r2
 8003928:	0019      	movs	r1, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	2280      	movs	r2, #128	; 0x80
 800393c:	4013      	ands	r3, r2
 800393e:	d00b      	beq.n	8003958 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	4a0e      	ldr	r2, [pc, #56]	; (8003980 <UART_AdvFeatureConfig+0x164>)
 8003948:	4013      	ands	r3, r2
 800394a:	0019      	movs	r1, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	430a      	orrs	r2, r1
 8003956:	605a      	str	r2, [r3, #4]
  }
}
 8003958:	46c0      	nop			; (mov r8, r8)
 800395a:	46bd      	mov	sp, r7
 800395c:	b002      	add	sp, #8
 800395e:	bd80      	pop	{r7, pc}
 8003960:	fffdffff 	.word	0xfffdffff
 8003964:	fffeffff 	.word	0xfffeffff
 8003968:	fffbffff 	.word	0xfffbffff
 800396c:	ffff7fff 	.word	0xffff7fff
 8003970:	ffffefff 	.word	0xffffefff
 8003974:	ffffdfff 	.word	0xffffdfff
 8003978:	ffefffff 	.word	0xffefffff
 800397c:	ff9fffff 	.word	0xff9fffff
 8003980:	fff7ffff 	.word	0xfff7ffff

08003984 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af02      	add	r7, sp, #8
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2280      	movs	r2, #128	; 0x80
 8003990:	2100      	movs	r1, #0
 8003992:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003994:	f7fd fc12 	bl	80011bc <HAL_GetTick>
 8003998:	0003      	movs	r3, r0
 800399a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2208      	movs	r2, #8
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d10c      	bne.n	80039c4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2280      	movs	r2, #128	; 0x80
 80039ae:	0391      	lsls	r1, r2, #14
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	4a17      	ldr	r2, [pc, #92]	; (8003a10 <UART_CheckIdleState+0x8c>)
 80039b4:	9200      	str	r2, [sp, #0]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f000 f82c 	bl	8003a14 <UART_WaitOnFlagUntilTimeout>
 80039bc:	1e03      	subs	r3, r0, #0
 80039be:	d001      	beq.n	80039c4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e021      	b.n	8003a08 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2204      	movs	r2, #4
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d10c      	bne.n	80039ec <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2280      	movs	r2, #128	; 0x80
 80039d6:	03d1      	lsls	r1, r2, #15
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	4a0d      	ldr	r2, [pc, #52]	; (8003a10 <UART_CheckIdleState+0x8c>)
 80039dc:	9200      	str	r2, [sp, #0]
 80039de:	2200      	movs	r2, #0
 80039e0:	f000 f818 	bl	8003a14 <UART_WaitOnFlagUntilTimeout>
 80039e4:	1e03      	subs	r3, r0, #0
 80039e6:	d001      	beq.n	80039ec <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e00d      	b.n	8003a08 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2220      	movs	r2, #32
 80039f0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2220      	movs	r2, #32
 80039f6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2274      	movs	r2, #116	; 0x74
 8003a02:	2100      	movs	r1, #0
 8003a04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	0018      	movs	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b004      	add	sp, #16
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	01ffffff 	.word	0x01ffffff

08003a14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b094      	sub	sp, #80	; 0x50
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	1dfb      	adds	r3, r7, #7
 8003a22:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a24:	e0a3      	b.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a28:	3301      	adds	r3, #1
 8003a2a:	d100      	bne.n	8003a2e <UART_WaitOnFlagUntilTimeout+0x1a>
 8003a2c:	e09f      	b.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2e:	f7fd fbc5 	bl	80011bc <HAL_GetTick>
 8003a32:	0002      	movs	r2, r0
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d302      	bcc.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d13d      	bne.n	8003ac0 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a44:	f3ef 8310 	mrs	r3, PRIMASK
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a4c:	647b      	str	r3, [r7, #68]	; 0x44
 8003a4e:	2301      	movs	r3, #1
 8003a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a54:	f383 8810 	msr	PRIMASK, r3
}
 8003a58:	46c0      	nop			; (mov r8, r8)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	494c      	ldr	r1, [pc, #304]	; (8003b98 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003a66:	400a      	ands	r2, r1
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a6c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a70:	f383 8810 	msr	PRIMASK, r3
}
 8003a74:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a76:	f3ef 8310 	mrs	r3, PRIMASK
 8003a7a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a7e:	643b      	str	r3, [r7, #64]	; 0x40
 8003a80:	2301      	movs	r3, #1
 8003a82:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a86:	f383 8810 	msr	PRIMASK, r3
}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	689a      	ldr	r2, [r3, #8]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2101      	movs	r1, #1
 8003a98:	438a      	bics	r2, r1
 8003a9a:	609a      	str	r2, [r3, #8]
 8003a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aa2:	f383 8810 	msr	PRIMASK, r3
}
 8003aa6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2274      	movs	r2, #116	; 0x74
 8003ab8:	2100      	movs	r1, #0
 8003aba:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e067      	b.n	8003b90 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2204      	movs	r2, #4
 8003ac8:	4013      	ands	r3, r2
 8003aca:	d050      	beq.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	69da      	ldr	r2, [r3, #28]
 8003ad2:	2380      	movs	r3, #128	; 0x80
 8003ad4:	011b      	lsls	r3, r3, #4
 8003ad6:	401a      	ands	r2, r3
 8003ad8:	2380      	movs	r3, #128	; 0x80
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d146      	bne.n	8003b6e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2280      	movs	r2, #128	; 0x80
 8003ae6:	0112      	lsls	r2, r2, #4
 8003ae8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aea:	f3ef 8310 	mrs	r3, PRIMASK
 8003aee:	613b      	str	r3, [r7, #16]
  return(result);
 8003af0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003af4:	2301      	movs	r3, #1
 8003af6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	f383 8810 	msr	PRIMASK, r3
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4923      	ldr	r1, [pc, #140]	; (8003b98 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003b0c:	400a      	ands	r2, r1
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b12:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	f383 8810 	msr	PRIMASK, r3
}
 8003b1a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b20:	61fb      	str	r3, [r7, #28]
  return(result);
 8003b22:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b24:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b26:	2301      	movs	r3, #1
 8003b28:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	f383 8810 	msr	PRIMASK, r3
}
 8003b30:	46c0      	nop			; (mov r8, r8)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689a      	ldr	r2, [r3, #8]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	438a      	bics	r2, r1
 8003b40:	609a      	str	r2, [r3, #8]
 8003b42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	f383 8810 	msr	PRIMASK, r3
}
 8003b4c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2220      	movs	r2, #32
 8003b52:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2280      	movs	r2, #128	; 0x80
 8003b5e:	2120      	movs	r1, #32
 8003b60:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2274      	movs	r2, #116	; 0x74
 8003b66:	2100      	movs	r1, #0
 8003b68:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e010      	b.n	8003b90 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	69db      	ldr	r3, [r3, #28]
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	4013      	ands	r3, r2
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	425a      	negs	r2, r3
 8003b7e:	4153      	adcs	r3, r2
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	001a      	movs	r2, r3
 8003b84:	1dfb      	adds	r3, r7, #7
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d100      	bne.n	8003b8e <UART_WaitOnFlagUntilTimeout+0x17a>
 8003b8c:	e74b      	b.n	8003a26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	0018      	movs	r0, r3
 8003b92:	46bd      	mov	sp, r7
 8003b94:	b014      	add	sp, #80	; 0x50
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	fffffe5f 	.word	0xfffffe5f

08003b9c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	0002      	movs	r2, r0
 8003ba4:	1dbb      	adds	r3, r7, #6
 8003ba6:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003bac:	1dbb      	adds	r3, r7, #6
 8003bae:	2200      	movs	r2, #0
 8003bb0:	5e9b      	ldrsh	r3, [r3, r2]
 8003bb2:	2b84      	cmp	r3, #132	; 0x84
 8003bb4:	d006      	beq.n	8003bc4 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8003bb6:	1dbb      	adds	r3, r7, #6
 8003bb8:	2200      	movs	r2, #0
 8003bba:	5e9a      	ldrsh	r2, [r3, r2]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	18d3      	adds	r3, r2, r3
 8003bc0:	3303      	adds	r3, #3
 8003bc2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
}
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	b004      	add	sp, #16
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003bd2:	f000 fe6d 	bl	80048b0 <vTaskStartScheduler>
  
  return osOK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003bde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003be0:	b089      	sub	sp, #36	; 0x24
 8003be2:	af04      	add	r7, sp, #16
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d020      	beq.n	8003c32 <osThreadCreate+0x54>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d01c      	beq.n	8003c32 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685c      	ldr	r4, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691e      	ldr	r6, [r3, #16]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2208      	movs	r2, #8
 8003c08:	5e9b      	ldrsh	r3, [r3, r2]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f7ff ffc6 	bl	8003b9c <makeFreeRtosPriority>
              thread_def->buffer, thread_def->controlblock);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	695a      	ldr	r2, [r3, #20]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c18:	6839      	ldr	r1, [r7, #0]
 8003c1a:	9302      	str	r3, [sp, #8]
 8003c1c:	9201      	str	r2, [sp, #4]
 8003c1e:	9000      	str	r0, [sp, #0]
 8003c20:	000b      	movs	r3, r1
 8003c22:	0032      	movs	r2, r6
 8003c24:	0029      	movs	r1, r5
 8003c26:	0020      	movs	r0, r4
 8003c28:	f000 fc98 	bl	800455c <xTaskCreateStatic>
 8003c2c:	0003      	movs	r3, r0
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	e01d      	b.n	8003c6e <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685c      	ldr	r4, [r3, #4]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c3e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2208      	movs	r2, #8
 8003c44:	5e9b      	ldrsh	r3, [r3, r2]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7ff ffa8 	bl	8003b9c <makeFreeRtosPriority>
 8003c4c:	0001      	movs	r1, r0
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	230c      	movs	r3, #12
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	9301      	str	r3, [sp, #4]
 8003c56:	9100      	str	r1, [sp, #0]
 8003c58:	0013      	movs	r3, r2
 8003c5a:	0032      	movs	r2, r6
 8003c5c:	0029      	movs	r1, r5
 8003c5e:	0020      	movs	r0, r4
 8003c60:	f000 fcbf 	bl	80045e2 <xTaskCreate>
 8003c64:	0003      	movs	r3, r0
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d001      	beq.n	8003c6e <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	e000      	b.n	8003c70 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
}
 8003c70:	0018      	movs	r0, r3
 8003c72:	46bd      	mov	sp, r7
 8003c74:	b005      	add	sp, #20
 8003c76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c78 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <osDelay+0x16>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	e000      	b.n	8003c90 <osDelay+0x18>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	0018      	movs	r0, r3
 8003c92:	f000 fde7 	bl	8004864 <vTaskDelay>
  
  return osOK;
 8003c96:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003c98:	0018      	movs	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	b004      	add	sp, #16
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003ca0:	b590      	push	{r4, r7, lr}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af02      	add	r7, sp, #8
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d011      	beq.n	8003cd6 <osMessageCreate+0x36>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00d      	beq.n	8003cd6 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6818      	ldr	r0, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6859      	ldr	r1, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689a      	ldr	r2, [r3, #8]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	2400      	movs	r4, #0
 8003ccc:	9400      	str	r4, [sp, #0]
 8003cce:	f000 f90c 	bl	8003eea <xQueueGenericCreateStatic>
 8003cd2:	0003      	movs	r3, r0
 8003cd4:	e008      	b.n	8003ce8 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	0019      	movs	r1, r3
 8003ce2:	f000 f94d 	bl	8003f80 <xQueueGenericCreate>
 8003ce6:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	b003      	add	sp, #12
 8003cee:	bd90      	pop	{r4, r7, pc}

08003cf0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3308      	adds	r3, #8
 8003cfc:	001a      	movs	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	4252      	negs	r2, r2
 8003d08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3308      	adds	r3, #8
 8003d0e:	001a      	movs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3308      	adds	r3, #8
 8003d18:	001a      	movs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d24:	46c0      	nop			; (mov r8, r8)
 8003d26:	46bd      	mov	sp, r7
 8003d28:	b002      	add	sp, #8
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	b002      	add	sp, #8
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	601a      	str	r2, [r3, #0]
}
 8003d7e:	46c0      	nop			; (mov r8, r8)
 8003d80:	46bd      	mov	sp, r7
 8003d82:	b004      	add	sp, #16
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b084      	sub	sp, #16
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	d103      	bne.n	8003da4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	e00c      	b.n	8003dbe <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	3308      	adds	r3, #8
 8003da8:	60fb      	str	r3, [r7, #12]
 8003daa:	e002      	b.n	8003db2 <vListInsert+0x2c>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	60fb      	str	r3, [r7, #12]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d2f6      	bcs.n	8003dac <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	601a      	str	r2, [r3, #0]
}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	46bd      	mov	sp, r7
 8003dee:	b004      	add	sp, #16
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b084      	sub	sp, #16
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	6892      	ldr	r2, [r2, #8]
 8003e08:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6852      	ldr	r2, [r2, #4]
 8003e12:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d103      	bne.n	8003e26 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	1e5a      	subs	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
}
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	b004      	add	sp, #16
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b084      	sub	sp, #16
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <xQueueGenericReset+0x18>
 8003e56:	b672      	cpsid	i
 8003e58:	e7fe      	b.n	8003e58 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003e5a:	f001 fa49 	bl	80052f0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	434b      	muls	r3, r1
 8003e6c:	18d2      	adds	r2, r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e88:	1e59      	subs	r1, r3, #1
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	434b      	muls	r3, r1
 8003e90:	18d2      	adds	r2, r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2244      	movs	r2, #68	; 0x44
 8003e9a:	21ff      	movs	r1, #255	; 0xff
 8003e9c:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2245      	movs	r2, #69	; 0x45
 8003ea2:	21ff      	movs	r1, #255	; 0xff
 8003ea4:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10d      	bne.n	8003ec8 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d013      	beq.n	8003edc <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	3310      	adds	r3, #16
 8003eb8:	0018      	movs	r0, r3
 8003eba:	f000 ff15 	bl	8004ce8 <xTaskRemoveFromEventList>
 8003ebe:	1e03      	subs	r3, r0, #0
 8003ec0:	d00c      	beq.n	8003edc <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003ec2:	f001 fa05 	bl	80052d0 <vPortYield>
 8003ec6:	e009      	b.n	8003edc <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	3310      	adds	r3, #16
 8003ecc:	0018      	movs	r0, r3
 8003ece:	f7ff ff0f 	bl	8003cf0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	3324      	adds	r3, #36	; 0x24
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f7ff ff0a 	bl	8003cf0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003edc:	f001 fa1a 	bl	8005314 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003ee0:	2301      	movs	r3, #1
}
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	b004      	add	sp, #16
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003eea:	b590      	push	{r4, r7, lr}
 8003eec:	b089      	sub	sp, #36	; 0x24
 8003eee:	af02      	add	r7, sp, #8
 8003ef0:	60f8      	str	r0, [r7, #12]
 8003ef2:	60b9      	str	r1, [r7, #8]
 8003ef4:	607a      	str	r2, [r7, #4]
 8003ef6:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <xQueueGenericCreateStatic+0x18>
 8003efe:	b672      	cpsid	i
 8003f00:	e7fe      	b.n	8003f00 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <xQueueGenericCreateStatic+0x22>
 8003f08:	b672      	cpsid	i
 8003f0a:	e7fe      	b.n	8003f0a <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <xQueueGenericCreateStatic+0x2e>
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <xQueueGenericCreateStatic+0x32>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <xQueueGenericCreateStatic+0x34>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <xQueueGenericCreateStatic+0x3c>
 8003f22:	b672      	cpsid	i
 8003f24:	e7fe      	b.n	8003f24 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d102      	bne.n	8003f32 <xQueueGenericCreateStatic+0x48>
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <xQueueGenericCreateStatic+0x4c>
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <xQueueGenericCreateStatic+0x4e>
 8003f36:	2300      	movs	r3, #0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <xQueueGenericCreateStatic+0x56>
 8003f3c:	b672      	cpsid	i
 8003f3e:	e7fe      	b.n	8003f3e <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003f40:	2348      	movs	r3, #72	; 0x48
 8003f42:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	2b48      	cmp	r3, #72	; 0x48
 8003f48:	d001      	beq.n	8003f4e <xQueueGenericCreateStatic+0x64>
 8003f4a:	b672      	cpsid	i
 8003f4c:	e7fe      	b.n	8003f4c <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00e      	beq.n	8003f76 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2246      	movs	r2, #70	; 0x46
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003f60:	2328      	movs	r3, #40	; 0x28
 8003f62:	18fb      	adds	r3, r7, r3
 8003f64:	781c      	ldrb	r4, [r3, #0]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	68b9      	ldr	r1, [r7, #8]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	9300      	str	r3, [sp, #0]
 8003f70:	0023      	movs	r3, r4
 8003f72:	f000 f83b 	bl	8003fec <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003f76:	697b      	ldr	r3, [r7, #20]
	}
 8003f78:	0018      	movs	r0, r3
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b007      	add	sp, #28
 8003f7e:	bd90      	pop	{r4, r7, pc}

08003f80 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003f80:	b590      	push	{r4, r7, lr}
 8003f82:	b08b      	sub	sp, #44	; 0x2c
 8003f84:	af02      	add	r7, sp, #8
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	1dfb      	adds	r3, r7, #7
 8003f8c:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d101      	bne.n	8003f98 <xQueueGenericCreate+0x18>
 8003f94:	b672      	cpsid	i
 8003f96:	e7fe      	b.n	8003f96 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d102      	bne.n	8003fa4 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61fb      	str	r3, [r7, #28]
 8003fa2:	e003      	b.n	8003fac <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	4353      	muls	r3, r2
 8003faa:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	3348      	adds	r3, #72	; 0x48
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f001 fa35 	bl	8005420 <pvPortMalloc>
 8003fb6:	0003      	movs	r3, r0
 8003fb8:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d010      	beq.n	8003fe2 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	3348      	adds	r3, #72	; 0x48
 8003fc4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2246      	movs	r2, #70	; 0x46
 8003fca:	2100      	movs	r1, #0
 8003fcc:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fce:	1dfb      	adds	r3, r7, #7
 8003fd0:	781c      	ldrb	r4, [r3, #0]
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	0023      	movs	r3, r4
 8003fde:	f000 f805 	bl	8003fec <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003fe2:	69bb      	ldr	r3, [r7, #24]
	}
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	b009      	add	sp, #36	; 0x24
 8003fea:	bd90      	pop	{r4, r7, pc}

08003fec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b084      	sub	sp, #16
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
 8003ff8:	001a      	movs	r2, r3
 8003ffa:	1cfb      	adds	r3, r7, #3
 8003ffc:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d103      	bne.n	800400c <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	e002      	b.n	8004012 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	2101      	movs	r1, #1
 8004022:	0018      	movs	r0, r3
 8004024:	f7ff ff0d 	bl	8003e42 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004028:	46c0      	nop			; (mov r8, r8)
 800402a:	46bd      	mov	sp, r7
 800402c:	b004      	add	sp, #16
 800402e:	bd80      	pop	{r7, pc}

08004030 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b08a      	sub	sp, #40	; 0x28
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
 800403c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800403e:	2300      	movs	r3, #0
 8004040:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004046:	6a3b      	ldr	r3, [r7, #32]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <xQueueGenericSend+0x20>
 800404c:	b672      	cpsid	i
 800404e:	e7fe      	b.n	800404e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d103      	bne.n	800405e <xQueueGenericSend+0x2e>
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <xQueueGenericSend+0x32>
 800405e:	2301      	movs	r3, #1
 8004060:	e000      	b.n	8004064 <xQueueGenericSend+0x34>
 8004062:	2300      	movs	r3, #0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <xQueueGenericSend+0x3c>
 8004068:	b672      	cpsid	i
 800406a:	e7fe      	b.n	800406a <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	2b02      	cmp	r3, #2
 8004070:	d103      	bne.n	800407a <xQueueGenericSend+0x4a>
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004076:	2b01      	cmp	r3, #1
 8004078:	d101      	bne.n	800407e <xQueueGenericSend+0x4e>
 800407a:	2301      	movs	r3, #1
 800407c:	e000      	b.n	8004080 <xQueueGenericSend+0x50>
 800407e:	2300      	movs	r3, #0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <xQueueGenericSend+0x58>
 8004084:	b672      	cpsid	i
 8004086:	e7fe      	b.n	8004086 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004088:	f000 ffcc 	bl	8005024 <xTaskGetSchedulerState>
 800408c:	1e03      	subs	r3, r0, #0
 800408e:	d102      	bne.n	8004096 <xQueueGenericSend+0x66>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <xQueueGenericSend+0x6a>
 8004096:	2301      	movs	r3, #1
 8004098:	e000      	b.n	800409c <xQueueGenericSend+0x6c>
 800409a:	2300      	movs	r3, #0
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <xQueueGenericSend+0x74>
 80040a0:	b672      	cpsid	i
 80040a2:	e7fe      	b.n	80040a2 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80040a4:	f001 f924 	bl	80052f0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040a8:	6a3b      	ldr	r3, [r7, #32]
 80040aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040ac:	6a3b      	ldr	r3, [r7, #32]
 80040ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d302      	bcc.n	80040ba <xQueueGenericSend+0x8a>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d11e      	bne.n	80040f8 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040ba:	683a      	ldr	r2, [r7, #0]
 80040bc:	68b9      	ldr	r1, [r7, #8]
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	0018      	movs	r0, r3
 80040c2:	f000 f92e 	bl	8004322 <prvCopyDataToQueue>
 80040c6:	0003      	movs	r3, r0
 80040c8:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040ca:	6a3b      	ldr	r3, [r7, #32]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d009      	beq.n	80040e6 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	3324      	adds	r3, #36	; 0x24
 80040d6:	0018      	movs	r0, r3
 80040d8:	f000 fe06 	bl	8004ce8 <xTaskRemoveFromEventList>
 80040dc:	1e03      	subs	r3, r0, #0
 80040de:	d007      	beq.n	80040f0 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80040e0:	f001 f8f6 	bl	80052d0 <vPortYield>
 80040e4:	e004      	b.n	80040f0 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80040ec:	f001 f8f0 	bl	80052d0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80040f0:	f001 f910 	bl	8005314 <vPortExitCritical>
				return pdPASS;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e05b      	b.n	80041b0 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d103      	bne.n	8004106 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80040fe:	f001 f909 	bl	8005314 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004102:	2300      	movs	r3, #0
 8004104:	e054      	b.n	80041b0 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	2b00      	cmp	r3, #0
 800410a:	d106      	bne.n	800411a <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800410c:	2314      	movs	r3, #20
 800410e:	18fb      	adds	r3, r7, r3
 8004110:	0018      	movs	r0, r3
 8004112:	f000 fe45 	bl	8004da0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004116:	2301      	movs	r3, #1
 8004118:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800411a:	f001 f8fb 	bl	8005314 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800411e:	f000 fc1f 	bl	8004960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004122:	f001 f8e5 	bl	80052f0 <vPortEnterCritical>
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	2244      	movs	r2, #68	; 0x44
 800412a:	5c9b      	ldrb	r3, [r3, r2]
 800412c:	b25b      	sxtb	r3, r3
 800412e:	3301      	adds	r3, #1
 8004130:	d103      	bne.n	800413a <xQueueGenericSend+0x10a>
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	2244      	movs	r2, #68	; 0x44
 8004136:	2100      	movs	r1, #0
 8004138:	5499      	strb	r1, [r3, r2]
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	2245      	movs	r2, #69	; 0x45
 800413e:	5c9b      	ldrb	r3, [r3, r2]
 8004140:	b25b      	sxtb	r3, r3
 8004142:	3301      	adds	r3, #1
 8004144:	d103      	bne.n	800414e <xQueueGenericSend+0x11e>
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	2245      	movs	r2, #69	; 0x45
 800414a:	2100      	movs	r1, #0
 800414c:	5499      	strb	r1, [r3, r2]
 800414e:	f001 f8e1 	bl	8005314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004152:	1d3a      	adds	r2, r7, #4
 8004154:	2314      	movs	r3, #20
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	0011      	movs	r1, r2
 800415a:	0018      	movs	r0, r3
 800415c:	f000 fe34 	bl	8004dc8 <xTaskCheckForTimeOut>
 8004160:	1e03      	subs	r3, r0, #0
 8004162:	d11e      	bne.n	80041a2 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	0018      	movs	r0, r3
 8004168:	f000 f9e0 	bl	800452c <prvIsQueueFull>
 800416c:	1e03      	subs	r3, r0, #0
 800416e:	d011      	beq.n	8004194 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	3310      	adds	r3, #16
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	0011      	movs	r1, r2
 8004178:	0018      	movs	r0, r3
 800417a:	f000 fd97 	bl	8004cac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800417e:	6a3b      	ldr	r3, [r7, #32]
 8004180:	0018      	movs	r0, r3
 8004182:	f000 f95f 	bl	8004444 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004186:	f000 fbf7 	bl	8004978 <xTaskResumeAll>
 800418a:	1e03      	subs	r3, r0, #0
 800418c:	d18a      	bne.n	80040a4 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800418e:	f001 f89f 	bl	80052d0 <vPortYield>
 8004192:	e787      	b.n	80040a4 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	0018      	movs	r0, r3
 8004198:	f000 f954 	bl	8004444 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800419c:	f000 fbec 	bl	8004978 <xTaskResumeAll>
 80041a0:	e780      	b.n	80040a4 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80041a2:	6a3b      	ldr	r3, [r7, #32]
 80041a4:	0018      	movs	r0, r3
 80041a6:	f000 f94d 	bl	8004444 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80041aa:	f000 fbe5 	bl	8004978 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80041ae:	2300      	movs	r3, #0
		}
	}
}
 80041b0:	0018      	movs	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b00a      	add	sp, #40	; 0x28
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08a      	sub	sp, #40	; 0x28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80041c4:	2300      	movs	r3, #0
 80041c6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <xQueueReceive+0x1e>
 80041d2:	b672      	cpsid	i
 80041d4:	e7fe      	b.n	80041d4 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d103      	bne.n	80041e4 <xQueueReceive+0x2c>
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <xQueueReceive+0x30>
 80041e4:	2301      	movs	r3, #1
 80041e6:	e000      	b.n	80041ea <xQueueReceive+0x32>
 80041e8:	2300      	movs	r3, #0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <xQueueReceive+0x3a>
 80041ee:	b672      	cpsid	i
 80041f0:	e7fe      	b.n	80041f0 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041f2:	f000 ff17 	bl	8005024 <xTaskGetSchedulerState>
 80041f6:	1e03      	subs	r3, r0, #0
 80041f8:	d102      	bne.n	8004200 <xQueueReceive+0x48>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <xQueueReceive+0x4c>
 8004200:	2301      	movs	r3, #1
 8004202:	e000      	b.n	8004206 <xQueueReceive+0x4e>
 8004204:	2300      	movs	r3, #0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <xQueueReceive+0x56>
 800420a:	b672      	cpsid	i
 800420c:	e7fe      	b.n	800420c <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800420e:	f001 f86f 	bl	80052f0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d01a      	beq.n	8004254 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	6a3b      	ldr	r3, [r7, #32]
 8004222:	0011      	movs	r1, r2
 8004224:	0018      	movs	r0, r3
 8004226:	f000 f8e7 	bl	80043f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	1e5a      	subs	r2, r3, #1
 800422e:	6a3b      	ldr	r3, [r7, #32]
 8004230:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004232:	6a3b      	ldr	r3, [r7, #32]
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d008      	beq.n	800424c <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	3310      	adds	r3, #16
 800423e:	0018      	movs	r0, r3
 8004240:	f000 fd52 	bl	8004ce8 <xTaskRemoveFromEventList>
 8004244:	1e03      	subs	r3, r0, #0
 8004246:	d001      	beq.n	800424c <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004248:	f001 f842 	bl	80052d0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800424c:	f001 f862 	bl	8005314 <vPortExitCritical>
				return pdPASS;
 8004250:	2301      	movs	r3, #1
 8004252:	e062      	b.n	800431a <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d103      	bne.n	8004262 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800425a:	f001 f85b 	bl	8005314 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800425e:	2300      	movs	r3, #0
 8004260:	e05b      	b.n	800431a <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004264:	2b00      	cmp	r3, #0
 8004266:	d106      	bne.n	8004276 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004268:	2314      	movs	r3, #20
 800426a:	18fb      	adds	r3, r7, r3
 800426c:	0018      	movs	r0, r3
 800426e:	f000 fd97 	bl	8004da0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004272:	2301      	movs	r3, #1
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004276:	f001 f84d 	bl	8005314 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800427a:	f000 fb71 	bl	8004960 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800427e:	f001 f837 	bl	80052f0 <vPortEnterCritical>
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	2244      	movs	r2, #68	; 0x44
 8004286:	5c9b      	ldrb	r3, [r3, r2]
 8004288:	b25b      	sxtb	r3, r3
 800428a:	3301      	adds	r3, #1
 800428c:	d103      	bne.n	8004296 <xQueueReceive+0xde>
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	2244      	movs	r2, #68	; 0x44
 8004292:	2100      	movs	r1, #0
 8004294:	5499      	strb	r1, [r3, r2]
 8004296:	6a3b      	ldr	r3, [r7, #32]
 8004298:	2245      	movs	r2, #69	; 0x45
 800429a:	5c9b      	ldrb	r3, [r3, r2]
 800429c:	b25b      	sxtb	r3, r3
 800429e:	3301      	adds	r3, #1
 80042a0:	d103      	bne.n	80042aa <xQueueReceive+0xf2>
 80042a2:	6a3b      	ldr	r3, [r7, #32]
 80042a4:	2245      	movs	r2, #69	; 0x45
 80042a6:	2100      	movs	r1, #0
 80042a8:	5499      	strb	r1, [r3, r2]
 80042aa:	f001 f833 	bl	8005314 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042ae:	1d3a      	adds	r2, r7, #4
 80042b0:	2314      	movs	r3, #20
 80042b2:	18fb      	adds	r3, r7, r3
 80042b4:	0011      	movs	r1, r2
 80042b6:	0018      	movs	r0, r3
 80042b8:	f000 fd86 	bl	8004dc8 <xTaskCheckForTimeOut>
 80042bc:	1e03      	subs	r3, r0, #0
 80042be:	d11e      	bne.n	80042fe <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	0018      	movs	r0, r3
 80042c4:	f000 f91c 	bl	8004500 <prvIsQueueEmpty>
 80042c8:	1e03      	subs	r3, r0, #0
 80042ca:	d011      	beq.n	80042f0 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80042cc:	6a3b      	ldr	r3, [r7, #32]
 80042ce:	3324      	adds	r3, #36	; 0x24
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	0011      	movs	r1, r2
 80042d4:	0018      	movs	r0, r3
 80042d6:	f000 fce9 	bl	8004cac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	0018      	movs	r0, r3
 80042de:	f000 f8b1 	bl	8004444 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80042e2:	f000 fb49 	bl	8004978 <xTaskResumeAll>
 80042e6:	1e03      	subs	r3, r0, #0
 80042e8:	d191      	bne.n	800420e <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 80042ea:	f000 fff1 	bl	80052d0 <vPortYield>
 80042ee:	e78e      	b.n	800420e <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80042f0:	6a3b      	ldr	r3, [r7, #32]
 80042f2:	0018      	movs	r0, r3
 80042f4:	f000 f8a6 	bl	8004444 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042f8:	f000 fb3e 	bl	8004978 <xTaskResumeAll>
 80042fc:	e787      	b.n	800420e <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80042fe:	6a3b      	ldr	r3, [r7, #32]
 8004300:	0018      	movs	r0, r3
 8004302:	f000 f89f 	bl	8004444 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004306:	f000 fb37 	bl	8004978 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	0018      	movs	r0, r3
 800430e:	f000 f8f7 	bl	8004500 <prvIsQueueEmpty>
 8004312:	1e03      	subs	r3, r0, #0
 8004314:	d100      	bne.n	8004318 <xQueueReceive+0x160>
 8004316:	e77a      	b.n	800420e <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004318:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800431a:	0018      	movs	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	b00a      	add	sp, #40	; 0x28
 8004320:	bd80      	pop	{r7, pc}

08004322 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004322:	b580      	push	{r7, lr}
 8004324:	b086      	sub	sp, #24
 8004326:	af00      	add	r7, sp, #0
 8004328:	60f8      	str	r0, [r7, #12]
 800432a:	60b9      	str	r1, [r7, #8]
 800432c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004336:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10e      	bne.n	800435e <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d14e      	bne.n	80043e6 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	0018      	movs	r0, r3
 800434e:	f000 fe85 	bl	800505c <xTaskPriorityDisinherit>
 8004352:	0003      	movs	r3, r0
 8004354:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	605a      	str	r2, [r3, #4]
 800435c:	e043      	b.n	80043e6 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d119      	bne.n	8004398 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6898      	ldr	r0, [r3, #8]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	0019      	movs	r1, r3
 8004370:	f001 fbea 	bl	8005b48 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	18d2      	adds	r2, r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	689a      	ldr	r2, [r3, #8]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	429a      	cmp	r2, r3
 800438c:	d32b      	bcc.n	80043e6 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	609a      	str	r2, [r3, #8]
 8004396:	e026      	b.n	80043e6 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	68d8      	ldr	r0, [r3, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	0019      	movs	r1, r3
 80043a4:	f001 fbd0 	bl	8005b48 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b0:	425b      	negs	r3, r3
 80043b2:	18d2      	adds	r2, r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d207      	bcs.n	80043d4 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043cc:	425b      	negs	r3, r3
 80043ce:	18d2      	adds	r2, r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d105      	bne.n	80043e6 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1c5a      	adds	r2, r3, #1
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80043ee:	697b      	ldr	r3, [r7, #20]
}
 80043f0:	0018      	movs	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	b006      	add	sp, #24
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d018      	beq.n	800443c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	18d2      	adds	r2, r2, r3
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	429a      	cmp	r2, r3
 8004422:	d303      	bcc.n	800442c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68d9      	ldr	r1, [r3, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	0018      	movs	r0, r3
 8004438:	f001 fb86 	bl	8005b48 <memcpy>
	}
}
 800443c:	46c0      	nop			; (mov r8, r8)
 800443e:	46bd      	mov	sp, r7
 8004440:	b002      	add	sp, #8
 8004442:	bd80      	pop	{r7, pc}

08004444 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800444c:	f000 ff50 	bl	80052f0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004450:	230f      	movs	r3, #15
 8004452:	18fb      	adds	r3, r7, r3
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	2145      	movs	r1, #69	; 0x45
 8004458:	5c52      	ldrb	r2, [r2, r1]
 800445a:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800445c:	e013      	b.n	8004486 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004462:	2b00      	cmp	r3, #0
 8004464:	d016      	beq.n	8004494 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3324      	adds	r3, #36	; 0x24
 800446a:	0018      	movs	r0, r3
 800446c:	f000 fc3c 	bl	8004ce8 <xTaskRemoveFromEventList>
 8004470:	1e03      	subs	r3, r0, #0
 8004472:	d001      	beq.n	8004478 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004474:	f000 fcf8 	bl	8004e68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004478:	210f      	movs	r1, #15
 800447a:	187b      	adds	r3, r7, r1
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	3b01      	subs	r3, #1
 8004480:	b2da      	uxtb	r2, r3
 8004482:	187b      	adds	r3, r7, r1
 8004484:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004486:	230f      	movs	r3, #15
 8004488:	18fb      	adds	r3, r7, r3
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	b25b      	sxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	dce5      	bgt.n	800445e <prvUnlockQueue+0x1a>
 8004492:	e000      	b.n	8004496 <prvUnlockQueue+0x52>
					break;
 8004494:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2245      	movs	r2, #69	; 0x45
 800449a:	21ff      	movs	r1, #255	; 0xff
 800449c:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800449e:	f000 ff39 	bl	8005314 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80044a2:	f000 ff25 	bl	80052f0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80044a6:	230e      	movs	r3, #14
 80044a8:	18fb      	adds	r3, r7, r3
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	2144      	movs	r1, #68	; 0x44
 80044ae:	5c52      	ldrb	r2, [r2, r1]
 80044b0:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044b2:	e013      	b.n	80044dc <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d016      	beq.n	80044ea <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3310      	adds	r3, #16
 80044c0:	0018      	movs	r0, r3
 80044c2:	f000 fc11 	bl	8004ce8 <xTaskRemoveFromEventList>
 80044c6:	1e03      	subs	r3, r0, #0
 80044c8:	d001      	beq.n	80044ce <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80044ca:	f000 fccd 	bl	8004e68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80044ce:	210e      	movs	r1, #14
 80044d0:	187b      	adds	r3, r7, r1
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b2da      	uxtb	r2, r3
 80044d8:	187b      	adds	r3, r7, r1
 80044da:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80044dc:	230e      	movs	r3, #14
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	b25b      	sxtb	r3, r3
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	dce5      	bgt.n	80044b4 <prvUnlockQueue+0x70>
 80044e8:	e000      	b.n	80044ec <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80044ea:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2244      	movs	r2, #68	; 0x44
 80044f0:	21ff      	movs	r1, #255	; 0xff
 80044f2:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80044f4:	f000 ff0e 	bl	8005314 <vPortExitCritical>
}
 80044f8:	46c0      	nop			; (mov r8, r8)
 80044fa:	46bd      	mov	sp, r7
 80044fc:	b004      	add	sp, #16
 80044fe:	bd80      	pop	{r7, pc}

08004500 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004508:	f000 fef2 	bl	80052f0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004514:	2301      	movs	r3, #1
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	e001      	b.n	800451e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800451a:	2300      	movs	r3, #0
 800451c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800451e:	f000 fef9 	bl	8005314 <vPortExitCritical>

	return xReturn;
 8004522:	68fb      	ldr	r3, [r7, #12]
}
 8004524:	0018      	movs	r0, r3
 8004526:	46bd      	mov	sp, r7
 8004528:	b004      	add	sp, #16
 800452a:	bd80      	pop	{r7, pc}

0800452c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004534:	f000 fedc 	bl	80052f0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004540:	429a      	cmp	r2, r3
 8004542:	d102      	bne.n	800454a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004544:	2301      	movs	r3, #1
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	e001      	b.n	800454e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800454a:	2300      	movs	r3, #0
 800454c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800454e:	f000 fee1 	bl	8005314 <vPortExitCritical>

	return xReturn;
 8004552:	68fb      	ldr	r3, [r7, #12]
}
 8004554:	0018      	movs	r0, r3
 8004556:	46bd      	mov	sp, r7
 8004558:	b004      	add	sp, #16
 800455a:	bd80      	pop	{r7, pc}

0800455c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800455c:	b590      	push	{r4, r7, lr}
 800455e:	b08d      	sub	sp, #52	; 0x34
 8004560:	af04      	add	r7, sp, #16
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800456a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800456c:	2b00      	cmp	r3, #0
 800456e:	d101      	bne.n	8004574 <xTaskCreateStatic+0x18>
 8004570:	b672      	cpsid	i
 8004572:	e7fe      	b.n	8004572 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8004574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <xTaskCreateStatic+0x22>
 800457a:	b672      	cpsid	i
 800457c:	e7fe      	b.n	800457c <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800457e:	23a0      	movs	r3, #160	; 0xa0
 8004580:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2ba0      	cmp	r3, #160	; 0xa0
 8004586:	d001      	beq.n	800458c <xTaskCreateStatic+0x30>
 8004588:	b672      	cpsid	i
 800458a:	e7fe      	b.n	800458a <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800458c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800458e:	2b00      	cmp	r3, #0
 8004590:	d020      	beq.n	80045d4 <xTaskCreateStatic+0x78>
 8004592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004594:	2b00      	cmp	r3, #0
 8004596:	d01d      	beq.n	80045d4 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800459a:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800459c:	69fb      	ldr	r3, [r7, #28]
 800459e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045a0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	229d      	movs	r2, #157	; 0x9d
 80045a6:	2102      	movs	r1, #2
 80045a8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80045aa:	683c      	ldr	r4, [r7, #0]
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	68b9      	ldr	r1, [r7, #8]
 80045b0:	68f8      	ldr	r0, [r7, #12]
 80045b2:	2300      	movs	r3, #0
 80045b4:	9303      	str	r3, [sp, #12]
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	9302      	str	r3, [sp, #8]
 80045ba:	2318      	movs	r3, #24
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	9301      	str	r3, [sp, #4]
 80045c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	0023      	movs	r3, r4
 80045c6:	f000 f859 	bl	800467c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	0018      	movs	r0, r3
 80045ce:	f000 f8e5 	bl	800479c <prvAddNewTaskToReadyList>
 80045d2:	e001      	b.n	80045d8 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80045d8:	69bb      	ldr	r3, [r7, #24]
	}
 80045da:	0018      	movs	r0, r3
 80045dc:	46bd      	mov	sp, r7
 80045de:	b009      	add	sp, #36	; 0x24
 80045e0:	bd90      	pop	{r4, r7, pc}

080045e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80045e2:	b590      	push	{r4, r7, lr}
 80045e4:	b08d      	sub	sp, #52	; 0x34
 80045e6:	af04      	add	r7, sp, #16
 80045e8:	60f8      	str	r0, [r7, #12]
 80045ea:	60b9      	str	r1, [r7, #8]
 80045ec:	603b      	str	r3, [r7, #0]
 80045ee:	1dbb      	adds	r3, r7, #6
 80045f0:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045f2:	1dbb      	adds	r3, r7, #6
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	0018      	movs	r0, r3
 80045fa:	f000 ff11 	bl	8005420 <pvPortMalloc>
 80045fe:	0003      	movs	r3, r0
 8004600:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d010      	beq.n	800462a <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004608:	20a0      	movs	r0, #160	; 0xa0
 800460a:	f000 ff09 	bl	8005420 <pvPortMalloc>
 800460e:	0003      	movs	r3, r0
 8004610:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d003      	beq.n	8004620 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	631a      	str	r2, [r3, #48]	; 0x30
 800461e:	e006      	b.n	800462e <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	0018      	movs	r0, r3
 8004624:	f000 ffa2 	bl	800556c <vPortFree>
 8004628:	e001      	b.n	800462e <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800462a:	2300      	movs	r3, #0
 800462c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d01a      	beq.n	800466a <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	229d      	movs	r2, #157	; 0x9d
 8004638:	2100      	movs	r1, #0
 800463a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800463c:	1dbb      	adds	r3, r7, #6
 800463e:	881a      	ldrh	r2, [r3, #0]
 8004640:	683c      	ldr	r4, [r7, #0]
 8004642:	68b9      	ldr	r1, [r7, #8]
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	2300      	movs	r3, #0
 8004648:	9303      	str	r3, [sp, #12]
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	9302      	str	r3, [sp, #8]
 800464e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004650:	9301      	str	r3, [sp, #4]
 8004652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	0023      	movs	r3, r4
 8004658:	f000 f810 	bl	800467c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	0018      	movs	r0, r3
 8004660:	f000 f89c 	bl	800479c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004664:	2301      	movs	r3, #1
 8004666:	61bb      	str	r3, [r7, #24]
 8004668:	e002      	b.n	8004670 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800466a:	2301      	movs	r3, #1
 800466c:	425b      	negs	r3, r3
 800466e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004670:	69bb      	ldr	r3, [r7, #24]
	}
 8004672:	0018      	movs	r0, r3
 8004674:	46bd      	mov	sp, r7
 8004676:	b009      	add	sp, #36	; 0x24
 8004678:	bd90      	pop	{r4, r7, pc}
	...

0800467c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800468a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800468c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	493e      	ldr	r1, [pc, #248]	; (800478c <prvInitialiseNewTask+0x110>)
 8004692:	468c      	mov	ip, r1
 8004694:	4463      	add	r3, ip
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	18d3      	adds	r3, r2, r3
 800469a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	2207      	movs	r2, #7
 80046a0:	4393      	bics	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	2207      	movs	r2, #7
 80046a8:	4013      	ands	r3, r2
 80046aa:	d001      	beq.n	80046b0 <prvInitialiseNewTask+0x34>
 80046ac:	b672      	cpsid	i
 80046ae:	e7fe      	b.n	80046ae <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046b0:	2300      	movs	r3, #0
 80046b2:	617b      	str	r3, [r7, #20]
 80046b4:	e013      	b.n	80046de <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	18d3      	adds	r3, r2, r3
 80046bc:	7818      	ldrb	r0, [r3, #0]
 80046be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046c0:	2134      	movs	r1, #52	; 0x34
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	18d3      	adds	r3, r2, r3
 80046c6:	185b      	adds	r3, r3, r1
 80046c8:	1c02      	adds	r2, r0, #0
 80046ca:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	18d3      	adds	r3, r2, r3
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d006      	beq.n	80046e6 <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	3301      	adds	r3, #1
 80046dc:	617b      	str	r3, [r7, #20]
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2b0f      	cmp	r3, #15
 80046e2:	d9e8      	bls.n	80046b6 <prvInitialiseNewTask+0x3a>
 80046e4:	e000      	b.n	80046e8 <prvInitialiseNewTask+0x6c>
		{
			break;
 80046e6:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80046e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ea:	2243      	movs	r2, #67	; 0x43
 80046ec:	2100      	movs	r1, #0
 80046ee:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	2b06      	cmp	r3, #6
 80046f4:	d901      	bls.n	80046fa <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80046f6:	2306      	movs	r3, #6
 80046f8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80046fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fc:	6a3a      	ldr	r2, [r7, #32]
 80046fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004702:	6a3a      	ldr	r2, [r7, #32]
 8004704:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004708:	2200      	movs	r2, #0
 800470a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800470c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470e:	3304      	adds	r3, #4
 8004710:	0018      	movs	r0, r3
 8004712:	f7ff fb0b 	bl	8003d2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004718:	3318      	adds	r3, #24
 800471a:	0018      	movs	r0, r3
 800471c:	f7ff fb06 	bl	8003d2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004722:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004724:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	2207      	movs	r2, #7
 800472a:	1ad2      	subs	r2, r2, r3
 800472c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004732:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004734:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004738:	2298      	movs	r2, #152	; 0x98
 800473a:	2100      	movs	r1, #0
 800473c:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800473e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004740:	229c      	movs	r2, #156	; 0x9c
 8004742:	2100      	movs	r1, #0
 8004744:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004748:	334c      	adds	r3, #76	; 0x4c
 800474a:	224c      	movs	r2, #76	; 0x4c
 800474c:	2100      	movs	r1, #0
 800474e:	0018      	movs	r0, r3
 8004750:	f001 f91a 	bl	8005988 <memset>
 8004754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004756:	4a0e      	ldr	r2, [pc, #56]	; (8004790 <prvInitialiseNewTask+0x114>)
 8004758:	651a      	str	r2, [r3, #80]	; 0x50
 800475a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475c:	4a0d      	ldr	r2, [pc, #52]	; (8004794 <prvInitialiseNewTask+0x118>)
 800475e:	655a      	str	r2, [r3, #84]	; 0x54
 8004760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004762:	4a0d      	ldr	r2, [pc, #52]	; (8004798 <prvInitialiseNewTask+0x11c>)
 8004764:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	68f9      	ldr	r1, [r7, #12]
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	0018      	movs	r0, r3
 800476e:	f000 fd25 	bl	80051bc <pxPortInitialiseStack>
 8004772:	0002      	movs	r2, r0
 8004774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004776:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477a:	2b00      	cmp	r3, #0
 800477c:	d002      	beq.n	8004784 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004782:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004784:	46c0      	nop			; (mov r8, r8)
 8004786:	46bd      	mov	sp, r7
 8004788:	b006      	add	sp, #24
 800478a:	bd80      	pop	{r7, pc}
 800478c:	3fffffff 	.word	0x3fffffff
 8004790:	200011f0 	.word	0x200011f0
 8004794:	20001258 	.word	0x20001258
 8004798:	200012c0 	.word	0x200012c0

0800479c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80047a4:	f000 fda4 	bl	80052f0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80047a8:	4b28      	ldr	r3, [pc, #160]	; (800484c <prvAddNewTaskToReadyList+0xb0>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	1c5a      	adds	r2, r3, #1
 80047ae:	4b27      	ldr	r3, [pc, #156]	; (800484c <prvAddNewTaskToReadyList+0xb0>)
 80047b0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80047b2:	4b27      	ldr	r3, [pc, #156]	; (8004850 <prvAddNewTaskToReadyList+0xb4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d109      	bne.n	80047ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80047ba:	4b25      	ldr	r3, [pc, #148]	; (8004850 <prvAddNewTaskToReadyList+0xb4>)
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047c0:	4b22      	ldr	r3, [pc, #136]	; (800484c <prvAddNewTaskToReadyList+0xb0>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d110      	bne.n	80047ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80047c8:	f000 fb68 	bl	8004e9c <prvInitialiseTaskLists>
 80047cc:	e00d      	b.n	80047ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80047ce:	4b21      	ldr	r3, [pc, #132]	; (8004854 <prvAddNewTaskToReadyList+0xb8>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d109      	bne.n	80047ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80047d6:	4b1e      	ldr	r3, [pc, #120]	; (8004850 <prvAddNewTaskToReadyList+0xb4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d802      	bhi.n	80047ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80047e4:	4b1a      	ldr	r3, [pc, #104]	; (8004850 <prvAddNewTaskToReadyList+0xb4>)
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80047ea:	4b1b      	ldr	r3, [pc, #108]	; (8004858 <prvAddNewTaskToReadyList+0xbc>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	1c5a      	adds	r2, r3, #1
 80047f0:	4b19      	ldr	r3, [pc, #100]	; (8004858 <prvAddNewTaskToReadyList+0xbc>)
 80047f2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f8:	4b18      	ldr	r3, [pc, #96]	; (800485c <prvAddNewTaskToReadyList+0xc0>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d903      	bls.n	8004808 <prvAddNewTaskToReadyList+0x6c>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004804:	4b15      	ldr	r3, [pc, #84]	; (800485c <prvAddNewTaskToReadyList+0xc0>)
 8004806:	601a      	str	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800480c:	0013      	movs	r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	189b      	adds	r3, r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4a12      	ldr	r2, [pc, #72]	; (8004860 <prvAddNewTaskToReadyList+0xc4>)
 8004816:	189a      	adds	r2, r3, r2
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	3304      	adds	r3, #4
 800481c:	0019      	movs	r1, r3
 800481e:	0010      	movs	r0, r2
 8004820:	f7ff fa8f 	bl	8003d42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004824:	f000 fd76 	bl	8005314 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004828:	4b0a      	ldr	r3, [pc, #40]	; (8004854 <prvAddNewTaskToReadyList+0xb8>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d008      	beq.n	8004842 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004830:	4b07      	ldr	r3, [pc, #28]	; (8004850 <prvAddNewTaskToReadyList+0xb4>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483a:	429a      	cmp	r2, r3
 800483c:	d201      	bcs.n	8004842 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800483e:	f000 fd47 	bl	80052d0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	b002      	add	sp, #8
 8004848:	bd80      	pop	{r7, pc}
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	200005ac 	.word	0x200005ac
 8004850:	200004ac 	.word	0x200004ac
 8004854:	200005b8 	.word	0x200005b8
 8004858:	200005c8 	.word	0x200005c8
 800485c:	200005b4 	.word	0x200005b4
 8004860:	200004b0 	.word	0x200004b0

08004864 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d010      	beq.n	8004898 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004876:	4b0d      	ldr	r3, [pc, #52]	; (80048ac <vTaskDelay+0x48>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <vTaskDelay+0x1e>
 800487e:	b672      	cpsid	i
 8004880:	e7fe      	b.n	8004880 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004882:	f000 f86d 	bl	8004960 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2100      	movs	r1, #0
 800488a:	0018      	movs	r0, r3
 800488c:	f000 fc42 	bl	8005114 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004890:	f000 f872 	bl	8004978 <xTaskResumeAll>
 8004894:	0003      	movs	r3, r0
 8004896:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800489e:	f000 fd17 	bl	80052d0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	46bd      	mov	sp, r7
 80048a6:	b004      	add	sp, #16
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	200005d4 	.word	0x200005d4

080048b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048b0:	b590      	push	{r4, r7, lr}
 80048b2:	b089      	sub	sp, #36	; 0x24
 80048b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80048be:	003a      	movs	r2, r7
 80048c0:	1d39      	adds	r1, r7, #4
 80048c2:	2308      	movs	r3, #8
 80048c4:	18fb      	adds	r3, r7, r3
 80048c6:	0018      	movs	r0, r3
 80048c8:	f7fb fcb4 	bl	8000234 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80048cc:	683c      	ldr	r4, [r7, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	491b      	ldr	r1, [pc, #108]	; (8004940 <vTaskStartScheduler+0x90>)
 80048d4:	481b      	ldr	r0, [pc, #108]	; (8004944 <vTaskStartScheduler+0x94>)
 80048d6:	9202      	str	r2, [sp, #8]
 80048d8:	9301      	str	r3, [sp, #4]
 80048da:	2300      	movs	r3, #0
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	2300      	movs	r3, #0
 80048e0:	0022      	movs	r2, r4
 80048e2:	f7ff fe3b 	bl	800455c <xTaskCreateStatic>
 80048e6:	0002      	movs	r2, r0
 80048e8:	4b17      	ldr	r3, [pc, #92]	; (8004948 <vTaskStartScheduler+0x98>)
 80048ea:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80048ec:	4b16      	ldr	r3, [pc, #88]	; (8004948 <vTaskStartScheduler+0x98>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80048f4:	2301      	movs	r3, #1
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	e001      	b.n	80048fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d113      	bne.n	800492c <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004904:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004906:	4b11      	ldr	r3, [pc, #68]	; (800494c <vTaskStartScheduler+0x9c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	334c      	adds	r3, #76	; 0x4c
 800490c:	001a      	movs	r2, r3
 800490e:	4b10      	ldr	r3, [pc, #64]	; (8004950 <vTaskStartScheduler+0xa0>)
 8004910:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004912:	4b10      	ldr	r3, [pc, #64]	; (8004954 <vTaskStartScheduler+0xa4>)
 8004914:	2201      	movs	r2, #1
 8004916:	4252      	negs	r2, r2
 8004918:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800491a:	4b0f      	ldr	r3, [pc, #60]	; (8004958 <vTaskStartScheduler+0xa8>)
 800491c:	2201      	movs	r2, #1
 800491e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004920:	4b0e      	ldr	r3, [pc, #56]	; (800495c <vTaskStartScheduler+0xac>)
 8004922:	2200      	movs	r2, #0
 8004924:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004926:	f000 fcaf 	bl	8005288 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800492a:	e004      	b.n	8004936 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	3301      	adds	r3, #1
 8004930:	d101      	bne.n	8004936 <vTaskStartScheduler+0x86>
 8004932:	b672      	cpsid	i
 8004934:	e7fe      	b.n	8004934 <vTaskStartScheduler+0x84>
}
 8004936:	46c0      	nop			; (mov r8, r8)
 8004938:	46bd      	mov	sp, r7
 800493a:	b005      	add	sp, #20
 800493c:	bd90      	pop	{r4, r7, pc}
 800493e:	46c0      	nop			; (mov r8, r8)
 8004940:	080067d8 	.word	0x080067d8
 8004944:	08004e7d 	.word	0x08004e7d
 8004948:	200005d0 	.word	0x200005d0
 800494c:	200004ac 	.word	0x200004ac
 8004950:	20000078 	.word	0x20000078
 8004954:	200005cc 	.word	0x200005cc
 8004958:	200005b8 	.word	0x200005b8
 800495c:	200005b0 	.word	0x200005b0

08004960 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004964:	4b03      	ldr	r3, [pc, #12]	; (8004974 <vTaskSuspendAll+0x14>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	4b02      	ldr	r3, [pc, #8]	; (8004974 <vTaskSuspendAll+0x14>)
 800496c:	601a      	str	r2, [r3, #0]
}
 800496e:	46c0      	nop			; (mov r8, r8)
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	200005d4 	.word	0x200005d4

08004978 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800497e:	2300      	movs	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004982:	2300      	movs	r3, #0
 8004984:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004986:	4b3a      	ldr	r3, [pc, #232]	; (8004a70 <xTaskResumeAll+0xf8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <xTaskResumeAll+0x1a>
 800498e:	b672      	cpsid	i
 8004990:	e7fe      	b.n	8004990 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004992:	f000 fcad 	bl	80052f0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004996:	4b36      	ldr	r3, [pc, #216]	; (8004a70 <xTaskResumeAll+0xf8>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	1e5a      	subs	r2, r3, #1
 800499c:	4b34      	ldr	r3, [pc, #208]	; (8004a70 <xTaskResumeAll+0xf8>)
 800499e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049a0:	4b33      	ldr	r3, [pc, #204]	; (8004a70 <xTaskResumeAll+0xf8>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d15b      	bne.n	8004a60 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80049a8:	4b32      	ldr	r3, [pc, #200]	; (8004a74 <xTaskResumeAll+0xfc>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d057      	beq.n	8004a60 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049b0:	e02f      	b.n	8004a12 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80049b2:	4b31      	ldr	r3, [pc, #196]	; (8004a78 <xTaskResumeAll+0x100>)
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	3318      	adds	r3, #24
 80049be:	0018      	movs	r0, r3
 80049c0:	f7ff fa17 	bl	8003df2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	3304      	adds	r3, #4
 80049c8:	0018      	movs	r0, r3
 80049ca:	f7ff fa12 	bl	8003df2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d2:	4b2a      	ldr	r3, [pc, #168]	; (8004a7c <xTaskResumeAll+0x104>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d903      	bls.n	80049e2 <xTaskResumeAll+0x6a>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049de:	4b27      	ldr	r3, [pc, #156]	; (8004a7c <xTaskResumeAll+0x104>)
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049e6:	0013      	movs	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	189b      	adds	r3, r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4a24      	ldr	r2, [pc, #144]	; (8004a80 <xTaskResumeAll+0x108>)
 80049f0:	189a      	adds	r2, r3, r2
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	3304      	adds	r3, #4
 80049f6:	0019      	movs	r1, r3
 80049f8:	0010      	movs	r0, r2
 80049fa:	f7ff f9a2 	bl	8003d42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a02:	4b20      	ldr	r3, [pc, #128]	; (8004a84 <xTaskResumeAll+0x10c>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d302      	bcc.n	8004a12 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004a0c:	4b1e      	ldr	r3, [pc, #120]	; (8004a88 <xTaskResumeAll+0x110>)
 8004a0e:	2201      	movs	r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a12:	4b19      	ldr	r3, [pc, #100]	; (8004a78 <xTaskResumeAll+0x100>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1cb      	bne.n	80049b2 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004a20:	f000 fadc 	bl	8004fdc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004a24:	4b19      	ldr	r3, [pc, #100]	; (8004a8c <xTaskResumeAll+0x114>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00f      	beq.n	8004a50 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004a30:	f000 f82e 	bl	8004a90 <xTaskIncrementTick>
 8004a34:	1e03      	subs	r3, r0, #0
 8004a36:	d002      	beq.n	8004a3e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004a38:	4b13      	ldr	r3, [pc, #76]	; (8004a88 <xTaskResumeAll+0x110>)
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	3b01      	subs	r3, #1
 8004a42:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1f2      	bne.n	8004a30 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004a4a:	4b10      	ldr	r3, [pc, #64]	; (8004a8c <xTaskResumeAll+0x114>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004a50:	4b0d      	ldr	r3, [pc, #52]	; (8004a88 <xTaskResumeAll+0x110>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d003      	beq.n	8004a60 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004a5c:	f000 fc38 	bl	80052d0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a60:	f000 fc58 	bl	8005314 <vPortExitCritical>

	return xAlreadyYielded;
 8004a64:	68bb      	ldr	r3, [r7, #8]
}
 8004a66:	0018      	movs	r0, r3
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	b004      	add	sp, #16
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	46c0      	nop			; (mov r8, r8)
 8004a70:	200005d4 	.word	0x200005d4
 8004a74:	200005ac 	.word	0x200005ac
 8004a78:	2000056c 	.word	0x2000056c
 8004a7c:	200005b4 	.word	0x200005b4
 8004a80:	200004b0 	.word	0x200004b0
 8004a84:	200004ac 	.word	0x200004ac
 8004a88:	200005c0 	.word	0x200005c0
 8004a8c:	200005bc 	.word	0x200005bc

08004a90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004a96:	2300      	movs	r3, #0
 8004a98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a9a:	4b4c      	ldr	r3, [pc, #304]	; (8004bcc <xTaskIncrementTick+0x13c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d000      	beq.n	8004aa4 <xTaskIncrementTick+0x14>
 8004aa2:	e083      	b.n	8004bac <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004aa4:	4b4a      	ldr	r3, [pc, #296]	; (8004bd0 <xTaskIncrementTick+0x140>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3301      	adds	r3, #1
 8004aaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004aac:	4b48      	ldr	r3, [pc, #288]	; (8004bd0 <xTaskIncrementTick+0x140>)
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d117      	bne.n	8004ae8 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ab8:	4b46      	ldr	r3, [pc, #280]	; (8004bd4 <xTaskIncrementTick+0x144>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <xTaskIncrementTick+0x36>
 8004ac2:	b672      	cpsid	i
 8004ac4:	e7fe      	b.n	8004ac4 <xTaskIncrementTick+0x34>
 8004ac6:	4b43      	ldr	r3, [pc, #268]	; (8004bd4 <xTaskIncrementTick+0x144>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	4b42      	ldr	r3, [pc, #264]	; (8004bd8 <xTaskIncrementTick+0x148>)
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	4b40      	ldr	r3, [pc, #256]	; (8004bd4 <xTaskIncrementTick+0x144>)
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	4b40      	ldr	r3, [pc, #256]	; (8004bd8 <xTaskIncrementTick+0x148>)
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	4b40      	ldr	r3, [pc, #256]	; (8004bdc <xTaskIncrementTick+0x14c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	1c5a      	adds	r2, r3, #1
 8004ae0:	4b3e      	ldr	r3, [pc, #248]	; (8004bdc <xTaskIncrementTick+0x14c>)
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	f000 fa7a 	bl	8004fdc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ae8:	4b3d      	ldr	r3, [pc, #244]	; (8004be0 <xTaskIncrementTick+0x150>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d34e      	bcc.n	8004b90 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004af2:	4b38      	ldr	r3, [pc, #224]	; (8004bd4 <xTaskIncrementTick+0x144>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <xTaskIncrementTick+0x70>
 8004afc:	2301      	movs	r3, #1
 8004afe:	e000      	b.n	8004b02 <xTaskIncrementTick+0x72>
 8004b00:	2300      	movs	r3, #0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d004      	beq.n	8004b10 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b06:	4b36      	ldr	r3, [pc, #216]	; (8004be0 <xTaskIncrementTick+0x150>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	4252      	negs	r2, r2
 8004b0c:	601a      	str	r2, [r3, #0]
					break;
 8004b0e:	e03f      	b.n	8004b90 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004b10:	4b30      	ldr	r3, [pc, #192]	; (8004bd4 <xTaskIncrementTick+0x144>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d203      	bcs.n	8004b30 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004b28:	4b2d      	ldr	r3, [pc, #180]	; (8004be0 <xTaskIncrementTick+0x150>)
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	601a      	str	r2, [r3, #0]
						break;
 8004b2e:	e02f      	b.n	8004b90 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	3304      	adds	r3, #4
 8004b34:	0018      	movs	r0, r3
 8004b36:	f7ff f95c 	bl	8003df2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d004      	beq.n	8004b4c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	3318      	adds	r3, #24
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7ff f953 	bl	8003df2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b50:	4b24      	ldr	r3, [pc, #144]	; (8004be4 <xTaskIncrementTick+0x154>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d903      	bls.n	8004b60 <xTaskIncrementTick+0xd0>
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b5c:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <xTaskIncrementTick+0x154>)
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b64:	0013      	movs	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	189b      	adds	r3, r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4a1e      	ldr	r2, [pc, #120]	; (8004be8 <xTaskIncrementTick+0x158>)
 8004b6e:	189a      	adds	r2, r3, r2
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	3304      	adds	r3, #4
 8004b74:	0019      	movs	r1, r3
 8004b76:	0010      	movs	r0, r2
 8004b78:	f7ff f8e3 	bl	8003d42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b80:	4b1a      	ldr	r3, [pc, #104]	; (8004bec <xTaskIncrementTick+0x15c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d3b3      	bcc.n	8004af2 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b8e:	e7b0      	b.n	8004af2 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004b90:	4b16      	ldr	r3, [pc, #88]	; (8004bec <xTaskIncrementTick+0x15c>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b96:	4914      	ldr	r1, [pc, #80]	; (8004be8 <xTaskIncrementTick+0x158>)
 8004b98:	0013      	movs	r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	189b      	adds	r3, r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	585b      	ldr	r3, [r3, r1]
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d907      	bls.n	8004bb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	617b      	str	r3, [r7, #20]
 8004baa:	e004      	b.n	8004bb6 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004bac:	4b10      	ldr	r3, [pc, #64]	; (8004bf0 <xTaskIncrementTick+0x160>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <xTaskIncrementTick+0x160>)
 8004bb4:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004bb6:	4b0f      	ldr	r3, [pc, #60]	; (8004bf4 <xTaskIncrementTick+0x164>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004bc2:	697b      	ldr	r3, [r7, #20]
}
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	b006      	add	sp, #24
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	200005d4 	.word	0x200005d4
 8004bd0:	200005b0 	.word	0x200005b0
 8004bd4:	20000564 	.word	0x20000564
 8004bd8:	20000568 	.word	0x20000568
 8004bdc:	200005c4 	.word	0x200005c4
 8004be0:	200005cc 	.word	0x200005cc
 8004be4:	200005b4 	.word	0x200005b4
 8004be8:	200004b0 	.word	0x200004b0
 8004bec:	200004ac 	.word	0x200004ac
 8004bf0:	200005bc 	.word	0x200005bc
 8004bf4:	200005c0 	.word	0x200005c0

08004bf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004bfe:	4b25      	ldr	r3, [pc, #148]	; (8004c94 <vTaskSwitchContext+0x9c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004c06:	4b24      	ldr	r3, [pc, #144]	; (8004c98 <vTaskSwitchContext+0xa0>)
 8004c08:	2201      	movs	r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004c0c:	e03d      	b.n	8004c8a <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8004c0e:	4b22      	ldr	r3, [pc, #136]	; (8004c98 <vTaskSwitchContext+0xa0>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004c14:	4b21      	ldr	r3, [pc, #132]	; (8004c9c <vTaskSwitchContext+0xa4>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	607b      	str	r3, [r7, #4]
 8004c1a:	e007      	b.n	8004c2c <vTaskSwitchContext+0x34>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <vTaskSwitchContext+0x2e>
 8004c22:	b672      	cpsid	i
 8004c24:	e7fe      	b.n	8004c24 <vTaskSwitchContext+0x2c>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	607b      	str	r3, [r7, #4]
 8004c2c:	491c      	ldr	r1, [pc, #112]	; (8004ca0 <vTaskSwitchContext+0xa8>)
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	0013      	movs	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	189b      	adds	r3, r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	585b      	ldr	r3, [r3, r1]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0ee      	beq.n	8004c1c <vTaskSwitchContext+0x24>
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	0013      	movs	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	189b      	adds	r3, r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4a15      	ldr	r2, [pc, #84]	; (8004ca0 <vTaskSwitchContext+0xa8>)
 8004c4a:	189b      	adds	r3, r3, r2
 8004c4c:	603b      	str	r3, [r7, #0]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	605a      	str	r2, [r3, #4]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	3308      	adds	r3, #8
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d104      	bne.n	8004c6e <vTaskSwitchContext+0x76>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	605a      	str	r2, [r3, #4]
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	68da      	ldr	r2, [r3, #12]
 8004c74:	4b0b      	ldr	r3, [pc, #44]	; (8004ca4 <vTaskSwitchContext+0xac>)
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	4b08      	ldr	r3, [pc, #32]	; (8004c9c <vTaskSwitchContext+0xa4>)
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c7e:	4b09      	ldr	r3, [pc, #36]	; (8004ca4 <vTaskSwitchContext+0xac>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	334c      	adds	r3, #76	; 0x4c
 8004c84:	001a      	movs	r2, r3
 8004c86:	4b08      	ldr	r3, [pc, #32]	; (8004ca8 <vTaskSwitchContext+0xb0>)
 8004c88:	601a      	str	r2, [r3, #0]
}
 8004c8a:	46c0      	nop			; (mov r8, r8)
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	b002      	add	sp, #8
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	200005d4 	.word	0x200005d4
 8004c98:	200005c0 	.word	0x200005c0
 8004c9c:	200005b4 	.word	0x200005b4
 8004ca0:	200004b0 	.word	0x200004b0
 8004ca4:	200004ac 	.word	0x200004ac
 8004ca8:	20000078 	.word	0x20000078

08004cac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <vTaskPlaceOnEventList+0x14>
 8004cbc:	b672      	cpsid	i
 8004cbe:	e7fe      	b.n	8004cbe <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004cc0:	4b08      	ldr	r3, [pc, #32]	; (8004ce4 <vTaskPlaceOnEventList+0x38>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3318      	adds	r3, #24
 8004cc6:	001a      	movs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	0011      	movs	r1, r2
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f7ff f85a 	bl	8003d86 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	0018      	movs	r0, r3
 8004cd8:	f000 fa1c 	bl	8005114 <prvAddCurrentTaskToDelayedList>
}
 8004cdc:	46c0      	nop			; (mov r8, r8)
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	b002      	add	sp, #8
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	200004ac 	.word	0x200004ac

08004ce8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <xTaskRemoveFromEventList+0x1a>
 8004cfe:	b672      	cpsid	i
 8004d00:	e7fe      	b.n	8004d00 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	3318      	adds	r3, #24
 8004d06:	0018      	movs	r0, r3
 8004d08:	f7ff f873 	bl	8003df2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d0c:	4b1e      	ldr	r3, [pc, #120]	; (8004d88 <xTaskRemoveFromEventList+0xa0>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d11d      	bne.n	8004d50 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	3304      	adds	r3, #4
 8004d18:	0018      	movs	r0, r3
 8004d1a:	f7ff f86a 	bl	8003df2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d22:	4b1a      	ldr	r3, [pc, #104]	; (8004d8c <xTaskRemoveFromEventList+0xa4>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d903      	bls.n	8004d32 <xTaskRemoveFromEventList+0x4a>
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d2e:	4b17      	ldr	r3, [pc, #92]	; (8004d8c <xTaskRemoveFromEventList+0xa4>)
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d36:	0013      	movs	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	189b      	adds	r3, r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4a14      	ldr	r2, [pc, #80]	; (8004d90 <xTaskRemoveFromEventList+0xa8>)
 8004d40:	189a      	adds	r2, r3, r2
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	3304      	adds	r3, #4
 8004d46:	0019      	movs	r1, r3
 8004d48:	0010      	movs	r0, r2
 8004d4a:	f7fe fffa 	bl	8003d42 <vListInsertEnd>
 8004d4e:	e007      	b.n	8004d60 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	3318      	adds	r3, #24
 8004d54:	001a      	movs	r2, r3
 8004d56:	4b0f      	ldr	r3, [pc, #60]	; (8004d94 <xTaskRemoveFromEventList+0xac>)
 8004d58:	0011      	movs	r1, r2
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f7fe fff1 	bl	8003d42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d64:	4b0c      	ldr	r3, [pc, #48]	; (8004d98 <xTaskRemoveFromEventList+0xb0>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d905      	bls.n	8004d7a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004d72:	4b0a      	ldr	r3, [pc, #40]	; (8004d9c <xTaskRemoveFromEventList+0xb4>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	e001      	b.n	8004d7e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
}
 8004d80:	0018      	movs	r0, r3
 8004d82:	46bd      	mov	sp, r7
 8004d84:	b004      	add	sp, #16
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	200005d4 	.word	0x200005d4
 8004d8c:	200005b4 	.word	0x200005b4
 8004d90:	200004b0 	.word	0x200004b0
 8004d94:	2000056c 	.word	0x2000056c
 8004d98:	200004ac 	.word	0x200004ac
 8004d9c:	200005c0 	.word	0x200005c0

08004da0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004da8:	4b05      	ldr	r3, [pc, #20]	; (8004dc0 <vTaskInternalSetTimeOutState+0x20>)
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004db0:	4b04      	ldr	r3, [pc, #16]	; (8004dc4 <vTaskInternalSetTimeOutState+0x24>)
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	605a      	str	r2, [r3, #4]
}
 8004db8:	46c0      	nop			; (mov r8, r8)
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	b002      	add	sp, #8
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	200005c4 	.word	0x200005c4
 8004dc4:	200005b0 	.word	0x200005b0

08004dc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <xTaskCheckForTimeOut+0x14>
 8004dd8:	b672      	cpsid	i
 8004dda:	e7fe      	b.n	8004dda <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <xTaskCheckForTimeOut+0x1e>
 8004de2:	b672      	cpsid	i
 8004de4:	e7fe      	b.n	8004de4 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8004de6:	f000 fa83 	bl	80052f0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004dea:	4b1d      	ldr	r3, [pc, #116]	; (8004e60 <xTaskCheckForTimeOut+0x98>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	3301      	adds	r3, #1
 8004e00:	d102      	bne.n	8004e08 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004e02:	2300      	movs	r3, #0
 8004e04:	617b      	str	r3, [r7, #20]
 8004e06:	e024      	b.n	8004e52 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	4b15      	ldr	r3, [pc, #84]	; (8004e64 <xTaskCheckForTimeOut+0x9c>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d007      	beq.n	8004e24 <xTaskCheckForTimeOut+0x5c>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d302      	bcc.n	8004e24 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	617b      	str	r3, [r7, #20]
 8004e22:	e016      	b.n	8004e52 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d20c      	bcs.n	8004e48 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	1ad2      	subs	r2, r2, r3
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	f7ff ffaf 	bl	8004da0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004e42:	2300      	movs	r3, #0
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	e004      	b.n	8004e52 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004e52:	f000 fa5f 	bl	8005314 <vPortExitCritical>

	return xReturn;
 8004e56:	697b      	ldr	r3, [r7, #20]
}
 8004e58:	0018      	movs	r0, r3
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b006      	add	sp, #24
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	200005b0 	.word	0x200005b0
 8004e64:	200005c4 	.word	0x200005c4

08004e68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004e6c:	4b02      	ldr	r3, [pc, #8]	; (8004e78 <vTaskMissedYield+0x10>)
 8004e6e:	2201      	movs	r2, #1
 8004e70:	601a      	str	r2, [r3, #0]
}
 8004e72:	46c0      	nop			; (mov r8, r8)
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	200005c0 	.word	0x200005c0

08004e7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004e84:	f000 f84e 	bl	8004f24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e88:	4b03      	ldr	r3, [pc, #12]	; (8004e98 <prvIdleTask+0x1c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d9f9      	bls.n	8004e84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004e90:	f000 fa1e 	bl	80052d0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004e94:	e7f6      	b.n	8004e84 <prvIdleTask+0x8>
 8004e96:	46c0      	nop			; (mov r8, r8)
 8004e98:	200004b0 	.word	0x200004b0

08004e9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	607b      	str	r3, [r7, #4]
 8004ea6:	e00c      	b.n	8004ec2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	0013      	movs	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	189b      	adds	r3, r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	4a14      	ldr	r2, [pc, #80]	; (8004f04 <prvInitialiseTaskLists+0x68>)
 8004eb4:	189b      	adds	r3, r3, r2
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	f7fe ff1a 	bl	8003cf0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	607b      	str	r3, [r7, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b06      	cmp	r3, #6
 8004ec6:	d9ef      	bls.n	8004ea8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ec8:	4b0f      	ldr	r3, [pc, #60]	; (8004f08 <prvInitialiseTaskLists+0x6c>)
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f7fe ff10 	bl	8003cf0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004ed0:	4b0e      	ldr	r3, [pc, #56]	; (8004f0c <prvInitialiseTaskLists+0x70>)
 8004ed2:	0018      	movs	r0, r3
 8004ed4:	f7fe ff0c 	bl	8003cf0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ed8:	4b0d      	ldr	r3, [pc, #52]	; (8004f10 <prvInitialiseTaskLists+0x74>)
 8004eda:	0018      	movs	r0, r3
 8004edc:	f7fe ff08 	bl	8003cf0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ee0:	4b0c      	ldr	r3, [pc, #48]	; (8004f14 <prvInitialiseTaskLists+0x78>)
 8004ee2:	0018      	movs	r0, r3
 8004ee4:	f7fe ff04 	bl	8003cf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	; (8004f18 <prvInitialiseTaskLists+0x7c>)
 8004eea:	0018      	movs	r0, r3
 8004eec:	f7fe ff00 	bl	8003cf0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ef0:	4b0a      	ldr	r3, [pc, #40]	; (8004f1c <prvInitialiseTaskLists+0x80>)
 8004ef2:	4a05      	ldr	r2, [pc, #20]	; (8004f08 <prvInitialiseTaskLists+0x6c>)
 8004ef4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <prvInitialiseTaskLists+0x84>)
 8004ef8:	4a04      	ldr	r2, [pc, #16]	; (8004f0c <prvInitialiseTaskLists+0x70>)
 8004efa:	601a      	str	r2, [r3, #0]
}
 8004efc:	46c0      	nop			; (mov r8, r8)
 8004efe:	46bd      	mov	sp, r7
 8004f00:	b002      	add	sp, #8
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	200004b0 	.word	0x200004b0
 8004f08:	2000053c 	.word	0x2000053c
 8004f0c:	20000550 	.word	0x20000550
 8004f10:	2000056c 	.word	0x2000056c
 8004f14:	20000580 	.word	0x20000580
 8004f18:	20000598 	.word	0x20000598
 8004f1c:	20000564 	.word	0x20000564
 8004f20:	20000568 	.word	0x20000568

08004f24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f2a:	e01a      	b.n	8004f62 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004f2c:	f000 f9e0 	bl	80052f0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004f30:	4b10      	ldr	r3, [pc, #64]	; (8004f74 <prvCheckTasksWaitingTermination+0x50>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	3304      	adds	r3, #4
 8004f3c:	0018      	movs	r0, r3
 8004f3e:	f7fe ff58 	bl	8003df2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004f42:	4b0d      	ldr	r3, [pc, #52]	; (8004f78 <prvCheckTasksWaitingTermination+0x54>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	1e5a      	subs	r2, r3, #1
 8004f48:	4b0b      	ldr	r3, [pc, #44]	; (8004f78 <prvCheckTasksWaitingTermination+0x54>)
 8004f4a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004f4c:	4b0b      	ldr	r3, [pc, #44]	; (8004f7c <prvCheckTasksWaitingTermination+0x58>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	1e5a      	subs	r2, r3, #1
 8004f52:	4b0a      	ldr	r3, [pc, #40]	; (8004f7c <prvCheckTasksWaitingTermination+0x58>)
 8004f54:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004f56:	f000 f9dd 	bl	8005314 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	f000 f80f 	bl	8004f80 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f62:	4b06      	ldr	r3, [pc, #24]	; (8004f7c <prvCheckTasksWaitingTermination+0x58>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1e0      	bne.n	8004f2c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004f6a:	46c0      	nop			; (mov r8, r8)
 8004f6c:	46c0      	nop			; (mov r8, r8)
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	b002      	add	sp, #8
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	20000580 	.word	0x20000580
 8004f78:	200005ac 	.word	0x200005ac
 8004f7c:	20000594 	.word	0x20000594

08004f80 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	334c      	adds	r3, #76	; 0x4c
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	f000 fd15 	bl	80059bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	229d      	movs	r2, #157	; 0x9d
 8004f96:	5c9b      	ldrb	r3, [r3, r2]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d109      	bne.n	8004fb0 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	f000 fae3 	bl	800556c <vPortFree>
				vPortFree( pxTCB );
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	0018      	movs	r0, r3
 8004faa:	f000 fadf 	bl	800556c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004fae:	e010      	b.n	8004fd2 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	229d      	movs	r2, #157	; 0x9d
 8004fb4:	5c9b      	ldrb	r3, [r3, r2]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d104      	bne.n	8004fc4 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	0018      	movs	r0, r3
 8004fbe:	f000 fad5 	bl	800556c <vPortFree>
	}
 8004fc2:	e006      	b.n	8004fd2 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	229d      	movs	r2, #157	; 0x9d
 8004fc8:	5c9b      	ldrb	r3, [r3, r2]
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d001      	beq.n	8004fd2 <prvDeleteTCB+0x52>
 8004fce:	b672      	cpsid	i
 8004fd0:	e7fe      	b.n	8004fd0 <prvDeleteTCB+0x50>
	}
 8004fd2:	46c0      	nop			; (mov r8, r8)
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	b002      	add	sp, #8
 8004fd8:	bd80      	pop	{r7, pc}
	...

08004fdc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fe2:	4b0e      	ldr	r3, [pc, #56]	; (800501c <prvResetNextTaskUnblockTime+0x40>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <prvResetNextTaskUnblockTime+0x14>
 8004fec:	2301      	movs	r3, #1
 8004fee:	e000      	b.n	8004ff2 <prvResetNextTaskUnblockTime+0x16>
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d004      	beq.n	8005000 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004ff6:	4b0a      	ldr	r3, [pc, #40]	; (8005020 <prvResetNextTaskUnblockTime+0x44>)
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	4252      	negs	r2, r2
 8004ffc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004ffe:	e008      	b.n	8005012 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005000:	4b06      	ldr	r3, [pc, #24]	; (800501c <prvResetNextTaskUnblockTime+0x40>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	4b04      	ldr	r3, [pc, #16]	; (8005020 <prvResetNextTaskUnblockTime+0x44>)
 8005010:	601a      	str	r2, [r3, #0]
}
 8005012:	46c0      	nop			; (mov r8, r8)
 8005014:	46bd      	mov	sp, r7
 8005016:	b002      	add	sp, #8
 8005018:	bd80      	pop	{r7, pc}
 800501a:	46c0      	nop			; (mov r8, r8)
 800501c:	20000564 	.word	0x20000564
 8005020:	200005cc 	.word	0x200005cc

08005024 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800502a:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <xTaskGetSchedulerState+0x30>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d102      	bne.n	8005038 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005032:	2301      	movs	r3, #1
 8005034:	607b      	str	r3, [r7, #4]
 8005036:	e008      	b.n	800504a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005038:	4b07      	ldr	r3, [pc, #28]	; (8005058 <xTaskGetSchedulerState+0x34>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d102      	bne.n	8005046 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005040:	2302      	movs	r3, #2
 8005042:	607b      	str	r3, [r7, #4]
 8005044:	e001      	b.n	800504a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005046:	2300      	movs	r3, #0
 8005048:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800504a:	687b      	ldr	r3, [r7, #4]
	}
 800504c:	0018      	movs	r0, r3
 800504e:	46bd      	mov	sp, r7
 8005050:	b002      	add	sp, #8
 8005052:	bd80      	pop	{r7, pc}
 8005054:	200005b8 	.word	0x200005b8
 8005058:	200005d4 	.word	0x200005d4

0800505c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005068:	2300      	movs	r3, #0
 800506a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d044      	beq.n	80050fc <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005072:	4b25      	ldr	r3, [pc, #148]	; (8005108 <xTaskPriorityDisinherit+0xac>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	429a      	cmp	r2, r3
 800507a:	d001      	beq.n	8005080 <xTaskPriorityDisinherit+0x24>
 800507c:	b672      	cpsid	i
 800507e:	e7fe      	b.n	800507e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <xTaskPriorityDisinherit+0x30>
 8005088:	b672      	cpsid	i
 800508a:	e7fe      	b.n	800508a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005090:	1e5a      	subs	r2, r3, #1
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800509e:	429a      	cmp	r2, r3
 80050a0:	d02c      	beq.n	80050fc <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d128      	bne.n	80050fc <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	3304      	adds	r3, #4
 80050ae:	0018      	movs	r0, r3
 80050b0:	f7fe fe9f 	bl	8003df2 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c0:	2207      	movs	r2, #7
 80050c2:	1ad2      	subs	r2, r2, r3
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050cc:	4b0f      	ldr	r3, [pc, #60]	; (800510c <xTaskPriorityDisinherit+0xb0>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d903      	bls.n	80050dc <xTaskPriorityDisinherit+0x80>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050d8:	4b0c      	ldr	r3, [pc, #48]	; (800510c <xTaskPriorityDisinherit+0xb0>)
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050e0:	0013      	movs	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	189b      	adds	r3, r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	4a09      	ldr	r2, [pc, #36]	; (8005110 <xTaskPriorityDisinherit+0xb4>)
 80050ea:	189a      	adds	r2, r3, r2
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	3304      	adds	r3, #4
 80050f0:	0019      	movs	r1, r3
 80050f2:	0010      	movs	r0, r2
 80050f4:	f7fe fe25 	bl	8003d42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80050f8:	2301      	movs	r3, #1
 80050fa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80050fc:	68fb      	ldr	r3, [r7, #12]
	}
 80050fe:	0018      	movs	r0, r3
 8005100:	46bd      	mov	sp, r7
 8005102:	b004      	add	sp, #16
 8005104:	bd80      	pop	{r7, pc}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	200004ac 	.word	0x200004ac
 800510c:	200005b4 	.word	0x200005b4
 8005110:	200004b0 	.word	0x200004b0

08005114 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800511e:	4b21      	ldr	r3, [pc, #132]	; (80051a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005124:	4b20      	ldr	r3, [pc, #128]	; (80051a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	3304      	adds	r3, #4
 800512a:	0018      	movs	r0, r3
 800512c:	f7fe fe61 	bl	8003df2 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	3301      	adds	r3, #1
 8005134:	d10b      	bne.n	800514e <prvAddCurrentTaskToDelayedList+0x3a>
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d008      	beq.n	800514e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800513c:	4b1a      	ldr	r3, [pc, #104]	; (80051a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	1d1a      	adds	r2, r3, #4
 8005142:	4b1a      	ldr	r3, [pc, #104]	; (80051ac <prvAddCurrentTaskToDelayedList+0x98>)
 8005144:	0011      	movs	r1, r2
 8005146:	0018      	movs	r0, r3
 8005148:	f7fe fdfb 	bl	8003d42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800514c:	e026      	b.n	800519c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	18d3      	adds	r3, r2, r3
 8005154:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005156:	4b14      	ldr	r3, [pc, #80]	; (80051a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	429a      	cmp	r2, r3
 8005164:	d209      	bcs.n	800517a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005166:	4b12      	ldr	r3, [pc, #72]	; (80051b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b0f      	ldr	r3, [pc, #60]	; (80051a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	3304      	adds	r3, #4
 8005170:	0019      	movs	r1, r3
 8005172:	0010      	movs	r0, r2
 8005174:	f7fe fe07 	bl	8003d86 <vListInsert>
}
 8005178:	e010      	b.n	800519c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800517a:	4b0e      	ldr	r3, [pc, #56]	; (80051b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	4b0a      	ldr	r3, [pc, #40]	; (80051a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	3304      	adds	r3, #4
 8005184:	0019      	movs	r1, r3
 8005186:	0010      	movs	r0, r2
 8005188:	f7fe fdfd 	bl	8003d86 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800518c:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	429a      	cmp	r2, r3
 8005194:	d202      	bcs.n	800519c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005196:	4b08      	ldr	r3, [pc, #32]	; (80051b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	601a      	str	r2, [r3, #0]
}
 800519c:	46c0      	nop			; (mov r8, r8)
 800519e:	46bd      	mov	sp, r7
 80051a0:	b004      	add	sp, #16
 80051a2:	bd80      	pop	{r7, pc}
 80051a4:	200005b0 	.word	0x200005b0
 80051a8:	200004ac 	.word	0x200004ac
 80051ac:	20000598 	.word	0x20000598
 80051b0:	20000568 	.word	0x20000568
 80051b4:	20000564 	.word	0x20000564
 80051b8:	200005cc 	.word	0x200005cc

080051bc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3b04      	subs	r3, #4
 80051cc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2280      	movs	r2, #128	; 0x80
 80051d2:	0452      	lsls	r2, r2, #17
 80051d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	3b04      	subs	r3, #4
 80051da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	3b04      	subs	r3, #4
 80051e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80051e8:	4a08      	ldr	r2, [pc, #32]	; (800520c <pxPortInitialiseStack+0x50>)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	3b14      	subs	r3, #20
 80051f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	3b20      	subs	r3, #32
 80051fe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005200:	68fb      	ldr	r3, [r7, #12]
}
 8005202:	0018      	movs	r0, r3
 8005204:	46bd      	mov	sp, r7
 8005206:	b004      	add	sp, #16
 8005208:	bd80      	pop	{r7, pc}
 800520a:	46c0      	nop			; (mov r8, r8)
 800520c:	08005211 	.word	0x08005211

08005210 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005216:	2300      	movs	r3, #0
 8005218:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800521a:	4b08      	ldr	r3, [pc, #32]	; (800523c <prvTaskExitError+0x2c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	3301      	adds	r3, #1
 8005220:	d001      	beq.n	8005226 <prvTaskExitError+0x16>
 8005222:	b672      	cpsid	i
 8005224:	e7fe      	b.n	8005224 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005226:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005228:	46c0      	nop			; (mov r8, r8)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d0fc      	beq.n	800522a <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005230:	46c0      	nop			; (mov r8, r8)
 8005232:	46c0      	nop			; (mov r8, r8)
 8005234:	46bd      	mov	sp, r7
 8005236:	b002      	add	sp, #8
 8005238:	bd80      	pop	{r7, pc}
 800523a:	46c0      	nop			; (mov r8, r8)
 800523c:	2000001c 	.word	0x2000001c

08005240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005244:	46c0      	nop			; (mov r8, r8)
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	0000      	movs	r0, r0
 800524c:	0000      	movs	r0, r0
	...

08005250 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005250:	4a0b      	ldr	r2, [pc, #44]	; (8005280 <pxCurrentTCBConst2>)
 8005252:	6813      	ldr	r3, [r2, #0]
 8005254:	6818      	ldr	r0, [r3, #0]
 8005256:	3020      	adds	r0, #32
 8005258:	f380 8809 	msr	PSP, r0
 800525c:	2002      	movs	r0, #2
 800525e:	f380 8814 	msr	CONTROL, r0
 8005262:	f3bf 8f6f 	isb	sy
 8005266:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005268:	46ae      	mov	lr, r5
 800526a:	bc08      	pop	{r3}
 800526c:	bc04      	pop	{r2}
 800526e:	b662      	cpsie	i
 8005270:	4718      	bx	r3
 8005272:	46c0      	nop			; (mov r8, r8)
 8005274:	46c0      	nop			; (mov r8, r8)
 8005276:	46c0      	nop			; (mov r8, r8)
 8005278:	46c0      	nop			; (mov r8, r8)
 800527a:	46c0      	nop			; (mov r8, r8)
 800527c:	46c0      	nop			; (mov r8, r8)
 800527e:	46c0      	nop			; (mov r8, r8)

08005280 <pxCurrentTCBConst2>:
 8005280:	200004ac 	.word	0x200004ac
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005284:	46c0      	nop			; (mov r8, r8)
 8005286:	46c0      	nop			; (mov r8, r8)

08005288 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800528c:	4b0e      	ldr	r3, [pc, #56]	; (80052c8 <xPortStartScheduler+0x40>)
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	4b0d      	ldr	r3, [pc, #52]	; (80052c8 <xPortStartScheduler+0x40>)
 8005292:	21ff      	movs	r1, #255	; 0xff
 8005294:	0409      	lsls	r1, r1, #16
 8005296:	430a      	orrs	r2, r1
 8005298:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800529a:	4b0b      	ldr	r3, [pc, #44]	; (80052c8 <xPortStartScheduler+0x40>)
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	4b0a      	ldr	r3, [pc, #40]	; (80052c8 <xPortStartScheduler+0x40>)
 80052a0:	21ff      	movs	r1, #255	; 0xff
 80052a2:	0609      	lsls	r1, r1, #24
 80052a4:	430a      	orrs	r2, r1
 80052a6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80052a8:	f000 f898 	bl	80053dc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80052ac:	4b07      	ldr	r3, [pc, #28]	; (80052cc <xPortStartScheduler+0x44>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80052b2:	f7ff ffcd 	bl	8005250 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80052b6:	f7ff fc9f 	bl	8004bf8 <vTaskSwitchContext>
	prvTaskExitError();
 80052ba:	f7ff ffa9 	bl	8005210 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	0018      	movs	r0, r3
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	46c0      	nop			; (mov r8, r8)
 80052c8:	e000ed20 	.word	0xe000ed20
 80052cc:	2000001c 	.word	0x2000001c

080052d0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80052d4:	4b05      	ldr	r3, [pc, #20]	; (80052ec <vPortYield+0x1c>)
 80052d6:	2280      	movs	r2, #128	; 0x80
 80052d8:	0552      	lsls	r2, r2, #21
 80052da:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80052dc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80052e0:	f3bf 8f6f 	isb	sy
}
 80052e4:	46c0      	nop			; (mov r8, r8)
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	46c0      	nop			; (mov r8, r8)
 80052ec:	e000ed04 	.word	0xe000ed04

080052f0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80052f4:	b672      	cpsid	i
    uxCriticalNesting++;
 80052f6:	4b06      	ldr	r3, [pc, #24]	; (8005310 <vPortEnterCritical+0x20>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	4b04      	ldr	r3, [pc, #16]	; (8005310 <vPortEnterCritical+0x20>)
 80052fe:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005300:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005304:	f3bf 8f6f 	isb	sy
}
 8005308:	46c0      	nop			; (mov r8, r8)
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	46c0      	nop			; (mov r8, r8)
 8005310:	2000001c 	.word	0x2000001c

08005314 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005318:	4b09      	ldr	r3, [pc, #36]	; (8005340 <vPortExitCritical+0x2c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <vPortExitCritical+0x10>
 8005320:	b672      	cpsid	i
 8005322:	e7fe      	b.n	8005322 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005324:	4b06      	ldr	r3, [pc, #24]	; (8005340 <vPortExitCritical+0x2c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	1e5a      	subs	r2, r3, #1
 800532a:	4b05      	ldr	r3, [pc, #20]	; (8005340 <vPortExitCritical+0x2c>)
 800532c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800532e:	4b04      	ldr	r3, [pc, #16]	; (8005340 <vPortExitCritical+0x2c>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d100      	bne.n	8005338 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005336:	b662      	cpsie	i
    }
}
 8005338:	46c0      	nop			; (mov r8, r8)
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	46c0      	nop			; (mov r8, r8)
 8005340:	2000001c 	.word	0x2000001c

08005344 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005344:	f3ef 8010 	mrs	r0, PRIMASK
 8005348:	b672      	cpsid	i
 800534a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800534c:	46c0      	nop			; (mov r8, r8)
 800534e:	0018      	movs	r0, r3

08005350 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005350:	f380 8810 	msr	PRIMASK, r0
 8005354:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005356:	46c0      	nop			; (mov r8, r8)
	...

08005360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005360:	f3ef 8009 	mrs	r0, PSP
 8005364:	4b0e      	ldr	r3, [pc, #56]	; (80053a0 <pxCurrentTCBConst>)
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	3820      	subs	r0, #32
 800536a:	6010      	str	r0, [r2, #0]
 800536c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800536e:	4644      	mov	r4, r8
 8005370:	464d      	mov	r5, r9
 8005372:	4656      	mov	r6, sl
 8005374:	465f      	mov	r7, fp
 8005376:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005378:	b508      	push	{r3, lr}
 800537a:	b672      	cpsid	i
 800537c:	f7ff fc3c 	bl	8004bf8 <vTaskSwitchContext>
 8005380:	b662      	cpsie	i
 8005382:	bc0c      	pop	{r2, r3}
 8005384:	6811      	ldr	r1, [r2, #0]
 8005386:	6808      	ldr	r0, [r1, #0]
 8005388:	3010      	adds	r0, #16
 800538a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800538c:	46a0      	mov	r8, r4
 800538e:	46a9      	mov	r9, r5
 8005390:	46b2      	mov	sl, r6
 8005392:	46bb      	mov	fp, r7
 8005394:	f380 8809 	msr	PSP, r0
 8005398:	3820      	subs	r0, #32
 800539a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800539c:	4718      	bx	r3
 800539e:	46c0      	nop			; (mov r8, r8)

080053a0 <pxCurrentTCBConst>:
 80053a0:	200004ac 	.word	0x200004ac
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80053a4:	46c0      	nop			; (mov r8, r8)
 80053a6:	46c0      	nop			; (mov r8, r8)

080053a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80053ae:	f7ff ffc9 	bl	8005344 <ulSetInterruptMaskFromISR>
 80053b2:	0003      	movs	r3, r0
 80053b4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80053b6:	f7ff fb6b 	bl	8004a90 <xTaskIncrementTick>
 80053ba:	1e03      	subs	r3, r0, #0
 80053bc:	d003      	beq.n	80053c6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80053be:	4b06      	ldr	r3, [pc, #24]	; (80053d8 <SysTick_Handler+0x30>)
 80053c0:	2280      	movs	r2, #128	; 0x80
 80053c2:	0552      	lsls	r2, r2, #21
 80053c4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	0018      	movs	r0, r3
 80053ca:	f7ff ffc1 	bl	8005350 <vClearInterruptMaskFromISR>
}
 80053ce:	46c0      	nop			; (mov r8, r8)
 80053d0:	46bd      	mov	sp, r7
 80053d2:	b002      	add	sp, #8
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	46c0      	nop			; (mov r8, r8)
 80053d8:	e000ed04 	.word	0xe000ed04

080053dc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80053e0:	4b0b      	ldr	r3, [pc, #44]	; (8005410 <prvSetupTimerInterrupt+0x34>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80053e6:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <prvSetupTimerInterrupt+0x38>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053ec:	4b0a      	ldr	r3, [pc, #40]	; (8005418 <prvSetupTimerInterrupt+0x3c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	22fa      	movs	r2, #250	; 0xfa
 80053f2:	0091      	lsls	r1, r2, #2
 80053f4:	0018      	movs	r0, r3
 80053f6:	f7fa fe91 	bl	800011c <__udivsi3>
 80053fa:	0003      	movs	r3, r0
 80053fc:	001a      	movs	r2, r3
 80053fe:	4b07      	ldr	r3, [pc, #28]	; (800541c <prvSetupTimerInterrupt+0x40>)
 8005400:	3a01      	subs	r2, #1
 8005402:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8005404:	4b02      	ldr	r3, [pc, #8]	; (8005410 <prvSetupTimerInterrupt+0x34>)
 8005406:	2207      	movs	r2, #7
 8005408:	601a      	str	r2, [r3, #0]
}
 800540a:	46c0      	nop			; (mov r8, r8)
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	e000e010 	.word	0xe000e010
 8005414:	e000e018 	.word	0xe000e018
 8005418:	20000010 	.word	0x20000010
 800541c:	e000e014 	.word	0xe000e014

08005420 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005428:	2300      	movs	r3, #0
 800542a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800542c:	f7ff fa98 	bl	8004960 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005430:	4b49      	ldr	r3, [pc, #292]	; (8005558 <pvPortMalloc+0x138>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d101      	bne.n	800543c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005438:	f000 f8e0 	bl	80055fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800543c:	4b47      	ldr	r3, [pc, #284]	; (800555c <pvPortMalloc+0x13c>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	4013      	ands	r3, r2
 8005444:	d000      	beq.n	8005448 <pvPortMalloc+0x28>
 8005446:	e079      	b.n	800553c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d012      	beq.n	8005474 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800544e:	2208      	movs	r2, #8
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	189b      	adds	r3, r3, r2
 8005454:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2207      	movs	r2, #7
 800545a:	4013      	ands	r3, r2
 800545c:	d00a      	beq.n	8005474 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2207      	movs	r2, #7
 8005462:	4393      	bics	r3, r2
 8005464:	3308      	adds	r3, #8
 8005466:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2207      	movs	r2, #7
 800546c:	4013      	ands	r3, r2
 800546e:	d001      	beq.n	8005474 <pvPortMalloc+0x54>
 8005470:	b672      	cpsid	i
 8005472:	e7fe      	b.n	8005472 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d060      	beq.n	800553c <pvPortMalloc+0x11c>
 800547a:	4b39      	ldr	r3, [pc, #228]	; (8005560 <pvPortMalloc+0x140>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	429a      	cmp	r2, r3
 8005482:	d85b      	bhi.n	800553c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005484:	4b37      	ldr	r3, [pc, #220]	; (8005564 <pvPortMalloc+0x144>)
 8005486:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005488:	4b36      	ldr	r3, [pc, #216]	; (8005564 <pvPortMalloc+0x144>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800548e:	e004      	b.n	800549a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d903      	bls.n	80054ac <pvPortMalloc+0x8c>
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1f1      	bne.n	8005490 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80054ac:	4b2a      	ldr	r3, [pc, #168]	; (8005558 <pvPortMalloc+0x138>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d042      	beq.n	800553c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	2208      	movs	r2, #8
 80054bc:	189b      	adds	r3, r3, r2
 80054be:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	1ad2      	subs	r2, r2, r3
 80054d0:	2308      	movs	r3, #8
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d916      	bls.n	8005506 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	18d3      	adds	r3, r2, r3
 80054de:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	2207      	movs	r2, #7
 80054e4:	4013      	ands	r3, r2
 80054e6:	d001      	beq.n	80054ec <pvPortMalloc+0xcc>
 80054e8:	b672      	cpsid	i
 80054ea:	e7fe      	b.n	80054ea <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	1ad2      	subs	r2, r2, r3
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	0018      	movs	r0, r3
 8005502:	f000 f8db 	bl	80056bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005506:	4b16      	ldr	r3, [pc, #88]	; (8005560 <pvPortMalloc+0x140>)
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	1ad2      	subs	r2, r2, r3
 8005510:	4b13      	ldr	r3, [pc, #76]	; (8005560 <pvPortMalloc+0x140>)
 8005512:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005514:	4b12      	ldr	r3, [pc, #72]	; (8005560 <pvPortMalloc+0x140>)
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	4b13      	ldr	r3, [pc, #76]	; (8005568 <pvPortMalloc+0x148>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	429a      	cmp	r2, r3
 800551e:	d203      	bcs.n	8005528 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005520:	4b0f      	ldr	r3, [pc, #60]	; (8005560 <pvPortMalloc+0x140>)
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	4b10      	ldr	r3, [pc, #64]	; (8005568 <pvPortMalloc+0x148>)
 8005526:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	4b0b      	ldr	r3, [pc, #44]	; (800555c <pvPortMalloc+0x13c>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	431a      	orrs	r2, r3
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800553c:	f7ff fa1c 	bl	8004978 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2207      	movs	r2, #7
 8005544:	4013      	ands	r3, r2
 8005546:	d001      	beq.n	800554c <pvPortMalloc+0x12c>
 8005548:	b672      	cpsid	i
 800554a:	e7fe      	b.n	800554a <pvPortMalloc+0x12a>
	return pvReturn;
 800554c:	68fb      	ldr	r3, [r7, #12]
}
 800554e:	0018      	movs	r0, r3
 8005550:	46bd      	mov	sp, r7
 8005552:	b006      	add	sp, #24
 8005554:	bd80      	pop	{r7, pc}
 8005556:	46c0      	nop			; (mov r8, r8)
 8005558:	200011e0 	.word	0x200011e0
 800555c:	200011ec 	.word	0x200011ec
 8005560:	200011e4 	.word	0x200011e4
 8005564:	200011d8 	.word	0x200011d8
 8005568:	200011e8 	.word	0x200011e8

0800556c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d035      	beq.n	80055ea <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800557e:	2308      	movs	r3, #8
 8005580:	425b      	negs	r3, r3
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	18d3      	adds	r3, r2, r3
 8005586:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	685a      	ldr	r2, [r3, #4]
 8005590:	4b18      	ldr	r3, [pc, #96]	; (80055f4 <vPortFree+0x88>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4013      	ands	r3, r2
 8005596:	d101      	bne.n	800559c <vPortFree+0x30>
 8005598:	b672      	cpsid	i
 800559a:	e7fe      	b.n	800559a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d001      	beq.n	80055a8 <vPortFree+0x3c>
 80055a4:	b672      	cpsid	i
 80055a6:	e7fe      	b.n	80055a6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	4b11      	ldr	r3, [pc, #68]	; (80055f4 <vPortFree+0x88>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4013      	ands	r3, r2
 80055b2:	d01a      	beq.n	80055ea <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d116      	bne.n	80055ea <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	4b0c      	ldr	r3, [pc, #48]	; (80055f4 <vPortFree+0x88>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	43db      	mvns	r3, r3
 80055c6:	401a      	ands	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055cc:	f7ff f9c8 	bl	8004960 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	4b08      	ldr	r3, [pc, #32]	; (80055f8 <vPortFree+0x8c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	18d2      	adds	r2, r2, r3
 80055da:	4b07      	ldr	r3, [pc, #28]	; (80055f8 <vPortFree+0x8c>)
 80055dc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	0018      	movs	r0, r3
 80055e2:	f000 f86b 	bl	80056bc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80055e6:	f7ff f9c7 	bl	8004978 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055ea:	46c0      	nop			; (mov r8, r8)
 80055ec:	46bd      	mov	sp, r7
 80055ee:	b004      	add	sp, #16
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	46c0      	nop			; (mov r8, r8)
 80055f4:	200011ec 	.word	0x200011ec
 80055f8:	200011e4 	.word	0x200011e4

080055fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005602:	23c0      	movs	r3, #192	; 0xc0
 8005604:	011b      	lsls	r3, r3, #4
 8005606:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005608:	4b26      	ldr	r3, [pc, #152]	; (80056a4 <prvHeapInit+0xa8>)
 800560a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2207      	movs	r2, #7
 8005610:	4013      	ands	r3, r2
 8005612:	d00c      	beq.n	800562e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	3307      	adds	r3, #7
 8005618:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2207      	movs	r2, #7
 800561e:	4393      	bics	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1ad2      	subs	r2, r2, r3
 8005628:	4b1e      	ldr	r3, [pc, #120]	; (80056a4 <prvHeapInit+0xa8>)
 800562a:	18d3      	adds	r3, r2, r3
 800562c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005632:	4b1d      	ldr	r3, [pc, #116]	; (80056a8 <prvHeapInit+0xac>)
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005638:	4b1b      	ldr	r3, [pc, #108]	; (80056a8 <prvHeapInit+0xac>)
 800563a:	2200      	movs	r2, #0
 800563c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68ba      	ldr	r2, [r7, #8]
 8005642:	18d3      	adds	r3, r2, r3
 8005644:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005646:	2208      	movs	r2, #8
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2207      	movs	r2, #7
 8005652:	4393      	bics	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4b14      	ldr	r3, [pc, #80]	; (80056ac <prvHeapInit+0xb0>)
 800565a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800565c:	4b13      	ldr	r3, [pc, #76]	; (80056ac <prvHeapInit+0xb0>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2200      	movs	r2, #0
 8005662:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005664:	4b11      	ldr	r3, [pc, #68]	; (80056ac <prvHeapInit+0xb0>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2200      	movs	r2, #0
 800566a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	1ad2      	subs	r2, r2, r3
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800567a:	4b0c      	ldr	r3, [pc, #48]	; (80056ac <prvHeapInit+0xb0>)
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <prvHeapInit+0xb4>)
 8005688:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	4b09      	ldr	r3, [pc, #36]	; (80056b4 <prvHeapInit+0xb8>)
 8005690:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005692:	4b09      	ldr	r3, [pc, #36]	; (80056b8 <prvHeapInit+0xbc>)
 8005694:	2280      	movs	r2, #128	; 0x80
 8005696:	0612      	lsls	r2, r2, #24
 8005698:	601a      	str	r2, [r3, #0]
}
 800569a:	46c0      	nop			; (mov r8, r8)
 800569c:	46bd      	mov	sp, r7
 800569e:	b004      	add	sp, #16
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	46c0      	nop			; (mov r8, r8)
 80056a4:	200005d8 	.word	0x200005d8
 80056a8:	200011d8 	.word	0x200011d8
 80056ac:	200011e0 	.word	0x200011e0
 80056b0:	200011e8 	.word	0x200011e8
 80056b4:	200011e4 	.word	0x200011e4
 80056b8:	200011ec 	.word	0x200011ec

080056bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056c4:	4b27      	ldr	r3, [pc, #156]	; (8005764 <prvInsertBlockIntoFreeList+0xa8>)
 80056c6:	60fb      	str	r3, [r7, #12]
 80056c8:	e002      	b.n	80056d0 <prvInsertBlockIntoFreeList+0x14>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	60fb      	str	r3, [r7, #12]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d8f7      	bhi.n	80056ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	18d3      	adds	r3, r2, r3
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d108      	bne.n	80056fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	685a      	ldr	r2, [r3, #4]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	18d2      	adds	r2, r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	18d2      	adds	r2, r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	429a      	cmp	r2, r3
 8005710:	d118      	bne.n	8005744 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	4b14      	ldr	r3, [pc, #80]	; (8005768 <prvInsertBlockIntoFreeList+0xac>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	429a      	cmp	r2, r3
 800571c:	d00d      	beq.n	800573a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685a      	ldr	r2, [r3, #4]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	18d2      	adds	r2, r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	601a      	str	r2, [r3, #0]
 8005738:	e008      	b.n	800574c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800573a:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <prvInsertBlockIntoFreeList+0xac>)
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	e003      	b.n	800574c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	429a      	cmp	r2, r3
 8005752:	d002      	beq.n	800575a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800575a:	46c0      	nop			; (mov r8, r8)
 800575c:	46bd      	mov	sp, r7
 800575e:	b004      	add	sp, #16
 8005760:	bd80      	pop	{r7, pc}
 8005762:	46c0      	nop			; (mov r8, r8)
 8005764:	200011d8 	.word	0x200011d8
 8005768:	200011e0 	.word	0x200011e0

0800576c <std>:
 800576c:	2300      	movs	r3, #0
 800576e:	b510      	push	{r4, lr}
 8005770:	0004      	movs	r4, r0
 8005772:	6003      	str	r3, [r0, #0]
 8005774:	6043      	str	r3, [r0, #4]
 8005776:	6083      	str	r3, [r0, #8]
 8005778:	8181      	strh	r1, [r0, #12]
 800577a:	6643      	str	r3, [r0, #100]	; 0x64
 800577c:	0019      	movs	r1, r3
 800577e:	81c2      	strh	r2, [r0, #14]
 8005780:	6103      	str	r3, [r0, #16]
 8005782:	6143      	str	r3, [r0, #20]
 8005784:	6183      	str	r3, [r0, #24]
 8005786:	2208      	movs	r2, #8
 8005788:	305c      	adds	r0, #92	; 0x5c
 800578a:	f000 f8fd 	bl	8005988 <memset>
 800578e:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <std+0x38>)
 8005790:	6224      	str	r4, [r4, #32]
 8005792:	6263      	str	r3, [r4, #36]	; 0x24
 8005794:	4b04      	ldr	r3, [pc, #16]	; (80057a8 <std+0x3c>)
 8005796:	62a3      	str	r3, [r4, #40]	; 0x28
 8005798:	4b04      	ldr	r3, [pc, #16]	; (80057ac <std+0x40>)
 800579a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800579c:	4b04      	ldr	r3, [pc, #16]	; (80057b0 <std+0x44>)
 800579e:	6323      	str	r3, [r4, #48]	; 0x30
 80057a0:	bd10      	pop	{r4, pc}
 80057a2:	46c0      	nop			; (mov r8, r8)
 80057a4:	080058f1 	.word	0x080058f1
 80057a8:	08005919 	.word	0x08005919
 80057ac:	08005951 	.word	0x08005951
 80057b0:	0800597d 	.word	0x0800597d

080057b4 <stdio_exit_handler>:
 80057b4:	b510      	push	{r4, lr}
 80057b6:	4a03      	ldr	r2, [pc, #12]	; (80057c4 <stdio_exit_handler+0x10>)
 80057b8:	4903      	ldr	r1, [pc, #12]	; (80057c8 <stdio_exit_handler+0x14>)
 80057ba:	4804      	ldr	r0, [pc, #16]	; (80057cc <stdio_exit_handler+0x18>)
 80057bc:	f000 f86c 	bl	8005898 <_fwalk_sglue>
 80057c0:	bd10      	pop	{r4, pc}
 80057c2:	46c0      	nop			; (mov r8, r8)
 80057c4:	20000020 	.word	0x20000020
 80057c8:	080063f5 	.word	0x080063f5
 80057cc:	2000002c 	.word	0x2000002c

080057d0 <cleanup_stdio>:
 80057d0:	6841      	ldr	r1, [r0, #4]
 80057d2:	4b0b      	ldr	r3, [pc, #44]	; (8005800 <cleanup_stdio+0x30>)
 80057d4:	b510      	push	{r4, lr}
 80057d6:	0004      	movs	r4, r0
 80057d8:	4299      	cmp	r1, r3
 80057da:	d001      	beq.n	80057e0 <cleanup_stdio+0x10>
 80057dc:	f000 fe0a 	bl	80063f4 <_fflush_r>
 80057e0:	68a1      	ldr	r1, [r4, #8]
 80057e2:	4b08      	ldr	r3, [pc, #32]	; (8005804 <cleanup_stdio+0x34>)
 80057e4:	4299      	cmp	r1, r3
 80057e6:	d002      	beq.n	80057ee <cleanup_stdio+0x1e>
 80057e8:	0020      	movs	r0, r4
 80057ea:	f000 fe03 	bl	80063f4 <_fflush_r>
 80057ee:	68e1      	ldr	r1, [r4, #12]
 80057f0:	4b05      	ldr	r3, [pc, #20]	; (8005808 <cleanup_stdio+0x38>)
 80057f2:	4299      	cmp	r1, r3
 80057f4:	d002      	beq.n	80057fc <cleanup_stdio+0x2c>
 80057f6:	0020      	movs	r0, r4
 80057f8:	f000 fdfc 	bl	80063f4 <_fflush_r>
 80057fc:	bd10      	pop	{r4, pc}
 80057fe:	46c0      	nop			; (mov r8, r8)
 8005800:	200011f0 	.word	0x200011f0
 8005804:	20001258 	.word	0x20001258
 8005808:	200012c0 	.word	0x200012c0

0800580c <global_stdio_init.part.0>:
 800580c:	b510      	push	{r4, lr}
 800580e:	4b09      	ldr	r3, [pc, #36]	; (8005834 <global_stdio_init.part.0+0x28>)
 8005810:	4a09      	ldr	r2, [pc, #36]	; (8005838 <global_stdio_init.part.0+0x2c>)
 8005812:	2104      	movs	r1, #4
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	4809      	ldr	r0, [pc, #36]	; (800583c <global_stdio_init.part.0+0x30>)
 8005818:	2200      	movs	r2, #0
 800581a:	f7ff ffa7 	bl	800576c <std>
 800581e:	2201      	movs	r2, #1
 8005820:	2109      	movs	r1, #9
 8005822:	4807      	ldr	r0, [pc, #28]	; (8005840 <global_stdio_init.part.0+0x34>)
 8005824:	f7ff ffa2 	bl	800576c <std>
 8005828:	2202      	movs	r2, #2
 800582a:	2112      	movs	r1, #18
 800582c:	4805      	ldr	r0, [pc, #20]	; (8005844 <global_stdio_init.part.0+0x38>)
 800582e:	f7ff ff9d 	bl	800576c <std>
 8005832:	bd10      	pop	{r4, pc}
 8005834:	20001328 	.word	0x20001328
 8005838:	080057b5 	.word	0x080057b5
 800583c:	200011f0 	.word	0x200011f0
 8005840:	20001258 	.word	0x20001258
 8005844:	200012c0 	.word	0x200012c0

08005848 <__sfp_lock_acquire>:
 8005848:	b510      	push	{r4, lr}
 800584a:	4802      	ldr	r0, [pc, #8]	; (8005854 <__sfp_lock_acquire+0xc>)
 800584c:	f000 f97a 	bl	8005b44 <__retarget_lock_acquire_recursive>
 8005850:	bd10      	pop	{r4, pc}
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	20001331 	.word	0x20001331

08005858 <__sfp_lock_release>:
 8005858:	b510      	push	{r4, lr}
 800585a:	4802      	ldr	r0, [pc, #8]	; (8005864 <__sfp_lock_release+0xc>)
 800585c:	f000 f973 	bl	8005b46 <__retarget_lock_release_recursive>
 8005860:	bd10      	pop	{r4, pc}
 8005862:	46c0      	nop			; (mov r8, r8)
 8005864:	20001331 	.word	0x20001331

08005868 <__sinit>:
 8005868:	b510      	push	{r4, lr}
 800586a:	0004      	movs	r4, r0
 800586c:	f7ff ffec 	bl	8005848 <__sfp_lock_acquire>
 8005870:	6a23      	ldr	r3, [r4, #32]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d002      	beq.n	800587c <__sinit+0x14>
 8005876:	f7ff ffef 	bl	8005858 <__sfp_lock_release>
 800587a:	bd10      	pop	{r4, pc}
 800587c:	4b04      	ldr	r3, [pc, #16]	; (8005890 <__sinit+0x28>)
 800587e:	6223      	str	r3, [r4, #32]
 8005880:	4b04      	ldr	r3, [pc, #16]	; (8005894 <__sinit+0x2c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1f6      	bne.n	8005876 <__sinit+0xe>
 8005888:	f7ff ffc0 	bl	800580c <global_stdio_init.part.0>
 800588c:	e7f3      	b.n	8005876 <__sinit+0xe>
 800588e:	46c0      	nop			; (mov r8, r8)
 8005890:	080057d1 	.word	0x080057d1
 8005894:	20001328 	.word	0x20001328

08005898 <_fwalk_sglue>:
 8005898:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800589a:	0014      	movs	r4, r2
 800589c:	2600      	movs	r6, #0
 800589e:	9000      	str	r0, [sp, #0]
 80058a0:	9101      	str	r1, [sp, #4]
 80058a2:	68a5      	ldr	r5, [r4, #8]
 80058a4:	6867      	ldr	r7, [r4, #4]
 80058a6:	3f01      	subs	r7, #1
 80058a8:	d504      	bpl.n	80058b4 <_fwalk_sglue+0x1c>
 80058aa:	6824      	ldr	r4, [r4, #0]
 80058ac:	2c00      	cmp	r4, #0
 80058ae:	d1f8      	bne.n	80058a2 <_fwalk_sglue+0xa>
 80058b0:	0030      	movs	r0, r6
 80058b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058b4:	89ab      	ldrh	r3, [r5, #12]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d908      	bls.n	80058cc <_fwalk_sglue+0x34>
 80058ba:	220e      	movs	r2, #14
 80058bc:	5eab      	ldrsh	r3, [r5, r2]
 80058be:	3301      	adds	r3, #1
 80058c0:	d004      	beq.n	80058cc <_fwalk_sglue+0x34>
 80058c2:	0029      	movs	r1, r5
 80058c4:	9800      	ldr	r0, [sp, #0]
 80058c6:	9b01      	ldr	r3, [sp, #4]
 80058c8:	4798      	blx	r3
 80058ca:	4306      	orrs	r6, r0
 80058cc:	3568      	adds	r5, #104	; 0x68
 80058ce:	e7ea      	b.n	80058a6 <_fwalk_sglue+0xe>

080058d0 <iprintf>:
 80058d0:	b40f      	push	{r0, r1, r2, r3}
 80058d2:	b507      	push	{r0, r1, r2, lr}
 80058d4:	4905      	ldr	r1, [pc, #20]	; (80058ec <iprintf+0x1c>)
 80058d6:	ab04      	add	r3, sp, #16
 80058d8:	6808      	ldr	r0, [r1, #0]
 80058da:	cb04      	ldmia	r3!, {r2}
 80058dc:	6881      	ldr	r1, [r0, #8]
 80058de:	9301      	str	r3, [sp, #4]
 80058e0:	f000 fa62 	bl	8005da8 <_vfiprintf_r>
 80058e4:	b003      	add	sp, #12
 80058e6:	bc08      	pop	{r3}
 80058e8:	b004      	add	sp, #16
 80058ea:	4718      	bx	r3
 80058ec:	20000078 	.word	0x20000078

080058f0 <__sread>:
 80058f0:	b570      	push	{r4, r5, r6, lr}
 80058f2:	000c      	movs	r4, r1
 80058f4:	250e      	movs	r5, #14
 80058f6:	5f49      	ldrsh	r1, [r1, r5]
 80058f8:	f000 f8d2 	bl	8005aa0 <_read_r>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	db03      	blt.n	8005908 <__sread+0x18>
 8005900:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005902:	181b      	adds	r3, r3, r0
 8005904:	6563      	str	r3, [r4, #84]	; 0x54
 8005906:	bd70      	pop	{r4, r5, r6, pc}
 8005908:	89a3      	ldrh	r3, [r4, #12]
 800590a:	4a02      	ldr	r2, [pc, #8]	; (8005914 <__sread+0x24>)
 800590c:	4013      	ands	r3, r2
 800590e:	81a3      	strh	r3, [r4, #12]
 8005910:	e7f9      	b.n	8005906 <__sread+0x16>
 8005912:	46c0      	nop			; (mov r8, r8)
 8005914:	ffffefff 	.word	0xffffefff

08005918 <__swrite>:
 8005918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800591a:	001f      	movs	r7, r3
 800591c:	898b      	ldrh	r3, [r1, #12]
 800591e:	0005      	movs	r5, r0
 8005920:	000c      	movs	r4, r1
 8005922:	0016      	movs	r6, r2
 8005924:	05db      	lsls	r3, r3, #23
 8005926:	d505      	bpl.n	8005934 <__swrite+0x1c>
 8005928:	230e      	movs	r3, #14
 800592a:	5ec9      	ldrsh	r1, [r1, r3]
 800592c:	2200      	movs	r2, #0
 800592e:	2302      	movs	r3, #2
 8005930:	f000 f8a2 	bl	8005a78 <_lseek_r>
 8005934:	89a3      	ldrh	r3, [r4, #12]
 8005936:	4a05      	ldr	r2, [pc, #20]	; (800594c <__swrite+0x34>)
 8005938:	0028      	movs	r0, r5
 800593a:	4013      	ands	r3, r2
 800593c:	81a3      	strh	r3, [r4, #12]
 800593e:	0032      	movs	r2, r6
 8005940:	230e      	movs	r3, #14
 8005942:	5ee1      	ldrsh	r1, [r4, r3]
 8005944:	003b      	movs	r3, r7
 8005946:	f000 f8bf 	bl	8005ac8 <_write_r>
 800594a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800594c:	ffffefff 	.word	0xffffefff

08005950 <__sseek>:
 8005950:	b570      	push	{r4, r5, r6, lr}
 8005952:	000c      	movs	r4, r1
 8005954:	250e      	movs	r5, #14
 8005956:	5f49      	ldrsh	r1, [r1, r5]
 8005958:	f000 f88e 	bl	8005a78 <_lseek_r>
 800595c:	89a3      	ldrh	r3, [r4, #12]
 800595e:	1c42      	adds	r2, r0, #1
 8005960:	d103      	bne.n	800596a <__sseek+0x1a>
 8005962:	4a05      	ldr	r2, [pc, #20]	; (8005978 <__sseek+0x28>)
 8005964:	4013      	ands	r3, r2
 8005966:	81a3      	strh	r3, [r4, #12]
 8005968:	bd70      	pop	{r4, r5, r6, pc}
 800596a:	2280      	movs	r2, #128	; 0x80
 800596c:	0152      	lsls	r2, r2, #5
 800596e:	4313      	orrs	r3, r2
 8005970:	81a3      	strh	r3, [r4, #12]
 8005972:	6560      	str	r0, [r4, #84]	; 0x54
 8005974:	e7f8      	b.n	8005968 <__sseek+0x18>
 8005976:	46c0      	nop			; (mov r8, r8)
 8005978:	ffffefff 	.word	0xffffefff

0800597c <__sclose>:
 800597c:	b510      	push	{r4, lr}
 800597e:	230e      	movs	r3, #14
 8005980:	5ec9      	ldrsh	r1, [r1, r3]
 8005982:	f000 f809 	bl	8005998 <_close_r>
 8005986:	bd10      	pop	{r4, pc}

08005988 <memset>:
 8005988:	0003      	movs	r3, r0
 800598a:	1882      	adds	r2, r0, r2
 800598c:	4293      	cmp	r3, r2
 800598e:	d100      	bne.n	8005992 <memset+0xa>
 8005990:	4770      	bx	lr
 8005992:	7019      	strb	r1, [r3, #0]
 8005994:	3301      	adds	r3, #1
 8005996:	e7f9      	b.n	800598c <memset+0x4>

08005998 <_close_r>:
 8005998:	2300      	movs	r3, #0
 800599a:	b570      	push	{r4, r5, r6, lr}
 800599c:	4d06      	ldr	r5, [pc, #24]	; (80059b8 <_close_r+0x20>)
 800599e:	0004      	movs	r4, r0
 80059a0:	0008      	movs	r0, r1
 80059a2:	602b      	str	r3, [r5, #0]
 80059a4:	f7fb fb51 	bl	800104a <_close>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d103      	bne.n	80059b4 <_close_r+0x1c>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d000      	beq.n	80059b4 <_close_r+0x1c>
 80059b2:	6023      	str	r3, [r4, #0]
 80059b4:	bd70      	pop	{r4, r5, r6, pc}
 80059b6:	46c0      	nop			; (mov r8, r8)
 80059b8:	2000132c 	.word	0x2000132c

080059bc <_reclaim_reent>:
 80059bc:	4b2d      	ldr	r3, [pc, #180]	; (8005a74 <_reclaim_reent+0xb8>)
 80059be:	b570      	push	{r4, r5, r6, lr}
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	0004      	movs	r4, r0
 80059c4:	4283      	cmp	r3, r0
 80059c6:	d042      	beq.n	8005a4e <_reclaim_reent+0x92>
 80059c8:	69c3      	ldr	r3, [r0, #28]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00a      	beq.n	80059e4 <_reclaim_reent+0x28>
 80059ce:	2500      	movs	r5, #0
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	42ab      	cmp	r3, r5
 80059d4:	d140      	bne.n	8005a58 <_reclaim_reent+0x9c>
 80059d6:	69e3      	ldr	r3, [r4, #28]
 80059d8:	6819      	ldr	r1, [r3, #0]
 80059da:	2900      	cmp	r1, #0
 80059dc:	d002      	beq.n	80059e4 <_reclaim_reent+0x28>
 80059de:	0020      	movs	r0, r4
 80059e0:	f000 f8bc 	bl	8005b5c <_free_r>
 80059e4:	6961      	ldr	r1, [r4, #20]
 80059e6:	2900      	cmp	r1, #0
 80059e8:	d002      	beq.n	80059f0 <_reclaim_reent+0x34>
 80059ea:	0020      	movs	r0, r4
 80059ec:	f000 f8b6 	bl	8005b5c <_free_r>
 80059f0:	69e1      	ldr	r1, [r4, #28]
 80059f2:	2900      	cmp	r1, #0
 80059f4:	d002      	beq.n	80059fc <_reclaim_reent+0x40>
 80059f6:	0020      	movs	r0, r4
 80059f8:	f000 f8b0 	bl	8005b5c <_free_r>
 80059fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80059fe:	2900      	cmp	r1, #0
 8005a00:	d002      	beq.n	8005a08 <_reclaim_reent+0x4c>
 8005a02:	0020      	movs	r0, r4
 8005a04:	f000 f8aa 	bl	8005b5c <_free_r>
 8005a08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a0a:	2900      	cmp	r1, #0
 8005a0c:	d002      	beq.n	8005a14 <_reclaim_reent+0x58>
 8005a0e:	0020      	movs	r0, r4
 8005a10:	f000 f8a4 	bl	8005b5c <_free_r>
 8005a14:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005a16:	2900      	cmp	r1, #0
 8005a18:	d002      	beq.n	8005a20 <_reclaim_reent+0x64>
 8005a1a:	0020      	movs	r0, r4
 8005a1c:	f000 f89e 	bl	8005b5c <_free_r>
 8005a20:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005a22:	2900      	cmp	r1, #0
 8005a24:	d002      	beq.n	8005a2c <_reclaim_reent+0x70>
 8005a26:	0020      	movs	r0, r4
 8005a28:	f000 f898 	bl	8005b5c <_free_r>
 8005a2c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005a2e:	2900      	cmp	r1, #0
 8005a30:	d002      	beq.n	8005a38 <_reclaim_reent+0x7c>
 8005a32:	0020      	movs	r0, r4
 8005a34:	f000 f892 	bl	8005b5c <_free_r>
 8005a38:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005a3a:	2900      	cmp	r1, #0
 8005a3c:	d002      	beq.n	8005a44 <_reclaim_reent+0x88>
 8005a3e:	0020      	movs	r0, r4
 8005a40:	f000 f88c 	bl	8005b5c <_free_r>
 8005a44:	6a23      	ldr	r3, [r4, #32]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <_reclaim_reent+0x92>
 8005a4a:	0020      	movs	r0, r4
 8005a4c:	4798      	blx	r3
 8005a4e:	bd70      	pop	{r4, r5, r6, pc}
 8005a50:	5949      	ldr	r1, [r1, r5]
 8005a52:	2900      	cmp	r1, #0
 8005a54:	d108      	bne.n	8005a68 <_reclaim_reent+0xac>
 8005a56:	3504      	adds	r5, #4
 8005a58:	69e3      	ldr	r3, [r4, #28]
 8005a5a:	68d9      	ldr	r1, [r3, #12]
 8005a5c:	2d80      	cmp	r5, #128	; 0x80
 8005a5e:	d1f7      	bne.n	8005a50 <_reclaim_reent+0x94>
 8005a60:	0020      	movs	r0, r4
 8005a62:	f000 f87b 	bl	8005b5c <_free_r>
 8005a66:	e7b6      	b.n	80059d6 <_reclaim_reent+0x1a>
 8005a68:	680e      	ldr	r6, [r1, #0]
 8005a6a:	0020      	movs	r0, r4
 8005a6c:	f000 f876 	bl	8005b5c <_free_r>
 8005a70:	0031      	movs	r1, r6
 8005a72:	e7ee      	b.n	8005a52 <_reclaim_reent+0x96>
 8005a74:	20000078 	.word	0x20000078

08005a78 <_lseek_r>:
 8005a78:	b570      	push	{r4, r5, r6, lr}
 8005a7a:	0004      	movs	r4, r0
 8005a7c:	0008      	movs	r0, r1
 8005a7e:	0011      	movs	r1, r2
 8005a80:	001a      	movs	r2, r3
 8005a82:	2300      	movs	r3, #0
 8005a84:	4d05      	ldr	r5, [pc, #20]	; (8005a9c <_lseek_r+0x24>)
 8005a86:	602b      	str	r3, [r5, #0]
 8005a88:	f7fb fb00 	bl	800108c <_lseek>
 8005a8c:	1c43      	adds	r3, r0, #1
 8005a8e:	d103      	bne.n	8005a98 <_lseek_r+0x20>
 8005a90:	682b      	ldr	r3, [r5, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d000      	beq.n	8005a98 <_lseek_r+0x20>
 8005a96:	6023      	str	r3, [r4, #0]
 8005a98:	bd70      	pop	{r4, r5, r6, pc}
 8005a9a:	46c0      	nop			; (mov r8, r8)
 8005a9c:	2000132c 	.word	0x2000132c

08005aa0 <_read_r>:
 8005aa0:	b570      	push	{r4, r5, r6, lr}
 8005aa2:	0004      	movs	r4, r0
 8005aa4:	0008      	movs	r0, r1
 8005aa6:	0011      	movs	r1, r2
 8005aa8:	001a      	movs	r2, r3
 8005aaa:	2300      	movs	r3, #0
 8005aac:	4d05      	ldr	r5, [pc, #20]	; (8005ac4 <_read_r+0x24>)
 8005aae:	602b      	str	r3, [r5, #0]
 8005ab0:	f7fb faae 	bl	8001010 <_read>
 8005ab4:	1c43      	adds	r3, r0, #1
 8005ab6:	d103      	bne.n	8005ac0 <_read_r+0x20>
 8005ab8:	682b      	ldr	r3, [r5, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d000      	beq.n	8005ac0 <_read_r+0x20>
 8005abe:	6023      	str	r3, [r4, #0]
 8005ac0:	bd70      	pop	{r4, r5, r6, pc}
 8005ac2:	46c0      	nop			; (mov r8, r8)
 8005ac4:	2000132c 	.word	0x2000132c

08005ac8 <_write_r>:
 8005ac8:	b570      	push	{r4, r5, r6, lr}
 8005aca:	0004      	movs	r4, r0
 8005acc:	0008      	movs	r0, r1
 8005ace:	0011      	movs	r1, r2
 8005ad0:	001a      	movs	r2, r3
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	4d05      	ldr	r5, [pc, #20]	; (8005aec <_write_r+0x24>)
 8005ad6:	602b      	str	r3, [r5, #0]
 8005ad8:	f7fa fdd8 	bl	800068c <_write>
 8005adc:	1c43      	adds	r3, r0, #1
 8005ade:	d103      	bne.n	8005ae8 <_write_r+0x20>
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d000      	beq.n	8005ae8 <_write_r+0x20>
 8005ae6:	6023      	str	r3, [r4, #0]
 8005ae8:	bd70      	pop	{r4, r5, r6, pc}
 8005aea:	46c0      	nop			; (mov r8, r8)
 8005aec:	2000132c 	.word	0x2000132c

08005af0 <__errno>:
 8005af0:	4b01      	ldr	r3, [pc, #4]	; (8005af8 <__errno+0x8>)
 8005af2:	6818      	ldr	r0, [r3, #0]
 8005af4:	4770      	bx	lr
 8005af6:	46c0      	nop			; (mov r8, r8)
 8005af8:	20000078 	.word	0x20000078

08005afc <__libc_init_array>:
 8005afc:	b570      	push	{r4, r5, r6, lr}
 8005afe:	2600      	movs	r6, #0
 8005b00:	4c0c      	ldr	r4, [pc, #48]	; (8005b34 <__libc_init_array+0x38>)
 8005b02:	4d0d      	ldr	r5, [pc, #52]	; (8005b38 <__libc_init_array+0x3c>)
 8005b04:	1b64      	subs	r4, r4, r5
 8005b06:	10a4      	asrs	r4, r4, #2
 8005b08:	42a6      	cmp	r6, r4
 8005b0a:	d109      	bne.n	8005b20 <__libc_init_array+0x24>
 8005b0c:	2600      	movs	r6, #0
 8005b0e:	f000 fdeb 	bl	80066e8 <_init>
 8005b12:	4c0a      	ldr	r4, [pc, #40]	; (8005b3c <__libc_init_array+0x40>)
 8005b14:	4d0a      	ldr	r5, [pc, #40]	; (8005b40 <__libc_init_array+0x44>)
 8005b16:	1b64      	subs	r4, r4, r5
 8005b18:	10a4      	asrs	r4, r4, #2
 8005b1a:	42a6      	cmp	r6, r4
 8005b1c:	d105      	bne.n	8005b2a <__libc_init_array+0x2e>
 8005b1e:	bd70      	pop	{r4, r5, r6, pc}
 8005b20:	00b3      	lsls	r3, r6, #2
 8005b22:	58eb      	ldr	r3, [r5, r3]
 8005b24:	4798      	blx	r3
 8005b26:	3601      	adds	r6, #1
 8005b28:	e7ee      	b.n	8005b08 <__libc_init_array+0xc>
 8005b2a:	00b3      	lsls	r3, r6, #2
 8005b2c:	58eb      	ldr	r3, [r5, r3]
 8005b2e:	4798      	blx	r3
 8005b30:	3601      	adds	r6, #1
 8005b32:	e7f2      	b.n	8005b1a <__libc_init_array+0x1e>
 8005b34:	0800682c 	.word	0x0800682c
 8005b38:	0800682c 	.word	0x0800682c
 8005b3c:	08006830 	.word	0x08006830
 8005b40:	0800682c 	.word	0x0800682c

08005b44 <__retarget_lock_acquire_recursive>:
 8005b44:	4770      	bx	lr

08005b46 <__retarget_lock_release_recursive>:
 8005b46:	4770      	bx	lr

08005b48 <memcpy>:
 8005b48:	2300      	movs	r3, #0
 8005b4a:	b510      	push	{r4, lr}
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d100      	bne.n	8005b52 <memcpy+0xa>
 8005b50:	bd10      	pop	{r4, pc}
 8005b52:	5ccc      	ldrb	r4, [r1, r3]
 8005b54:	54c4      	strb	r4, [r0, r3]
 8005b56:	3301      	adds	r3, #1
 8005b58:	e7f8      	b.n	8005b4c <memcpy+0x4>
	...

08005b5c <_free_r>:
 8005b5c:	b570      	push	{r4, r5, r6, lr}
 8005b5e:	0005      	movs	r5, r0
 8005b60:	2900      	cmp	r1, #0
 8005b62:	d010      	beq.n	8005b86 <_free_r+0x2a>
 8005b64:	1f0c      	subs	r4, r1, #4
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	da00      	bge.n	8005b6e <_free_r+0x12>
 8005b6c:	18e4      	adds	r4, r4, r3
 8005b6e:	0028      	movs	r0, r5
 8005b70:	f000 f8e2 	bl	8005d38 <__malloc_lock>
 8005b74:	4a1d      	ldr	r2, [pc, #116]	; (8005bec <_free_r+0x90>)
 8005b76:	6813      	ldr	r3, [r2, #0]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d105      	bne.n	8005b88 <_free_r+0x2c>
 8005b7c:	6063      	str	r3, [r4, #4]
 8005b7e:	6014      	str	r4, [r2, #0]
 8005b80:	0028      	movs	r0, r5
 8005b82:	f000 f8e1 	bl	8005d48 <__malloc_unlock>
 8005b86:	bd70      	pop	{r4, r5, r6, pc}
 8005b88:	42a3      	cmp	r3, r4
 8005b8a:	d908      	bls.n	8005b9e <_free_r+0x42>
 8005b8c:	6820      	ldr	r0, [r4, #0]
 8005b8e:	1821      	adds	r1, r4, r0
 8005b90:	428b      	cmp	r3, r1
 8005b92:	d1f3      	bne.n	8005b7c <_free_r+0x20>
 8005b94:	6819      	ldr	r1, [r3, #0]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	1809      	adds	r1, r1, r0
 8005b9a:	6021      	str	r1, [r4, #0]
 8005b9c:	e7ee      	b.n	8005b7c <_free_r+0x20>
 8005b9e:	001a      	movs	r2, r3
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <_free_r+0x4e>
 8005ba6:	42a3      	cmp	r3, r4
 8005ba8:	d9f9      	bls.n	8005b9e <_free_r+0x42>
 8005baa:	6811      	ldr	r1, [r2, #0]
 8005bac:	1850      	adds	r0, r2, r1
 8005bae:	42a0      	cmp	r0, r4
 8005bb0:	d10b      	bne.n	8005bca <_free_r+0x6e>
 8005bb2:	6820      	ldr	r0, [r4, #0]
 8005bb4:	1809      	adds	r1, r1, r0
 8005bb6:	1850      	adds	r0, r2, r1
 8005bb8:	6011      	str	r1, [r2, #0]
 8005bba:	4283      	cmp	r3, r0
 8005bbc:	d1e0      	bne.n	8005b80 <_free_r+0x24>
 8005bbe:	6818      	ldr	r0, [r3, #0]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	1841      	adds	r1, r0, r1
 8005bc4:	6011      	str	r1, [r2, #0]
 8005bc6:	6053      	str	r3, [r2, #4]
 8005bc8:	e7da      	b.n	8005b80 <_free_r+0x24>
 8005bca:	42a0      	cmp	r0, r4
 8005bcc:	d902      	bls.n	8005bd4 <_free_r+0x78>
 8005bce:	230c      	movs	r3, #12
 8005bd0:	602b      	str	r3, [r5, #0]
 8005bd2:	e7d5      	b.n	8005b80 <_free_r+0x24>
 8005bd4:	6820      	ldr	r0, [r4, #0]
 8005bd6:	1821      	adds	r1, r4, r0
 8005bd8:	428b      	cmp	r3, r1
 8005bda:	d103      	bne.n	8005be4 <_free_r+0x88>
 8005bdc:	6819      	ldr	r1, [r3, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	1809      	adds	r1, r1, r0
 8005be2:	6021      	str	r1, [r4, #0]
 8005be4:	6063      	str	r3, [r4, #4]
 8005be6:	6054      	str	r4, [r2, #4]
 8005be8:	e7ca      	b.n	8005b80 <_free_r+0x24>
 8005bea:	46c0      	nop			; (mov r8, r8)
 8005bec:	20001334 	.word	0x20001334

08005bf0 <sbrk_aligned>:
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	4e0f      	ldr	r6, [pc, #60]	; (8005c30 <sbrk_aligned+0x40>)
 8005bf4:	000d      	movs	r5, r1
 8005bf6:	6831      	ldr	r1, [r6, #0]
 8005bf8:	0004      	movs	r4, r0
 8005bfa:	2900      	cmp	r1, #0
 8005bfc:	d102      	bne.n	8005c04 <sbrk_aligned+0x14>
 8005bfe:	f000 fccb 	bl	8006598 <_sbrk_r>
 8005c02:	6030      	str	r0, [r6, #0]
 8005c04:	0029      	movs	r1, r5
 8005c06:	0020      	movs	r0, r4
 8005c08:	f000 fcc6 	bl	8006598 <_sbrk_r>
 8005c0c:	1c43      	adds	r3, r0, #1
 8005c0e:	d00a      	beq.n	8005c26 <sbrk_aligned+0x36>
 8005c10:	2303      	movs	r3, #3
 8005c12:	1cc5      	adds	r5, r0, #3
 8005c14:	439d      	bics	r5, r3
 8005c16:	42a8      	cmp	r0, r5
 8005c18:	d007      	beq.n	8005c2a <sbrk_aligned+0x3a>
 8005c1a:	1a29      	subs	r1, r5, r0
 8005c1c:	0020      	movs	r0, r4
 8005c1e:	f000 fcbb 	bl	8006598 <_sbrk_r>
 8005c22:	3001      	adds	r0, #1
 8005c24:	d101      	bne.n	8005c2a <sbrk_aligned+0x3a>
 8005c26:	2501      	movs	r5, #1
 8005c28:	426d      	negs	r5, r5
 8005c2a:	0028      	movs	r0, r5
 8005c2c:	bd70      	pop	{r4, r5, r6, pc}
 8005c2e:	46c0      	nop			; (mov r8, r8)
 8005c30:	20001338 	.word	0x20001338

08005c34 <_malloc_r>:
 8005c34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c36:	2203      	movs	r2, #3
 8005c38:	1ccb      	adds	r3, r1, #3
 8005c3a:	4393      	bics	r3, r2
 8005c3c:	3308      	adds	r3, #8
 8005c3e:	0006      	movs	r6, r0
 8005c40:	001f      	movs	r7, r3
 8005c42:	2b0c      	cmp	r3, #12
 8005c44:	d238      	bcs.n	8005cb8 <_malloc_r+0x84>
 8005c46:	270c      	movs	r7, #12
 8005c48:	42b9      	cmp	r1, r7
 8005c4a:	d837      	bhi.n	8005cbc <_malloc_r+0x88>
 8005c4c:	0030      	movs	r0, r6
 8005c4e:	f000 f873 	bl	8005d38 <__malloc_lock>
 8005c52:	4b38      	ldr	r3, [pc, #224]	; (8005d34 <_malloc_r+0x100>)
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	001c      	movs	r4, r3
 8005c5a:	2c00      	cmp	r4, #0
 8005c5c:	d133      	bne.n	8005cc6 <_malloc_r+0x92>
 8005c5e:	0039      	movs	r1, r7
 8005c60:	0030      	movs	r0, r6
 8005c62:	f7ff ffc5 	bl	8005bf0 <sbrk_aligned>
 8005c66:	0004      	movs	r4, r0
 8005c68:	1c43      	adds	r3, r0, #1
 8005c6a:	d15e      	bne.n	8005d2a <_malloc_r+0xf6>
 8005c6c:	9b00      	ldr	r3, [sp, #0]
 8005c6e:	681c      	ldr	r4, [r3, #0]
 8005c70:	0025      	movs	r5, r4
 8005c72:	2d00      	cmp	r5, #0
 8005c74:	d14e      	bne.n	8005d14 <_malloc_r+0xe0>
 8005c76:	2c00      	cmp	r4, #0
 8005c78:	d051      	beq.n	8005d1e <_malloc_r+0xea>
 8005c7a:	6823      	ldr	r3, [r4, #0]
 8005c7c:	0029      	movs	r1, r5
 8005c7e:	18e3      	adds	r3, r4, r3
 8005c80:	0030      	movs	r0, r6
 8005c82:	9301      	str	r3, [sp, #4]
 8005c84:	f000 fc88 	bl	8006598 <_sbrk_r>
 8005c88:	9b01      	ldr	r3, [sp, #4]
 8005c8a:	4283      	cmp	r3, r0
 8005c8c:	d147      	bne.n	8005d1e <_malloc_r+0xea>
 8005c8e:	6823      	ldr	r3, [r4, #0]
 8005c90:	0030      	movs	r0, r6
 8005c92:	1aff      	subs	r7, r7, r3
 8005c94:	0039      	movs	r1, r7
 8005c96:	f7ff ffab 	bl	8005bf0 <sbrk_aligned>
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	d03f      	beq.n	8005d1e <_malloc_r+0xea>
 8005c9e:	6823      	ldr	r3, [r4, #0]
 8005ca0:	19db      	adds	r3, r3, r7
 8005ca2:	6023      	str	r3, [r4, #0]
 8005ca4:	9b00      	ldr	r3, [sp, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d040      	beq.n	8005d2e <_malloc_r+0xfa>
 8005cac:	685a      	ldr	r2, [r3, #4]
 8005cae:	42a2      	cmp	r2, r4
 8005cb0:	d133      	bne.n	8005d1a <_malloc_r+0xe6>
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	605a      	str	r2, [r3, #4]
 8005cb6:	e014      	b.n	8005ce2 <_malloc_r+0xae>
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	dac5      	bge.n	8005c48 <_malloc_r+0x14>
 8005cbc:	230c      	movs	r3, #12
 8005cbe:	2500      	movs	r5, #0
 8005cc0:	6033      	str	r3, [r6, #0]
 8005cc2:	0028      	movs	r0, r5
 8005cc4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cc6:	6821      	ldr	r1, [r4, #0]
 8005cc8:	1bc9      	subs	r1, r1, r7
 8005cca:	d420      	bmi.n	8005d0e <_malloc_r+0xda>
 8005ccc:	290b      	cmp	r1, #11
 8005cce:	d918      	bls.n	8005d02 <_malloc_r+0xce>
 8005cd0:	19e2      	adds	r2, r4, r7
 8005cd2:	6027      	str	r7, [r4, #0]
 8005cd4:	42a3      	cmp	r3, r4
 8005cd6:	d112      	bne.n	8005cfe <_malloc_r+0xca>
 8005cd8:	9b00      	ldr	r3, [sp, #0]
 8005cda:	601a      	str	r2, [r3, #0]
 8005cdc:	6863      	ldr	r3, [r4, #4]
 8005cde:	6011      	str	r1, [r2, #0]
 8005ce0:	6053      	str	r3, [r2, #4]
 8005ce2:	0030      	movs	r0, r6
 8005ce4:	0025      	movs	r5, r4
 8005ce6:	f000 f82f 	bl	8005d48 <__malloc_unlock>
 8005cea:	2207      	movs	r2, #7
 8005cec:	350b      	adds	r5, #11
 8005cee:	1d23      	adds	r3, r4, #4
 8005cf0:	4395      	bics	r5, r2
 8005cf2:	1aea      	subs	r2, r5, r3
 8005cf4:	429d      	cmp	r5, r3
 8005cf6:	d0e4      	beq.n	8005cc2 <_malloc_r+0x8e>
 8005cf8:	1b5b      	subs	r3, r3, r5
 8005cfa:	50a3      	str	r3, [r4, r2]
 8005cfc:	e7e1      	b.n	8005cc2 <_malloc_r+0x8e>
 8005cfe:	605a      	str	r2, [r3, #4]
 8005d00:	e7ec      	b.n	8005cdc <_malloc_r+0xa8>
 8005d02:	6862      	ldr	r2, [r4, #4]
 8005d04:	42a3      	cmp	r3, r4
 8005d06:	d1d5      	bne.n	8005cb4 <_malloc_r+0x80>
 8005d08:	9b00      	ldr	r3, [sp, #0]
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	e7e9      	b.n	8005ce2 <_malloc_r+0xae>
 8005d0e:	0023      	movs	r3, r4
 8005d10:	6864      	ldr	r4, [r4, #4]
 8005d12:	e7a2      	b.n	8005c5a <_malloc_r+0x26>
 8005d14:	002c      	movs	r4, r5
 8005d16:	686d      	ldr	r5, [r5, #4]
 8005d18:	e7ab      	b.n	8005c72 <_malloc_r+0x3e>
 8005d1a:	0013      	movs	r3, r2
 8005d1c:	e7c4      	b.n	8005ca8 <_malloc_r+0x74>
 8005d1e:	230c      	movs	r3, #12
 8005d20:	0030      	movs	r0, r6
 8005d22:	6033      	str	r3, [r6, #0]
 8005d24:	f000 f810 	bl	8005d48 <__malloc_unlock>
 8005d28:	e7cb      	b.n	8005cc2 <_malloc_r+0x8e>
 8005d2a:	6027      	str	r7, [r4, #0]
 8005d2c:	e7d9      	b.n	8005ce2 <_malloc_r+0xae>
 8005d2e:	605b      	str	r3, [r3, #4]
 8005d30:	deff      	udf	#255	; 0xff
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	20001334 	.word	0x20001334

08005d38 <__malloc_lock>:
 8005d38:	b510      	push	{r4, lr}
 8005d3a:	4802      	ldr	r0, [pc, #8]	; (8005d44 <__malloc_lock+0xc>)
 8005d3c:	f7ff ff02 	bl	8005b44 <__retarget_lock_acquire_recursive>
 8005d40:	bd10      	pop	{r4, pc}
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	20001330 	.word	0x20001330

08005d48 <__malloc_unlock>:
 8005d48:	b510      	push	{r4, lr}
 8005d4a:	4802      	ldr	r0, [pc, #8]	; (8005d54 <__malloc_unlock+0xc>)
 8005d4c:	f7ff fefb 	bl	8005b46 <__retarget_lock_release_recursive>
 8005d50:	bd10      	pop	{r4, pc}
 8005d52:	46c0      	nop			; (mov r8, r8)
 8005d54:	20001330 	.word	0x20001330

08005d58 <__sfputc_r>:
 8005d58:	6893      	ldr	r3, [r2, #8]
 8005d5a:	b510      	push	{r4, lr}
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	6093      	str	r3, [r2, #8]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	da04      	bge.n	8005d6e <__sfputc_r+0x16>
 8005d64:	6994      	ldr	r4, [r2, #24]
 8005d66:	42a3      	cmp	r3, r4
 8005d68:	db07      	blt.n	8005d7a <__sfputc_r+0x22>
 8005d6a:	290a      	cmp	r1, #10
 8005d6c:	d005      	beq.n	8005d7a <__sfputc_r+0x22>
 8005d6e:	6813      	ldr	r3, [r2, #0]
 8005d70:	1c58      	adds	r0, r3, #1
 8005d72:	6010      	str	r0, [r2, #0]
 8005d74:	7019      	strb	r1, [r3, #0]
 8005d76:	0008      	movs	r0, r1
 8005d78:	bd10      	pop	{r4, pc}
 8005d7a:	f000 fb66 	bl	800644a <__swbuf_r>
 8005d7e:	0001      	movs	r1, r0
 8005d80:	e7f9      	b.n	8005d76 <__sfputc_r+0x1e>

08005d82 <__sfputs_r>:
 8005d82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d84:	0006      	movs	r6, r0
 8005d86:	000f      	movs	r7, r1
 8005d88:	0014      	movs	r4, r2
 8005d8a:	18d5      	adds	r5, r2, r3
 8005d8c:	42ac      	cmp	r4, r5
 8005d8e:	d101      	bne.n	8005d94 <__sfputs_r+0x12>
 8005d90:	2000      	movs	r0, #0
 8005d92:	e007      	b.n	8005da4 <__sfputs_r+0x22>
 8005d94:	7821      	ldrb	r1, [r4, #0]
 8005d96:	003a      	movs	r2, r7
 8005d98:	0030      	movs	r0, r6
 8005d9a:	f7ff ffdd 	bl	8005d58 <__sfputc_r>
 8005d9e:	3401      	adds	r4, #1
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d1f3      	bne.n	8005d8c <__sfputs_r+0xa>
 8005da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005da8 <_vfiprintf_r>:
 8005da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005daa:	b0a1      	sub	sp, #132	; 0x84
 8005dac:	000f      	movs	r7, r1
 8005dae:	0015      	movs	r5, r2
 8005db0:	001e      	movs	r6, r3
 8005db2:	9003      	str	r0, [sp, #12]
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d004      	beq.n	8005dc2 <_vfiprintf_r+0x1a>
 8005db8:	6a03      	ldr	r3, [r0, #32]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d101      	bne.n	8005dc2 <_vfiprintf_r+0x1a>
 8005dbe:	f7ff fd53 	bl	8005868 <__sinit>
 8005dc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dc4:	07db      	lsls	r3, r3, #31
 8005dc6:	d405      	bmi.n	8005dd4 <_vfiprintf_r+0x2c>
 8005dc8:	89bb      	ldrh	r3, [r7, #12]
 8005dca:	059b      	lsls	r3, r3, #22
 8005dcc:	d402      	bmi.n	8005dd4 <_vfiprintf_r+0x2c>
 8005dce:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005dd0:	f7ff feb8 	bl	8005b44 <__retarget_lock_acquire_recursive>
 8005dd4:	89bb      	ldrh	r3, [r7, #12]
 8005dd6:	071b      	lsls	r3, r3, #28
 8005dd8:	d502      	bpl.n	8005de0 <_vfiprintf_r+0x38>
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d113      	bne.n	8005e08 <_vfiprintf_r+0x60>
 8005de0:	0039      	movs	r1, r7
 8005de2:	9803      	ldr	r0, [sp, #12]
 8005de4:	f000 fb74 	bl	80064d0 <__swsetup_r>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	d00d      	beq.n	8005e08 <_vfiprintf_r+0x60>
 8005dec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dee:	07db      	lsls	r3, r3, #31
 8005df0:	d503      	bpl.n	8005dfa <_vfiprintf_r+0x52>
 8005df2:	2001      	movs	r0, #1
 8005df4:	4240      	negs	r0, r0
 8005df6:	b021      	add	sp, #132	; 0x84
 8005df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dfa:	89bb      	ldrh	r3, [r7, #12]
 8005dfc:	059b      	lsls	r3, r3, #22
 8005dfe:	d4f8      	bmi.n	8005df2 <_vfiprintf_r+0x4a>
 8005e00:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005e02:	f7ff fea0 	bl	8005b46 <__retarget_lock_release_recursive>
 8005e06:	e7f4      	b.n	8005df2 <_vfiprintf_r+0x4a>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	ac08      	add	r4, sp, #32
 8005e0c:	6163      	str	r3, [r4, #20]
 8005e0e:	3320      	adds	r3, #32
 8005e10:	7663      	strb	r3, [r4, #25]
 8005e12:	3310      	adds	r3, #16
 8005e14:	76a3      	strb	r3, [r4, #26]
 8005e16:	9607      	str	r6, [sp, #28]
 8005e18:	002e      	movs	r6, r5
 8005e1a:	7833      	ldrb	r3, [r6, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <_vfiprintf_r+0x7c>
 8005e20:	2b25      	cmp	r3, #37	; 0x25
 8005e22:	d148      	bne.n	8005eb6 <_vfiprintf_r+0x10e>
 8005e24:	1b73      	subs	r3, r6, r5
 8005e26:	9305      	str	r3, [sp, #20]
 8005e28:	42ae      	cmp	r6, r5
 8005e2a:	d00b      	beq.n	8005e44 <_vfiprintf_r+0x9c>
 8005e2c:	002a      	movs	r2, r5
 8005e2e:	0039      	movs	r1, r7
 8005e30:	9803      	ldr	r0, [sp, #12]
 8005e32:	f7ff ffa6 	bl	8005d82 <__sfputs_r>
 8005e36:	3001      	adds	r0, #1
 8005e38:	d100      	bne.n	8005e3c <_vfiprintf_r+0x94>
 8005e3a:	e0af      	b.n	8005f9c <_vfiprintf_r+0x1f4>
 8005e3c:	6963      	ldr	r3, [r4, #20]
 8005e3e:	9a05      	ldr	r2, [sp, #20]
 8005e40:	189b      	adds	r3, r3, r2
 8005e42:	6163      	str	r3, [r4, #20]
 8005e44:	7833      	ldrb	r3, [r6, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d100      	bne.n	8005e4c <_vfiprintf_r+0xa4>
 8005e4a:	e0a7      	b.n	8005f9c <_vfiprintf_r+0x1f4>
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	2300      	movs	r3, #0
 8005e50:	4252      	negs	r2, r2
 8005e52:	6062      	str	r2, [r4, #4]
 8005e54:	a904      	add	r1, sp, #16
 8005e56:	3254      	adds	r2, #84	; 0x54
 8005e58:	1852      	adds	r2, r2, r1
 8005e5a:	1c75      	adds	r5, r6, #1
 8005e5c:	6023      	str	r3, [r4, #0]
 8005e5e:	60e3      	str	r3, [r4, #12]
 8005e60:	60a3      	str	r3, [r4, #8]
 8005e62:	7013      	strb	r3, [r2, #0]
 8005e64:	65a3      	str	r3, [r4, #88]	; 0x58
 8005e66:	4b59      	ldr	r3, [pc, #356]	; (8005fcc <_vfiprintf_r+0x224>)
 8005e68:	2205      	movs	r2, #5
 8005e6a:	0018      	movs	r0, r3
 8005e6c:	7829      	ldrb	r1, [r5, #0]
 8005e6e:	9305      	str	r3, [sp, #20]
 8005e70:	f000 fba4 	bl	80065bc <memchr>
 8005e74:	1c6e      	adds	r6, r5, #1
 8005e76:	2800      	cmp	r0, #0
 8005e78:	d11f      	bne.n	8005eba <_vfiprintf_r+0x112>
 8005e7a:	6822      	ldr	r2, [r4, #0]
 8005e7c:	06d3      	lsls	r3, r2, #27
 8005e7e:	d504      	bpl.n	8005e8a <_vfiprintf_r+0xe2>
 8005e80:	2353      	movs	r3, #83	; 0x53
 8005e82:	a904      	add	r1, sp, #16
 8005e84:	185b      	adds	r3, r3, r1
 8005e86:	2120      	movs	r1, #32
 8005e88:	7019      	strb	r1, [r3, #0]
 8005e8a:	0713      	lsls	r3, r2, #28
 8005e8c:	d504      	bpl.n	8005e98 <_vfiprintf_r+0xf0>
 8005e8e:	2353      	movs	r3, #83	; 0x53
 8005e90:	a904      	add	r1, sp, #16
 8005e92:	185b      	adds	r3, r3, r1
 8005e94:	212b      	movs	r1, #43	; 0x2b
 8005e96:	7019      	strb	r1, [r3, #0]
 8005e98:	782b      	ldrb	r3, [r5, #0]
 8005e9a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e9c:	d016      	beq.n	8005ecc <_vfiprintf_r+0x124>
 8005e9e:	002e      	movs	r6, r5
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	200a      	movs	r0, #10
 8005ea4:	68e3      	ldr	r3, [r4, #12]
 8005ea6:	7832      	ldrb	r2, [r6, #0]
 8005ea8:	1c75      	adds	r5, r6, #1
 8005eaa:	3a30      	subs	r2, #48	; 0x30
 8005eac:	2a09      	cmp	r2, #9
 8005eae:	d94e      	bls.n	8005f4e <_vfiprintf_r+0x1a6>
 8005eb0:	2900      	cmp	r1, #0
 8005eb2:	d111      	bne.n	8005ed8 <_vfiprintf_r+0x130>
 8005eb4:	e017      	b.n	8005ee6 <_vfiprintf_r+0x13e>
 8005eb6:	3601      	adds	r6, #1
 8005eb8:	e7af      	b.n	8005e1a <_vfiprintf_r+0x72>
 8005eba:	9b05      	ldr	r3, [sp, #20]
 8005ebc:	6822      	ldr	r2, [r4, #0]
 8005ebe:	1ac0      	subs	r0, r0, r3
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	4083      	lsls	r3, r0
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	0035      	movs	r5, r6
 8005ec8:	6023      	str	r3, [r4, #0]
 8005eca:	e7cc      	b.n	8005e66 <_vfiprintf_r+0xbe>
 8005ecc:	9b07      	ldr	r3, [sp, #28]
 8005ece:	1d19      	adds	r1, r3, #4
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	9107      	str	r1, [sp, #28]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	db01      	blt.n	8005edc <_vfiprintf_r+0x134>
 8005ed8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005eda:	e004      	b.n	8005ee6 <_vfiprintf_r+0x13e>
 8005edc:	425b      	negs	r3, r3
 8005ede:	60e3      	str	r3, [r4, #12]
 8005ee0:	2302      	movs	r3, #2
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	6023      	str	r3, [r4, #0]
 8005ee6:	7833      	ldrb	r3, [r6, #0]
 8005ee8:	2b2e      	cmp	r3, #46	; 0x2e
 8005eea:	d10a      	bne.n	8005f02 <_vfiprintf_r+0x15a>
 8005eec:	7873      	ldrb	r3, [r6, #1]
 8005eee:	2b2a      	cmp	r3, #42	; 0x2a
 8005ef0:	d135      	bne.n	8005f5e <_vfiprintf_r+0x1b6>
 8005ef2:	9b07      	ldr	r3, [sp, #28]
 8005ef4:	3602      	adds	r6, #2
 8005ef6:	1d1a      	adds	r2, r3, #4
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	9207      	str	r2, [sp, #28]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	db2b      	blt.n	8005f58 <_vfiprintf_r+0x1b0>
 8005f00:	9309      	str	r3, [sp, #36]	; 0x24
 8005f02:	4d33      	ldr	r5, [pc, #204]	; (8005fd0 <_vfiprintf_r+0x228>)
 8005f04:	2203      	movs	r2, #3
 8005f06:	0028      	movs	r0, r5
 8005f08:	7831      	ldrb	r1, [r6, #0]
 8005f0a:	f000 fb57 	bl	80065bc <memchr>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d006      	beq.n	8005f20 <_vfiprintf_r+0x178>
 8005f12:	2340      	movs	r3, #64	; 0x40
 8005f14:	1b40      	subs	r0, r0, r5
 8005f16:	4083      	lsls	r3, r0
 8005f18:	6822      	ldr	r2, [r4, #0]
 8005f1a:	3601      	adds	r6, #1
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	6023      	str	r3, [r4, #0]
 8005f20:	7831      	ldrb	r1, [r6, #0]
 8005f22:	2206      	movs	r2, #6
 8005f24:	482b      	ldr	r0, [pc, #172]	; (8005fd4 <_vfiprintf_r+0x22c>)
 8005f26:	1c75      	adds	r5, r6, #1
 8005f28:	7621      	strb	r1, [r4, #24]
 8005f2a:	f000 fb47 	bl	80065bc <memchr>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d043      	beq.n	8005fba <_vfiprintf_r+0x212>
 8005f32:	4b29      	ldr	r3, [pc, #164]	; (8005fd8 <_vfiprintf_r+0x230>)
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d125      	bne.n	8005f84 <_vfiprintf_r+0x1dc>
 8005f38:	2207      	movs	r2, #7
 8005f3a:	9b07      	ldr	r3, [sp, #28]
 8005f3c:	3307      	adds	r3, #7
 8005f3e:	4393      	bics	r3, r2
 8005f40:	3308      	adds	r3, #8
 8005f42:	9307      	str	r3, [sp, #28]
 8005f44:	6963      	ldr	r3, [r4, #20]
 8005f46:	9a04      	ldr	r2, [sp, #16]
 8005f48:	189b      	adds	r3, r3, r2
 8005f4a:	6163      	str	r3, [r4, #20]
 8005f4c:	e764      	b.n	8005e18 <_vfiprintf_r+0x70>
 8005f4e:	4343      	muls	r3, r0
 8005f50:	002e      	movs	r6, r5
 8005f52:	2101      	movs	r1, #1
 8005f54:	189b      	adds	r3, r3, r2
 8005f56:	e7a6      	b.n	8005ea6 <_vfiprintf_r+0xfe>
 8005f58:	2301      	movs	r3, #1
 8005f5a:	425b      	negs	r3, r3
 8005f5c:	e7d0      	b.n	8005f00 <_vfiprintf_r+0x158>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	200a      	movs	r0, #10
 8005f62:	001a      	movs	r2, r3
 8005f64:	3601      	adds	r6, #1
 8005f66:	6063      	str	r3, [r4, #4]
 8005f68:	7831      	ldrb	r1, [r6, #0]
 8005f6a:	1c75      	adds	r5, r6, #1
 8005f6c:	3930      	subs	r1, #48	; 0x30
 8005f6e:	2909      	cmp	r1, #9
 8005f70:	d903      	bls.n	8005f7a <_vfiprintf_r+0x1d2>
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d0c5      	beq.n	8005f02 <_vfiprintf_r+0x15a>
 8005f76:	9209      	str	r2, [sp, #36]	; 0x24
 8005f78:	e7c3      	b.n	8005f02 <_vfiprintf_r+0x15a>
 8005f7a:	4342      	muls	r2, r0
 8005f7c:	002e      	movs	r6, r5
 8005f7e:	2301      	movs	r3, #1
 8005f80:	1852      	adds	r2, r2, r1
 8005f82:	e7f1      	b.n	8005f68 <_vfiprintf_r+0x1c0>
 8005f84:	aa07      	add	r2, sp, #28
 8005f86:	9200      	str	r2, [sp, #0]
 8005f88:	0021      	movs	r1, r4
 8005f8a:	003a      	movs	r2, r7
 8005f8c:	4b13      	ldr	r3, [pc, #76]	; (8005fdc <_vfiprintf_r+0x234>)
 8005f8e:	9803      	ldr	r0, [sp, #12]
 8005f90:	e000      	b.n	8005f94 <_vfiprintf_r+0x1ec>
 8005f92:	bf00      	nop
 8005f94:	9004      	str	r0, [sp, #16]
 8005f96:	9b04      	ldr	r3, [sp, #16]
 8005f98:	3301      	adds	r3, #1
 8005f9a:	d1d3      	bne.n	8005f44 <_vfiprintf_r+0x19c>
 8005f9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f9e:	07db      	lsls	r3, r3, #31
 8005fa0:	d405      	bmi.n	8005fae <_vfiprintf_r+0x206>
 8005fa2:	89bb      	ldrh	r3, [r7, #12]
 8005fa4:	059b      	lsls	r3, r3, #22
 8005fa6:	d402      	bmi.n	8005fae <_vfiprintf_r+0x206>
 8005fa8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005faa:	f7ff fdcc 	bl	8005b46 <__retarget_lock_release_recursive>
 8005fae:	89bb      	ldrh	r3, [r7, #12]
 8005fb0:	065b      	lsls	r3, r3, #25
 8005fb2:	d500      	bpl.n	8005fb6 <_vfiprintf_r+0x20e>
 8005fb4:	e71d      	b.n	8005df2 <_vfiprintf_r+0x4a>
 8005fb6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005fb8:	e71d      	b.n	8005df6 <_vfiprintf_r+0x4e>
 8005fba:	aa07      	add	r2, sp, #28
 8005fbc:	9200      	str	r2, [sp, #0]
 8005fbe:	0021      	movs	r1, r4
 8005fc0:	003a      	movs	r2, r7
 8005fc2:	4b06      	ldr	r3, [pc, #24]	; (8005fdc <_vfiprintf_r+0x234>)
 8005fc4:	9803      	ldr	r0, [sp, #12]
 8005fc6:	f000 f87b 	bl	80060c0 <_printf_i>
 8005fca:	e7e3      	b.n	8005f94 <_vfiprintf_r+0x1ec>
 8005fcc:	080067f8 	.word	0x080067f8
 8005fd0:	080067fe 	.word	0x080067fe
 8005fd4:	08006802 	.word	0x08006802
 8005fd8:	00000000 	.word	0x00000000
 8005fdc:	08005d83 	.word	0x08005d83

08005fe0 <_printf_common>:
 8005fe0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fe2:	0016      	movs	r6, r2
 8005fe4:	9301      	str	r3, [sp, #4]
 8005fe6:	688a      	ldr	r2, [r1, #8]
 8005fe8:	690b      	ldr	r3, [r1, #16]
 8005fea:	000c      	movs	r4, r1
 8005fec:	9000      	str	r0, [sp, #0]
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	da00      	bge.n	8005ff4 <_printf_common+0x14>
 8005ff2:	0013      	movs	r3, r2
 8005ff4:	0022      	movs	r2, r4
 8005ff6:	6033      	str	r3, [r6, #0]
 8005ff8:	3243      	adds	r2, #67	; 0x43
 8005ffa:	7812      	ldrb	r2, [r2, #0]
 8005ffc:	2a00      	cmp	r2, #0
 8005ffe:	d001      	beq.n	8006004 <_printf_common+0x24>
 8006000:	3301      	adds	r3, #1
 8006002:	6033      	str	r3, [r6, #0]
 8006004:	6823      	ldr	r3, [r4, #0]
 8006006:	069b      	lsls	r3, r3, #26
 8006008:	d502      	bpl.n	8006010 <_printf_common+0x30>
 800600a:	6833      	ldr	r3, [r6, #0]
 800600c:	3302      	adds	r3, #2
 800600e:	6033      	str	r3, [r6, #0]
 8006010:	6822      	ldr	r2, [r4, #0]
 8006012:	2306      	movs	r3, #6
 8006014:	0015      	movs	r5, r2
 8006016:	401d      	ands	r5, r3
 8006018:	421a      	tst	r2, r3
 800601a:	d027      	beq.n	800606c <_printf_common+0x8c>
 800601c:	0023      	movs	r3, r4
 800601e:	3343      	adds	r3, #67	; 0x43
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	1e5a      	subs	r2, r3, #1
 8006024:	4193      	sbcs	r3, r2
 8006026:	6822      	ldr	r2, [r4, #0]
 8006028:	0692      	lsls	r2, r2, #26
 800602a:	d430      	bmi.n	800608e <_printf_common+0xae>
 800602c:	0022      	movs	r2, r4
 800602e:	9901      	ldr	r1, [sp, #4]
 8006030:	9800      	ldr	r0, [sp, #0]
 8006032:	9d08      	ldr	r5, [sp, #32]
 8006034:	3243      	adds	r2, #67	; 0x43
 8006036:	47a8      	blx	r5
 8006038:	3001      	adds	r0, #1
 800603a:	d025      	beq.n	8006088 <_printf_common+0xa8>
 800603c:	2206      	movs	r2, #6
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	2500      	movs	r5, #0
 8006042:	4013      	ands	r3, r2
 8006044:	2b04      	cmp	r3, #4
 8006046:	d105      	bne.n	8006054 <_printf_common+0x74>
 8006048:	6833      	ldr	r3, [r6, #0]
 800604a:	68e5      	ldr	r5, [r4, #12]
 800604c:	1aed      	subs	r5, r5, r3
 800604e:	43eb      	mvns	r3, r5
 8006050:	17db      	asrs	r3, r3, #31
 8006052:	401d      	ands	r5, r3
 8006054:	68a3      	ldr	r3, [r4, #8]
 8006056:	6922      	ldr	r2, [r4, #16]
 8006058:	4293      	cmp	r3, r2
 800605a:	dd01      	ble.n	8006060 <_printf_common+0x80>
 800605c:	1a9b      	subs	r3, r3, r2
 800605e:	18ed      	adds	r5, r5, r3
 8006060:	2600      	movs	r6, #0
 8006062:	42b5      	cmp	r5, r6
 8006064:	d120      	bne.n	80060a8 <_printf_common+0xc8>
 8006066:	2000      	movs	r0, #0
 8006068:	e010      	b.n	800608c <_printf_common+0xac>
 800606a:	3501      	adds	r5, #1
 800606c:	68e3      	ldr	r3, [r4, #12]
 800606e:	6832      	ldr	r2, [r6, #0]
 8006070:	1a9b      	subs	r3, r3, r2
 8006072:	42ab      	cmp	r3, r5
 8006074:	ddd2      	ble.n	800601c <_printf_common+0x3c>
 8006076:	0022      	movs	r2, r4
 8006078:	2301      	movs	r3, #1
 800607a:	9901      	ldr	r1, [sp, #4]
 800607c:	9800      	ldr	r0, [sp, #0]
 800607e:	9f08      	ldr	r7, [sp, #32]
 8006080:	3219      	adds	r2, #25
 8006082:	47b8      	blx	r7
 8006084:	3001      	adds	r0, #1
 8006086:	d1f0      	bne.n	800606a <_printf_common+0x8a>
 8006088:	2001      	movs	r0, #1
 800608a:	4240      	negs	r0, r0
 800608c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800608e:	2030      	movs	r0, #48	; 0x30
 8006090:	18e1      	adds	r1, r4, r3
 8006092:	3143      	adds	r1, #67	; 0x43
 8006094:	7008      	strb	r0, [r1, #0]
 8006096:	0021      	movs	r1, r4
 8006098:	1c5a      	adds	r2, r3, #1
 800609a:	3145      	adds	r1, #69	; 0x45
 800609c:	7809      	ldrb	r1, [r1, #0]
 800609e:	18a2      	adds	r2, r4, r2
 80060a0:	3243      	adds	r2, #67	; 0x43
 80060a2:	3302      	adds	r3, #2
 80060a4:	7011      	strb	r1, [r2, #0]
 80060a6:	e7c1      	b.n	800602c <_printf_common+0x4c>
 80060a8:	0022      	movs	r2, r4
 80060aa:	2301      	movs	r3, #1
 80060ac:	9901      	ldr	r1, [sp, #4]
 80060ae:	9800      	ldr	r0, [sp, #0]
 80060b0:	9f08      	ldr	r7, [sp, #32]
 80060b2:	321a      	adds	r2, #26
 80060b4:	47b8      	blx	r7
 80060b6:	3001      	adds	r0, #1
 80060b8:	d0e6      	beq.n	8006088 <_printf_common+0xa8>
 80060ba:	3601      	adds	r6, #1
 80060bc:	e7d1      	b.n	8006062 <_printf_common+0x82>
	...

080060c0 <_printf_i>:
 80060c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060c2:	b08b      	sub	sp, #44	; 0x2c
 80060c4:	9206      	str	r2, [sp, #24]
 80060c6:	000a      	movs	r2, r1
 80060c8:	3243      	adds	r2, #67	; 0x43
 80060ca:	9307      	str	r3, [sp, #28]
 80060cc:	9005      	str	r0, [sp, #20]
 80060ce:	9204      	str	r2, [sp, #16]
 80060d0:	7e0a      	ldrb	r2, [r1, #24]
 80060d2:	000c      	movs	r4, r1
 80060d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060d6:	2a78      	cmp	r2, #120	; 0x78
 80060d8:	d809      	bhi.n	80060ee <_printf_i+0x2e>
 80060da:	2a62      	cmp	r2, #98	; 0x62
 80060dc:	d80b      	bhi.n	80060f6 <_printf_i+0x36>
 80060de:	2a00      	cmp	r2, #0
 80060e0:	d100      	bne.n	80060e4 <_printf_i+0x24>
 80060e2:	e0be      	b.n	8006262 <_printf_i+0x1a2>
 80060e4:	497c      	ldr	r1, [pc, #496]	; (80062d8 <_printf_i+0x218>)
 80060e6:	9103      	str	r1, [sp, #12]
 80060e8:	2a58      	cmp	r2, #88	; 0x58
 80060ea:	d100      	bne.n	80060ee <_printf_i+0x2e>
 80060ec:	e093      	b.n	8006216 <_printf_i+0x156>
 80060ee:	0026      	movs	r6, r4
 80060f0:	3642      	adds	r6, #66	; 0x42
 80060f2:	7032      	strb	r2, [r6, #0]
 80060f4:	e022      	b.n	800613c <_printf_i+0x7c>
 80060f6:	0010      	movs	r0, r2
 80060f8:	3863      	subs	r0, #99	; 0x63
 80060fa:	2815      	cmp	r0, #21
 80060fc:	d8f7      	bhi.n	80060ee <_printf_i+0x2e>
 80060fe:	f7fa f803 	bl	8000108 <__gnu_thumb1_case_shi>
 8006102:	0016      	.short	0x0016
 8006104:	fff6001f 	.word	0xfff6001f
 8006108:	fff6fff6 	.word	0xfff6fff6
 800610c:	001ffff6 	.word	0x001ffff6
 8006110:	fff6fff6 	.word	0xfff6fff6
 8006114:	fff6fff6 	.word	0xfff6fff6
 8006118:	003600a3 	.word	0x003600a3
 800611c:	fff60083 	.word	0xfff60083
 8006120:	00b4fff6 	.word	0x00b4fff6
 8006124:	0036fff6 	.word	0x0036fff6
 8006128:	fff6fff6 	.word	0xfff6fff6
 800612c:	0087      	.short	0x0087
 800612e:	0026      	movs	r6, r4
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	3642      	adds	r6, #66	; 0x42
 8006134:	1d11      	adds	r1, r2, #4
 8006136:	6019      	str	r1, [r3, #0]
 8006138:	6813      	ldr	r3, [r2, #0]
 800613a:	7033      	strb	r3, [r6, #0]
 800613c:	2301      	movs	r3, #1
 800613e:	e0a2      	b.n	8006286 <_printf_i+0x1c6>
 8006140:	6818      	ldr	r0, [r3, #0]
 8006142:	6809      	ldr	r1, [r1, #0]
 8006144:	1d02      	adds	r2, r0, #4
 8006146:	060d      	lsls	r5, r1, #24
 8006148:	d50b      	bpl.n	8006162 <_printf_i+0xa2>
 800614a:	6805      	ldr	r5, [r0, #0]
 800614c:	601a      	str	r2, [r3, #0]
 800614e:	2d00      	cmp	r5, #0
 8006150:	da03      	bge.n	800615a <_printf_i+0x9a>
 8006152:	232d      	movs	r3, #45	; 0x2d
 8006154:	9a04      	ldr	r2, [sp, #16]
 8006156:	426d      	negs	r5, r5
 8006158:	7013      	strb	r3, [r2, #0]
 800615a:	4b5f      	ldr	r3, [pc, #380]	; (80062d8 <_printf_i+0x218>)
 800615c:	270a      	movs	r7, #10
 800615e:	9303      	str	r3, [sp, #12]
 8006160:	e01b      	b.n	800619a <_printf_i+0xda>
 8006162:	6805      	ldr	r5, [r0, #0]
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	0649      	lsls	r1, r1, #25
 8006168:	d5f1      	bpl.n	800614e <_printf_i+0x8e>
 800616a:	b22d      	sxth	r5, r5
 800616c:	e7ef      	b.n	800614e <_printf_i+0x8e>
 800616e:	680d      	ldr	r5, [r1, #0]
 8006170:	6819      	ldr	r1, [r3, #0]
 8006172:	1d08      	adds	r0, r1, #4
 8006174:	6018      	str	r0, [r3, #0]
 8006176:	062e      	lsls	r6, r5, #24
 8006178:	d501      	bpl.n	800617e <_printf_i+0xbe>
 800617a:	680d      	ldr	r5, [r1, #0]
 800617c:	e003      	b.n	8006186 <_printf_i+0xc6>
 800617e:	066d      	lsls	r5, r5, #25
 8006180:	d5fb      	bpl.n	800617a <_printf_i+0xba>
 8006182:	680d      	ldr	r5, [r1, #0]
 8006184:	b2ad      	uxth	r5, r5
 8006186:	4b54      	ldr	r3, [pc, #336]	; (80062d8 <_printf_i+0x218>)
 8006188:	2708      	movs	r7, #8
 800618a:	9303      	str	r3, [sp, #12]
 800618c:	2a6f      	cmp	r2, #111	; 0x6f
 800618e:	d000      	beq.n	8006192 <_printf_i+0xd2>
 8006190:	3702      	adds	r7, #2
 8006192:	0023      	movs	r3, r4
 8006194:	2200      	movs	r2, #0
 8006196:	3343      	adds	r3, #67	; 0x43
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	6863      	ldr	r3, [r4, #4]
 800619c:	60a3      	str	r3, [r4, #8]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	db03      	blt.n	80061aa <_printf_i+0xea>
 80061a2:	2104      	movs	r1, #4
 80061a4:	6822      	ldr	r2, [r4, #0]
 80061a6:	438a      	bics	r2, r1
 80061a8:	6022      	str	r2, [r4, #0]
 80061aa:	2d00      	cmp	r5, #0
 80061ac:	d102      	bne.n	80061b4 <_printf_i+0xf4>
 80061ae:	9e04      	ldr	r6, [sp, #16]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00c      	beq.n	80061ce <_printf_i+0x10e>
 80061b4:	9e04      	ldr	r6, [sp, #16]
 80061b6:	0028      	movs	r0, r5
 80061b8:	0039      	movs	r1, r7
 80061ba:	f7fa f835 	bl	8000228 <__aeabi_uidivmod>
 80061be:	9b03      	ldr	r3, [sp, #12]
 80061c0:	3e01      	subs	r6, #1
 80061c2:	5c5b      	ldrb	r3, [r3, r1]
 80061c4:	7033      	strb	r3, [r6, #0]
 80061c6:	002b      	movs	r3, r5
 80061c8:	0005      	movs	r5, r0
 80061ca:	429f      	cmp	r7, r3
 80061cc:	d9f3      	bls.n	80061b6 <_printf_i+0xf6>
 80061ce:	2f08      	cmp	r7, #8
 80061d0:	d109      	bne.n	80061e6 <_printf_i+0x126>
 80061d2:	6823      	ldr	r3, [r4, #0]
 80061d4:	07db      	lsls	r3, r3, #31
 80061d6:	d506      	bpl.n	80061e6 <_printf_i+0x126>
 80061d8:	6862      	ldr	r2, [r4, #4]
 80061da:	6923      	ldr	r3, [r4, #16]
 80061dc:	429a      	cmp	r2, r3
 80061de:	dc02      	bgt.n	80061e6 <_printf_i+0x126>
 80061e0:	2330      	movs	r3, #48	; 0x30
 80061e2:	3e01      	subs	r6, #1
 80061e4:	7033      	strb	r3, [r6, #0]
 80061e6:	9b04      	ldr	r3, [sp, #16]
 80061e8:	1b9b      	subs	r3, r3, r6
 80061ea:	6123      	str	r3, [r4, #16]
 80061ec:	9b07      	ldr	r3, [sp, #28]
 80061ee:	0021      	movs	r1, r4
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	9805      	ldr	r0, [sp, #20]
 80061f4:	9b06      	ldr	r3, [sp, #24]
 80061f6:	aa09      	add	r2, sp, #36	; 0x24
 80061f8:	f7ff fef2 	bl	8005fe0 <_printf_common>
 80061fc:	3001      	adds	r0, #1
 80061fe:	d147      	bne.n	8006290 <_printf_i+0x1d0>
 8006200:	2001      	movs	r0, #1
 8006202:	4240      	negs	r0, r0
 8006204:	b00b      	add	sp, #44	; 0x2c
 8006206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006208:	2220      	movs	r2, #32
 800620a:	6809      	ldr	r1, [r1, #0]
 800620c:	430a      	orrs	r2, r1
 800620e:	6022      	str	r2, [r4, #0]
 8006210:	2278      	movs	r2, #120	; 0x78
 8006212:	4932      	ldr	r1, [pc, #200]	; (80062dc <_printf_i+0x21c>)
 8006214:	9103      	str	r1, [sp, #12]
 8006216:	0021      	movs	r1, r4
 8006218:	3145      	adds	r1, #69	; 0x45
 800621a:	700a      	strb	r2, [r1, #0]
 800621c:	6819      	ldr	r1, [r3, #0]
 800621e:	6822      	ldr	r2, [r4, #0]
 8006220:	c920      	ldmia	r1!, {r5}
 8006222:	0610      	lsls	r0, r2, #24
 8006224:	d402      	bmi.n	800622c <_printf_i+0x16c>
 8006226:	0650      	lsls	r0, r2, #25
 8006228:	d500      	bpl.n	800622c <_printf_i+0x16c>
 800622a:	b2ad      	uxth	r5, r5
 800622c:	6019      	str	r1, [r3, #0]
 800622e:	07d3      	lsls	r3, r2, #31
 8006230:	d502      	bpl.n	8006238 <_printf_i+0x178>
 8006232:	2320      	movs	r3, #32
 8006234:	4313      	orrs	r3, r2
 8006236:	6023      	str	r3, [r4, #0]
 8006238:	2710      	movs	r7, #16
 800623a:	2d00      	cmp	r5, #0
 800623c:	d1a9      	bne.n	8006192 <_printf_i+0xd2>
 800623e:	2220      	movs	r2, #32
 8006240:	6823      	ldr	r3, [r4, #0]
 8006242:	4393      	bics	r3, r2
 8006244:	6023      	str	r3, [r4, #0]
 8006246:	e7a4      	b.n	8006192 <_printf_i+0xd2>
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	680d      	ldr	r5, [r1, #0]
 800624c:	1d10      	adds	r0, r2, #4
 800624e:	6949      	ldr	r1, [r1, #20]
 8006250:	6018      	str	r0, [r3, #0]
 8006252:	6813      	ldr	r3, [r2, #0]
 8006254:	062e      	lsls	r6, r5, #24
 8006256:	d501      	bpl.n	800625c <_printf_i+0x19c>
 8006258:	6019      	str	r1, [r3, #0]
 800625a:	e002      	b.n	8006262 <_printf_i+0x1a2>
 800625c:	066d      	lsls	r5, r5, #25
 800625e:	d5fb      	bpl.n	8006258 <_printf_i+0x198>
 8006260:	8019      	strh	r1, [r3, #0]
 8006262:	2300      	movs	r3, #0
 8006264:	9e04      	ldr	r6, [sp, #16]
 8006266:	6123      	str	r3, [r4, #16]
 8006268:	e7c0      	b.n	80061ec <_printf_i+0x12c>
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	1d11      	adds	r1, r2, #4
 800626e:	6019      	str	r1, [r3, #0]
 8006270:	6816      	ldr	r6, [r2, #0]
 8006272:	2100      	movs	r1, #0
 8006274:	0030      	movs	r0, r6
 8006276:	6862      	ldr	r2, [r4, #4]
 8006278:	f000 f9a0 	bl	80065bc <memchr>
 800627c:	2800      	cmp	r0, #0
 800627e:	d001      	beq.n	8006284 <_printf_i+0x1c4>
 8006280:	1b80      	subs	r0, r0, r6
 8006282:	6060      	str	r0, [r4, #4]
 8006284:	6863      	ldr	r3, [r4, #4]
 8006286:	6123      	str	r3, [r4, #16]
 8006288:	2300      	movs	r3, #0
 800628a:	9a04      	ldr	r2, [sp, #16]
 800628c:	7013      	strb	r3, [r2, #0]
 800628e:	e7ad      	b.n	80061ec <_printf_i+0x12c>
 8006290:	0032      	movs	r2, r6
 8006292:	6923      	ldr	r3, [r4, #16]
 8006294:	9906      	ldr	r1, [sp, #24]
 8006296:	9805      	ldr	r0, [sp, #20]
 8006298:	9d07      	ldr	r5, [sp, #28]
 800629a:	47a8      	blx	r5
 800629c:	3001      	adds	r0, #1
 800629e:	d0af      	beq.n	8006200 <_printf_i+0x140>
 80062a0:	6823      	ldr	r3, [r4, #0]
 80062a2:	079b      	lsls	r3, r3, #30
 80062a4:	d415      	bmi.n	80062d2 <_printf_i+0x212>
 80062a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062a8:	68e0      	ldr	r0, [r4, #12]
 80062aa:	4298      	cmp	r0, r3
 80062ac:	daaa      	bge.n	8006204 <_printf_i+0x144>
 80062ae:	0018      	movs	r0, r3
 80062b0:	e7a8      	b.n	8006204 <_printf_i+0x144>
 80062b2:	0022      	movs	r2, r4
 80062b4:	2301      	movs	r3, #1
 80062b6:	9906      	ldr	r1, [sp, #24]
 80062b8:	9805      	ldr	r0, [sp, #20]
 80062ba:	9e07      	ldr	r6, [sp, #28]
 80062bc:	3219      	adds	r2, #25
 80062be:	47b0      	blx	r6
 80062c0:	3001      	adds	r0, #1
 80062c2:	d09d      	beq.n	8006200 <_printf_i+0x140>
 80062c4:	3501      	adds	r5, #1
 80062c6:	68e3      	ldr	r3, [r4, #12]
 80062c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062ca:	1a9b      	subs	r3, r3, r2
 80062cc:	42ab      	cmp	r3, r5
 80062ce:	dcf0      	bgt.n	80062b2 <_printf_i+0x1f2>
 80062d0:	e7e9      	b.n	80062a6 <_printf_i+0x1e6>
 80062d2:	2500      	movs	r5, #0
 80062d4:	e7f7      	b.n	80062c6 <_printf_i+0x206>
 80062d6:	46c0      	nop			; (mov r8, r8)
 80062d8:	08006809 	.word	0x08006809
 80062dc:	0800681a 	.word	0x0800681a

080062e0 <__sflush_r>:
 80062e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062e2:	898b      	ldrh	r3, [r1, #12]
 80062e4:	0005      	movs	r5, r0
 80062e6:	000c      	movs	r4, r1
 80062e8:	071a      	lsls	r2, r3, #28
 80062ea:	d45c      	bmi.n	80063a6 <__sflush_r+0xc6>
 80062ec:	684a      	ldr	r2, [r1, #4]
 80062ee:	2a00      	cmp	r2, #0
 80062f0:	dc04      	bgt.n	80062fc <__sflush_r+0x1c>
 80062f2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80062f4:	2a00      	cmp	r2, #0
 80062f6:	dc01      	bgt.n	80062fc <__sflush_r+0x1c>
 80062f8:	2000      	movs	r0, #0
 80062fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80062fc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80062fe:	2f00      	cmp	r7, #0
 8006300:	d0fa      	beq.n	80062f8 <__sflush_r+0x18>
 8006302:	2200      	movs	r2, #0
 8006304:	2080      	movs	r0, #128	; 0x80
 8006306:	682e      	ldr	r6, [r5, #0]
 8006308:	602a      	str	r2, [r5, #0]
 800630a:	001a      	movs	r2, r3
 800630c:	0140      	lsls	r0, r0, #5
 800630e:	6a21      	ldr	r1, [r4, #32]
 8006310:	4002      	ands	r2, r0
 8006312:	4203      	tst	r3, r0
 8006314:	d034      	beq.n	8006380 <__sflush_r+0xa0>
 8006316:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006318:	89a3      	ldrh	r3, [r4, #12]
 800631a:	075b      	lsls	r3, r3, #29
 800631c:	d506      	bpl.n	800632c <__sflush_r+0x4c>
 800631e:	6863      	ldr	r3, [r4, #4]
 8006320:	1ac0      	subs	r0, r0, r3
 8006322:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006324:	2b00      	cmp	r3, #0
 8006326:	d001      	beq.n	800632c <__sflush_r+0x4c>
 8006328:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800632a:	1ac0      	subs	r0, r0, r3
 800632c:	0002      	movs	r2, r0
 800632e:	2300      	movs	r3, #0
 8006330:	0028      	movs	r0, r5
 8006332:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006334:	6a21      	ldr	r1, [r4, #32]
 8006336:	47b8      	blx	r7
 8006338:	89a2      	ldrh	r2, [r4, #12]
 800633a:	1c43      	adds	r3, r0, #1
 800633c:	d106      	bne.n	800634c <__sflush_r+0x6c>
 800633e:	6829      	ldr	r1, [r5, #0]
 8006340:	291d      	cmp	r1, #29
 8006342:	d82c      	bhi.n	800639e <__sflush_r+0xbe>
 8006344:	4b2a      	ldr	r3, [pc, #168]	; (80063f0 <__sflush_r+0x110>)
 8006346:	410b      	asrs	r3, r1
 8006348:	07db      	lsls	r3, r3, #31
 800634a:	d428      	bmi.n	800639e <__sflush_r+0xbe>
 800634c:	2300      	movs	r3, #0
 800634e:	6063      	str	r3, [r4, #4]
 8006350:	6923      	ldr	r3, [r4, #16]
 8006352:	6023      	str	r3, [r4, #0]
 8006354:	04d2      	lsls	r2, r2, #19
 8006356:	d505      	bpl.n	8006364 <__sflush_r+0x84>
 8006358:	1c43      	adds	r3, r0, #1
 800635a:	d102      	bne.n	8006362 <__sflush_r+0x82>
 800635c:	682b      	ldr	r3, [r5, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d100      	bne.n	8006364 <__sflush_r+0x84>
 8006362:	6560      	str	r0, [r4, #84]	; 0x54
 8006364:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006366:	602e      	str	r6, [r5, #0]
 8006368:	2900      	cmp	r1, #0
 800636a:	d0c5      	beq.n	80062f8 <__sflush_r+0x18>
 800636c:	0023      	movs	r3, r4
 800636e:	3344      	adds	r3, #68	; 0x44
 8006370:	4299      	cmp	r1, r3
 8006372:	d002      	beq.n	800637a <__sflush_r+0x9a>
 8006374:	0028      	movs	r0, r5
 8006376:	f7ff fbf1 	bl	8005b5c <_free_r>
 800637a:	2000      	movs	r0, #0
 800637c:	6360      	str	r0, [r4, #52]	; 0x34
 800637e:	e7bc      	b.n	80062fa <__sflush_r+0x1a>
 8006380:	2301      	movs	r3, #1
 8006382:	0028      	movs	r0, r5
 8006384:	47b8      	blx	r7
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	d1c6      	bne.n	8006318 <__sflush_r+0x38>
 800638a:	682b      	ldr	r3, [r5, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0c3      	beq.n	8006318 <__sflush_r+0x38>
 8006390:	2b1d      	cmp	r3, #29
 8006392:	d001      	beq.n	8006398 <__sflush_r+0xb8>
 8006394:	2b16      	cmp	r3, #22
 8006396:	d101      	bne.n	800639c <__sflush_r+0xbc>
 8006398:	602e      	str	r6, [r5, #0]
 800639a:	e7ad      	b.n	80062f8 <__sflush_r+0x18>
 800639c:	89a2      	ldrh	r2, [r4, #12]
 800639e:	2340      	movs	r3, #64	; 0x40
 80063a0:	4313      	orrs	r3, r2
 80063a2:	81a3      	strh	r3, [r4, #12]
 80063a4:	e7a9      	b.n	80062fa <__sflush_r+0x1a>
 80063a6:	690e      	ldr	r6, [r1, #16]
 80063a8:	2e00      	cmp	r6, #0
 80063aa:	d0a5      	beq.n	80062f8 <__sflush_r+0x18>
 80063ac:	680f      	ldr	r7, [r1, #0]
 80063ae:	600e      	str	r6, [r1, #0]
 80063b0:	1bba      	subs	r2, r7, r6
 80063b2:	9201      	str	r2, [sp, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	079b      	lsls	r3, r3, #30
 80063b8:	d100      	bne.n	80063bc <__sflush_r+0xdc>
 80063ba:	694a      	ldr	r2, [r1, #20]
 80063bc:	60a2      	str	r2, [r4, #8]
 80063be:	9b01      	ldr	r3, [sp, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	dd99      	ble.n	80062f8 <__sflush_r+0x18>
 80063c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80063c6:	0032      	movs	r2, r6
 80063c8:	001f      	movs	r7, r3
 80063ca:	0028      	movs	r0, r5
 80063cc:	9b01      	ldr	r3, [sp, #4]
 80063ce:	6a21      	ldr	r1, [r4, #32]
 80063d0:	47b8      	blx	r7
 80063d2:	2800      	cmp	r0, #0
 80063d4:	dc06      	bgt.n	80063e4 <__sflush_r+0x104>
 80063d6:	2340      	movs	r3, #64	; 0x40
 80063d8:	2001      	movs	r0, #1
 80063da:	89a2      	ldrh	r2, [r4, #12]
 80063dc:	4240      	negs	r0, r0
 80063de:	4313      	orrs	r3, r2
 80063e0:	81a3      	strh	r3, [r4, #12]
 80063e2:	e78a      	b.n	80062fa <__sflush_r+0x1a>
 80063e4:	9b01      	ldr	r3, [sp, #4]
 80063e6:	1836      	adds	r6, r6, r0
 80063e8:	1a1b      	subs	r3, r3, r0
 80063ea:	9301      	str	r3, [sp, #4]
 80063ec:	e7e7      	b.n	80063be <__sflush_r+0xde>
 80063ee:	46c0      	nop			; (mov r8, r8)
 80063f0:	dfbffffe 	.word	0xdfbffffe

080063f4 <_fflush_r>:
 80063f4:	690b      	ldr	r3, [r1, #16]
 80063f6:	b570      	push	{r4, r5, r6, lr}
 80063f8:	0005      	movs	r5, r0
 80063fa:	000c      	movs	r4, r1
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d102      	bne.n	8006406 <_fflush_r+0x12>
 8006400:	2500      	movs	r5, #0
 8006402:	0028      	movs	r0, r5
 8006404:	bd70      	pop	{r4, r5, r6, pc}
 8006406:	2800      	cmp	r0, #0
 8006408:	d004      	beq.n	8006414 <_fflush_r+0x20>
 800640a:	6a03      	ldr	r3, [r0, #32]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <_fflush_r+0x20>
 8006410:	f7ff fa2a 	bl	8005868 <__sinit>
 8006414:	220c      	movs	r2, #12
 8006416:	5ea3      	ldrsh	r3, [r4, r2]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0f1      	beq.n	8006400 <_fflush_r+0xc>
 800641c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800641e:	07d2      	lsls	r2, r2, #31
 8006420:	d404      	bmi.n	800642c <_fflush_r+0x38>
 8006422:	059b      	lsls	r3, r3, #22
 8006424:	d402      	bmi.n	800642c <_fflush_r+0x38>
 8006426:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006428:	f7ff fb8c 	bl	8005b44 <__retarget_lock_acquire_recursive>
 800642c:	0028      	movs	r0, r5
 800642e:	0021      	movs	r1, r4
 8006430:	f7ff ff56 	bl	80062e0 <__sflush_r>
 8006434:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006436:	0005      	movs	r5, r0
 8006438:	07db      	lsls	r3, r3, #31
 800643a:	d4e2      	bmi.n	8006402 <_fflush_r+0xe>
 800643c:	89a3      	ldrh	r3, [r4, #12]
 800643e:	059b      	lsls	r3, r3, #22
 8006440:	d4df      	bmi.n	8006402 <_fflush_r+0xe>
 8006442:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006444:	f7ff fb7f 	bl	8005b46 <__retarget_lock_release_recursive>
 8006448:	e7db      	b.n	8006402 <_fflush_r+0xe>

0800644a <__swbuf_r>:
 800644a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800644c:	0006      	movs	r6, r0
 800644e:	000d      	movs	r5, r1
 8006450:	0014      	movs	r4, r2
 8006452:	2800      	cmp	r0, #0
 8006454:	d004      	beq.n	8006460 <__swbuf_r+0x16>
 8006456:	6a03      	ldr	r3, [r0, #32]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d101      	bne.n	8006460 <__swbuf_r+0x16>
 800645c:	f7ff fa04 	bl	8005868 <__sinit>
 8006460:	69a3      	ldr	r3, [r4, #24]
 8006462:	60a3      	str	r3, [r4, #8]
 8006464:	89a3      	ldrh	r3, [r4, #12]
 8006466:	071b      	lsls	r3, r3, #28
 8006468:	d528      	bpl.n	80064bc <__swbuf_r+0x72>
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d025      	beq.n	80064bc <__swbuf_r+0x72>
 8006470:	6923      	ldr	r3, [r4, #16]
 8006472:	6820      	ldr	r0, [r4, #0]
 8006474:	b2ef      	uxtb	r7, r5
 8006476:	1ac0      	subs	r0, r0, r3
 8006478:	6963      	ldr	r3, [r4, #20]
 800647a:	b2ed      	uxtb	r5, r5
 800647c:	4283      	cmp	r3, r0
 800647e:	dc05      	bgt.n	800648c <__swbuf_r+0x42>
 8006480:	0021      	movs	r1, r4
 8006482:	0030      	movs	r0, r6
 8006484:	f7ff ffb6 	bl	80063f4 <_fflush_r>
 8006488:	2800      	cmp	r0, #0
 800648a:	d11d      	bne.n	80064c8 <__swbuf_r+0x7e>
 800648c:	68a3      	ldr	r3, [r4, #8]
 800648e:	3001      	adds	r0, #1
 8006490:	3b01      	subs	r3, #1
 8006492:	60a3      	str	r3, [r4, #8]
 8006494:	6823      	ldr	r3, [r4, #0]
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	6022      	str	r2, [r4, #0]
 800649a:	701f      	strb	r7, [r3, #0]
 800649c:	6963      	ldr	r3, [r4, #20]
 800649e:	4283      	cmp	r3, r0
 80064a0:	d004      	beq.n	80064ac <__swbuf_r+0x62>
 80064a2:	89a3      	ldrh	r3, [r4, #12]
 80064a4:	07db      	lsls	r3, r3, #31
 80064a6:	d507      	bpl.n	80064b8 <__swbuf_r+0x6e>
 80064a8:	2d0a      	cmp	r5, #10
 80064aa:	d105      	bne.n	80064b8 <__swbuf_r+0x6e>
 80064ac:	0021      	movs	r1, r4
 80064ae:	0030      	movs	r0, r6
 80064b0:	f7ff ffa0 	bl	80063f4 <_fflush_r>
 80064b4:	2800      	cmp	r0, #0
 80064b6:	d107      	bne.n	80064c8 <__swbuf_r+0x7e>
 80064b8:	0028      	movs	r0, r5
 80064ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064bc:	0021      	movs	r1, r4
 80064be:	0030      	movs	r0, r6
 80064c0:	f000 f806 	bl	80064d0 <__swsetup_r>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	d0d3      	beq.n	8006470 <__swbuf_r+0x26>
 80064c8:	2501      	movs	r5, #1
 80064ca:	426d      	negs	r5, r5
 80064cc:	e7f4      	b.n	80064b8 <__swbuf_r+0x6e>
	...

080064d0 <__swsetup_r>:
 80064d0:	4b30      	ldr	r3, [pc, #192]	; (8006594 <__swsetup_r+0xc4>)
 80064d2:	b570      	push	{r4, r5, r6, lr}
 80064d4:	0005      	movs	r5, r0
 80064d6:	6818      	ldr	r0, [r3, #0]
 80064d8:	000c      	movs	r4, r1
 80064da:	2800      	cmp	r0, #0
 80064dc:	d004      	beq.n	80064e8 <__swsetup_r+0x18>
 80064de:	6a03      	ldr	r3, [r0, #32]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d101      	bne.n	80064e8 <__swsetup_r+0x18>
 80064e4:	f7ff f9c0 	bl	8005868 <__sinit>
 80064e8:	230c      	movs	r3, #12
 80064ea:	5ee2      	ldrsh	r2, [r4, r3]
 80064ec:	b293      	uxth	r3, r2
 80064ee:	0711      	lsls	r1, r2, #28
 80064f0:	d423      	bmi.n	800653a <__swsetup_r+0x6a>
 80064f2:	06d9      	lsls	r1, r3, #27
 80064f4:	d407      	bmi.n	8006506 <__swsetup_r+0x36>
 80064f6:	2309      	movs	r3, #9
 80064f8:	2001      	movs	r0, #1
 80064fa:	602b      	str	r3, [r5, #0]
 80064fc:	3337      	adds	r3, #55	; 0x37
 80064fe:	4313      	orrs	r3, r2
 8006500:	81a3      	strh	r3, [r4, #12]
 8006502:	4240      	negs	r0, r0
 8006504:	bd70      	pop	{r4, r5, r6, pc}
 8006506:	075b      	lsls	r3, r3, #29
 8006508:	d513      	bpl.n	8006532 <__swsetup_r+0x62>
 800650a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800650c:	2900      	cmp	r1, #0
 800650e:	d008      	beq.n	8006522 <__swsetup_r+0x52>
 8006510:	0023      	movs	r3, r4
 8006512:	3344      	adds	r3, #68	; 0x44
 8006514:	4299      	cmp	r1, r3
 8006516:	d002      	beq.n	800651e <__swsetup_r+0x4e>
 8006518:	0028      	movs	r0, r5
 800651a:	f7ff fb1f 	bl	8005b5c <_free_r>
 800651e:	2300      	movs	r3, #0
 8006520:	6363      	str	r3, [r4, #52]	; 0x34
 8006522:	2224      	movs	r2, #36	; 0x24
 8006524:	89a3      	ldrh	r3, [r4, #12]
 8006526:	4393      	bics	r3, r2
 8006528:	81a3      	strh	r3, [r4, #12]
 800652a:	2300      	movs	r3, #0
 800652c:	6063      	str	r3, [r4, #4]
 800652e:	6923      	ldr	r3, [r4, #16]
 8006530:	6023      	str	r3, [r4, #0]
 8006532:	2308      	movs	r3, #8
 8006534:	89a2      	ldrh	r2, [r4, #12]
 8006536:	4313      	orrs	r3, r2
 8006538:	81a3      	strh	r3, [r4, #12]
 800653a:	6923      	ldr	r3, [r4, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d10b      	bne.n	8006558 <__swsetup_r+0x88>
 8006540:	21a0      	movs	r1, #160	; 0xa0
 8006542:	2280      	movs	r2, #128	; 0x80
 8006544:	89a3      	ldrh	r3, [r4, #12]
 8006546:	0089      	lsls	r1, r1, #2
 8006548:	0092      	lsls	r2, r2, #2
 800654a:	400b      	ands	r3, r1
 800654c:	4293      	cmp	r3, r2
 800654e:	d003      	beq.n	8006558 <__swsetup_r+0x88>
 8006550:	0021      	movs	r1, r4
 8006552:	0028      	movs	r0, r5
 8006554:	f000 f866 	bl	8006624 <__smakebuf_r>
 8006558:	220c      	movs	r2, #12
 800655a:	5ea3      	ldrsh	r3, [r4, r2]
 800655c:	2001      	movs	r0, #1
 800655e:	001a      	movs	r2, r3
 8006560:	b299      	uxth	r1, r3
 8006562:	4002      	ands	r2, r0
 8006564:	4203      	tst	r3, r0
 8006566:	d00f      	beq.n	8006588 <__swsetup_r+0xb8>
 8006568:	2200      	movs	r2, #0
 800656a:	60a2      	str	r2, [r4, #8]
 800656c:	6962      	ldr	r2, [r4, #20]
 800656e:	4252      	negs	r2, r2
 8006570:	61a2      	str	r2, [r4, #24]
 8006572:	2000      	movs	r0, #0
 8006574:	6922      	ldr	r2, [r4, #16]
 8006576:	4282      	cmp	r2, r0
 8006578:	d1c4      	bne.n	8006504 <__swsetup_r+0x34>
 800657a:	0609      	lsls	r1, r1, #24
 800657c:	d5c2      	bpl.n	8006504 <__swsetup_r+0x34>
 800657e:	2240      	movs	r2, #64	; 0x40
 8006580:	4313      	orrs	r3, r2
 8006582:	81a3      	strh	r3, [r4, #12]
 8006584:	3801      	subs	r0, #1
 8006586:	e7bd      	b.n	8006504 <__swsetup_r+0x34>
 8006588:	0788      	lsls	r0, r1, #30
 800658a:	d400      	bmi.n	800658e <__swsetup_r+0xbe>
 800658c:	6962      	ldr	r2, [r4, #20]
 800658e:	60a2      	str	r2, [r4, #8]
 8006590:	e7ef      	b.n	8006572 <__swsetup_r+0xa2>
 8006592:	46c0      	nop			; (mov r8, r8)
 8006594:	20000078 	.word	0x20000078

08006598 <_sbrk_r>:
 8006598:	2300      	movs	r3, #0
 800659a:	b570      	push	{r4, r5, r6, lr}
 800659c:	4d06      	ldr	r5, [pc, #24]	; (80065b8 <_sbrk_r+0x20>)
 800659e:	0004      	movs	r4, r0
 80065a0:	0008      	movs	r0, r1
 80065a2:	602b      	str	r3, [r5, #0]
 80065a4:	f7fa fd7e 	bl	80010a4 <_sbrk>
 80065a8:	1c43      	adds	r3, r0, #1
 80065aa:	d103      	bne.n	80065b4 <_sbrk_r+0x1c>
 80065ac:	682b      	ldr	r3, [r5, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d000      	beq.n	80065b4 <_sbrk_r+0x1c>
 80065b2:	6023      	str	r3, [r4, #0]
 80065b4:	bd70      	pop	{r4, r5, r6, pc}
 80065b6:	46c0      	nop			; (mov r8, r8)
 80065b8:	2000132c 	.word	0x2000132c

080065bc <memchr>:
 80065bc:	b2c9      	uxtb	r1, r1
 80065be:	1882      	adds	r2, r0, r2
 80065c0:	4290      	cmp	r0, r2
 80065c2:	d101      	bne.n	80065c8 <memchr+0xc>
 80065c4:	2000      	movs	r0, #0
 80065c6:	4770      	bx	lr
 80065c8:	7803      	ldrb	r3, [r0, #0]
 80065ca:	428b      	cmp	r3, r1
 80065cc:	d0fb      	beq.n	80065c6 <memchr+0xa>
 80065ce:	3001      	adds	r0, #1
 80065d0:	e7f6      	b.n	80065c0 <memchr+0x4>
	...

080065d4 <__swhatbuf_r>:
 80065d4:	b570      	push	{r4, r5, r6, lr}
 80065d6:	000e      	movs	r6, r1
 80065d8:	001d      	movs	r5, r3
 80065da:	230e      	movs	r3, #14
 80065dc:	5ec9      	ldrsh	r1, [r1, r3]
 80065de:	0014      	movs	r4, r2
 80065e0:	b096      	sub	sp, #88	; 0x58
 80065e2:	2900      	cmp	r1, #0
 80065e4:	da0c      	bge.n	8006600 <__swhatbuf_r+0x2c>
 80065e6:	89b2      	ldrh	r2, [r6, #12]
 80065e8:	2380      	movs	r3, #128	; 0x80
 80065ea:	0011      	movs	r1, r2
 80065ec:	4019      	ands	r1, r3
 80065ee:	421a      	tst	r2, r3
 80065f0:	d013      	beq.n	800661a <__swhatbuf_r+0x46>
 80065f2:	2100      	movs	r1, #0
 80065f4:	3b40      	subs	r3, #64	; 0x40
 80065f6:	2000      	movs	r0, #0
 80065f8:	6029      	str	r1, [r5, #0]
 80065fa:	6023      	str	r3, [r4, #0]
 80065fc:	b016      	add	sp, #88	; 0x58
 80065fe:	bd70      	pop	{r4, r5, r6, pc}
 8006600:	466a      	mov	r2, sp
 8006602:	f000 f84d 	bl	80066a0 <_fstat_r>
 8006606:	2800      	cmp	r0, #0
 8006608:	dbed      	blt.n	80065e6 <__swhatbuf_r+0x12>
 800660a:	23f0      	movs	r3, #240	; 0xf0
 800660c:	9901      	ldr	r1, [sp, #4]
 800660e:	021b      	lsls	r3, r3, #8
 8006610:	4019      	ands	r1, r3
 8006612:	4b03      	ldr	r3, [pc, #12]	; (8006620 <__swhatbuf_r+0x4c>)
 8006614:	18c9      	adds	r1, r1, r3
 8006616:	424b      	negs	r3, r1
 8006618:	4159      	adcs	r1, r3
 800661a:	2380      	movs	r3, #128	; 0x80
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	e7ea      	b.n	80065f6 <__swhatbuf_r+0x22>
 8006620:	ffffe000 	.word	0xffffe000

08006624 <__smakebuf_r>:
 8006624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006626:	2602      	movs	r6, #2
 8006628:	898b      	ldrh	r3, [r1, #12]
 800662a:	0005      	movs	r5, r0
 800662c:	000c      	movs	r4, r1
 800662e:	4233      	tst	r3, r6
 8006630:	d006      	beq.n	8006640 <__smakebuf_r+0x1c>
 8006632:	0023      	movs	r3, r4
 8006634:	3347      	adds	r3, #71	; 0x47
 8006636:	6023      	str	r3, [r4, #0]
 8006638:	6123      	str	r3, [r4, #16]
 800663a:	2301      	movs	r3, #1
 800663c:	6163      	str	r3, [r4, #20]
 800663e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006640:	466a      	mov	r2, sp
 8006642:	ab01      	add	r3, sp, #4
 8006644:	f7ff ffc6 	bl	80065d4 <__swhatbuf_r>
 8006648:	9900      	ldr	r1, [sp, #0]
 800664a:	0007      	movs	r7, r0
 800664c:	0028      	movs	r0, r5
 800664e:	f7ff faf1 	bl	8005c34 <_malloc_r>
 8006652:	2800      	cmp	r0, #0
 8006654:	d108      	bne.n	8006668 <__smakebuf_r+0x44>
 8006656:	220c      	movs	r2, #12
 8006658:	5ea3      	ldrsh	r3, [r4, r2]
 800665a:	059a      	lsls	r2, r3, #22
 800665c:	d4ef      	bmi.n	800663e <__smakebuf_r+0x1a>
 800665e:	2203      	movs	r2, #3
 8006660:	4393      	bics	r3, r2
 8006662:	431e      	orrs	r6, r3
 8006664:	81a6      	strh	r6, [r4, #12]
 8006666:	e7e4      	b.n	8006632 <__smakebuf_r+0xe>
 8006668:	2380      	movs	r3, #128	; 0x80
 800666a:	89a2      	ldrh	r2, [r4, #12]
 800666c:	6020      	str	r0, [r4, #0]
 800666e:	4313      	orrs	r3, r2
 8006670:	81a3      	strh	r3, [r4, #12]
 8006672:	9b00      	ldr	r3, [sp, #0]
 8006674:	6120      	str	r0, [r4, #16]
 8006676:	6163      	str	r3, [r4, #20]
 8006678:	9b01      	ldr	r3, [sp, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00c      	beq.n	8006698 <__smakebuf_r+0x74>
 800667e:	0028      	movs	r0, r5
 8006680:	230e      	movs	r3, #14
 8006682:	5ee1      	ldrsh	r1, [r4, r3]
 8006684:	f000 f81e 	bl	80066c4 <_isatty_r>
 8006688:	2800      	cmp	r0, #0
 800668a:	d005      	beq.n	8006698 <__smakebuf_r+0x74>
 800668c:	2303      	movs	r3, #3
 800668e:	89a2      	ldrh	r2, [r4, #12]
 8006690:	439a      	bics	r2, r3
 8006692:	3b02      	subs	r3, #2
 8006694:	4313      	orrs	r3, r2
 8006696:	81a3      	strh	r3, [r4, #12]
 8006698:	89a3      	ldrh	r3, [r4, #12]
 800669a:	433b      	orrs	r3, r7
 800669c:	81a3      	strh	r3, [r4, #12]
 800669e:	e7ce      	b.n	800663e <__smakebuf_r+0x1a>

080066a0 <_fstat_r>:
 80066a0:	2300      	movs	r3, #0
 80066a2:	b570      	push	{r4, r5, r6, lr}
 80066a4:	4d06      	ldr	r5, [pc, #24]	; (80066c0 <_fstat_r+0x20>)
 80066a6:	0004      	movs	r4, r0
 80066a8:	0008      	movs	r0, r1
 80066aa:	0011      	movs	r1, r2
 80066ac:	602b      	str	r3, [r5, #0]
 80066ae:	f7fa fcd6 	bl	800105e <_fstat>
 80066b2:	1c43      	adds	r3, r0, #1
 80066b4:	d103      	bne.n	80066be <_fstat_r+0x1e>
 80066b6:	682b      	ldr	r3, [r5, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d000      	beq.n	80066be <_fstat_r+0x1e>
 80066bc:	6023      	str	r3, [r4, #0]
 80066be:	bd70      	pop	{r4, r5, r6, pc}
 80066c0:	2000132c 	.word	0x2000132c

080066c4 <_isatty_r>:
 80066c4:	2300      	movs	r3, #0
 80066c6:	b570      	push	{r4, r5, r6, lr}
 80066c8:	4d06      	ldr	r5, [pc, #24]	; (80066e4 <_isatty_r+0x20>)
 80066ca:	0004      	movs	r4, r0
 80066cc:	0008      	movs	r0, r1
 80066ce:	602b      	str	r3, [r5, #0]
 80066d0:	f7fa fcd3 	bl	800107a <_isatty>
 80066d4:	1c43      	adds	r3, r0, #1
 80066d6:	d103      	bne.n	80066e0 <_isatty_r+0x1c>
 80066d8:	682b      	ldr	r3, [r5, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d000      	beq.n	80066e0 <_isatty_r+0x1c>
 80066de:	6023      	str	r3, [r4, #0]
 80066e0:	bd70      	pop	{r4, r5, r6, pc}
 80066e2:	46c0      	nop			; (mov r8, r8)
 80066e4:	2000132c 	.word	0x2000132c

080066e8 <_init>:
 80066e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ea:	46c0      	nop			; (mov r8, r8)
 80066ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ee:	bc08      	pop	{r3}
 80066f0:	469e      	mov	lr, r3
 80066f2:	4770      	bx	lr

080066f4 <_fini>:
 80066f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066f6:	46c0      	nop			; (mov r8, r8)
 80066f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066fa:	bc08      	pop	{r3}
 80066fc:	469e      	mov	lr, r3
 80066fe:	4770      	bx	lr
