Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/Addition32BIT.vhd" in Library work.
Entity <Addition32BIT> compiled.
Entity <Addition32BIT> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/Subtraction32BIT.vhd" in Library work.
Entity <Subtraction32BIT> compiled.
Entity <Subtraction32BIT> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/AND32BIT.vhd" in Library work.
Entity <AND32BIT> compiled.
Entity <AND32BIT> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/OR32BIT.vhd" in Library work.
Entity <OR32BIT> compiled.
Entity <OR32BIT> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SRARITH32BIT.vhd" in Library work.
Entity <SRARITH32BIT> compiled.
Entity <SRARITH32BIT> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SRLOGIC.vhd" in Library work.
Entity <SRLOGIC> compiled.
Entity <SRLOGIC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SLLOGIC.vhd" in Library work.
Entity <SLLOGIC> compiled.
Entity <SLLOGIC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ROTL.vhd" in Library work.
Entity <ROTL> compiled.
Entity <ROTL> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ROTR.vhd" in Library work.
Entity <ROTR> compiled.
Entity <ROTR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ALU.vhd" in Library work.
Entity <ALU> compiled.
WARNING:HDLParsers:817 - "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ALU.vhd" Line 239. Choice ZEROOUTPUT is not a locally static expression.
Entity <ALU> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Addition32BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Subtraction32BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <AND32BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <OR32BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SRARITH32BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SRLOGIC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SLLOGIC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ROTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ROTR> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Addition32BIT> in library <work> (Architecture <Behavioral>).
Entity <Addition32BIT> analyzed. Unit <Addition32BIT> generated.

Analyzing Entity <Subtraction32BIT> in library <work> (Architecture <Behavioral>).
Entity <Subtraction32BIT> analyzed. Unit <Subtraction32BIT> generated.

Analyzing Entity <AND32BIT> in library <work> (Architecture <Behavioral>).
Entity <AND32BIT> analyzed. Unit <AND32BIT> generated.

Analyzing Entity <OR32BIT> in library <work> (Architecture <Behavioral>).
Entity <OR32BIT> analyzed. Unit <OR32BIT> generated.

Analyzing Entity <SRARITH32BIT> in library <work> (Architecture <Behavioral>).
Entity <SRARITH32BIT> analyzed. Unit <SRARITH32BIT> generated.

Analyzing Entity <SRLOGIC> in library <work> (Architecture <Behavioral>).
Entity <SRLOGIC> analyzed. Unit <SRLOGIC> generated.

Analyzing Entity <SLLOGIC> in library <work> (Architecture <Behavioral>).
Entity <SLLOGIC> analyzed. Unit <SLLOGIC> generated.

Analyzing Entity <ROTL> in library <work> (Architecture <Behavioral>).
Entity <ROTL> analyzed. Unit <ROTL> generated.

Analyzing Entity <ROTR> in library <work> (Architecture <Behavioral>).
Entity <ROTR> analyzed. Unit <ROTR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Addition32BIT>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/Addition32BIT.vhd".
WARNING:Xst:653 - Signal <TMPB<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TMPA<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 33-bit adder for signal <TMPOUT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Addition32BIT> synthesized.


Synthesizing Unit <Subtraction32BIT>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/Subtraction32BIT.vhd".
WARNING:Xst:653 - Signal <TMPB<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TMPA<32>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 33-bit subtractor for signal <TMPOUT>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Subtraction32BIT> synthesized.


Synthesizing Unit <AND32BIT>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/AND32BIT.vhd".
Unit <AND32BIT> synthesized.


Synthesizing Unit <OR32BIT>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/OR32BIT.vhd".
Unit <OR32BIT> synthesized.


Synthesizing Unit <SRARITH32BIT>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SRARITH32BIT.vhd".
WARNING:Xst:647 - Input <SRARITHA<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SRARITH32BIT> synthesized.


Synthesizing Unit <SRLOGIC>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SRLOGIC.vhd".
WARNING:Xst:647 - Input <SRLOGICA<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SRLOGIC> synthesized.


Synthesizing Unit <SLLOGIC>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/SLLOGIC.vhd".
WARNING:Xst:647 - Input <SLLOGICA<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SLLOGIC> synthesized.


Synthesizing Unit <ROTL>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ROTL.vhd".
Unit <ROTL> synthesized.


Synthesizing Unit <ROTR>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ROTR.vhd".
Unit <ROTR> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/TUC_PROJECT/TUC_Computer_Architecture/Lab1/ALU.vhd".
WARNING:Xst:1306 - Output <ALUZERO> is never assigned.
WARNING:Xst:737 - Found 32-bit latch for signal <OUTPUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Latches                                              : 1
 32-bit latch                                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Latches                                              : 1
 32-bit latch                                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 15.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 103

Cell Usage :
# BELS                             : 404
#      GND                         : 1
#      LUT2                        : 66
#      LUT3                        : 5
#      LUT4                        : 168
#      MUXCY                       : 64
#      MUXF5                       : 34
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 32
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 102
#      IBUF                        : 68
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      129  out of    960    13%  
 Number of 4 input LUTs:                239  out of   1920    12%  
 Number of IOs:                         103
 Number of bonded IOBs:                 102  out of     83   122% (*) 
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OUTPUT_or00001(OUTPUT_or00001:O)   | BUFG(*)(OUTPUT_0)      | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 7.689ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: 9.886ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OUTPUT_or00001'
  Total number of paths / destination ports: 4493 / 32
-------------------------------------------------------------------------
Offset:              7.689ns (Levels of Logic = 7)
  Source:            ALUOP<2> (PAD)
  Destination:       OUTPUT_1 (LATCH)
  Destination Clock: OUTPUT_or00001 falling

  Data Path: ALUOP<2> to OUTPUT_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.106   1.227  ALUOP_2_IBUF (ALUOP_2_IBUF)
     LUT4:I0->O           30   0.612   1.141  OUTPUT_mux0000<10>11 (N01)
     LUT4:I1->O            2   0.612   0.410  OUTPUT_mux0000<1>4 (OUTPUT_mux0000<1>4)
     LUT4:I2->O            1   0.612   0.000  OUTPUT_mux0000<1>28_F (N160)
     MUXF5:I0->O           2   0.278   0.532  OUTPUT_mux0000<1>28 (OUTPUT_mux0000<1>28)
     LUT4:I0->O            1   0.612   0.000  OUTPUT_mux0000<1>442 (OUTPUT_mux0000<1>441)
     MUXF5:I0->O           1   0.278   0.000  OUTPUT_mux0000<1>44_f5 (OUTPUT_mux0000<1>)
     LD:D                      0.268          OUTPUT_1
    ----------------------------------------
    Total                      7.689ns (4.378ns logic, 3.311ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OUTPUT_or00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            OUTPUT_31 (LATCH)
  Destination:       ALUOUT<31> (PAD)
  Source Clock:      OUTPUT_or00001 falling

  Data Path: OUTPUT_31 to ALUOUT<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  OUTPUT_31 (OUTPUT_31)
     OBUF:I->O                 3.169          ALUOUT_31_OBUF (ALUOUT<31>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 397 / 2
-------------------------------------------------------------------------
Delay:               9.886ns (Levels of Logic = 37)
  Source:            ALUA<0> (PAD)
  Destination:       ALUOVF (PAD)

  Data Path: ALUA<0> to ALUOVF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  ALUA_0_IBUF (ALUA_0_IBUF)
     LUT2:I0->O            1   0.612   0.000  SUB/Msub_TMPOUT_lut<0> (SUB/Msub_TMPOUT_lut<0>)
     MUXCY:S->O            1   0.404   0.000  SUB/Msub_TMPOUT_cy<0> (SUB/Msub_TMPOUT_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<1> (SUB/Msub_TMPOUT_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<2> (SUB/Msub_TMPOUT_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<3> (SUB/Msub_TMPOUT_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<4> (SUB/Msub_TMPOUT_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<5> (SUB/Msub_TMPOUT_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<6> (SUB/Msub_TMPOUT_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<7> (SUB/Msub_TMPOUT_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<8> (SUB/Msub_TMPOUT_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<9> (SUB/Msub_TMPOUT_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<10> (SUB/Msub_TMPOUT_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<11> (SUB/Msub_TMPOUT_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<12> (SUB/Msub_TMPOUT_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<13> (SUB/Msub_TMPOUT_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<14> (SUB/Msub_TMPOUT_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<15> (SUB/Msub_TMPOUT_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<16> (SUB/Msub_TMPOUT_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<17> (SUB/Msub_TMPOUT_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<18> (SUB/Msub_TMPOUT_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<19> (SUB/Msub_TMPOUT_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<20> (SUB/Msub_TMPOUT_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<21> (SUB/Msub_TMPOUT_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<22> (SUB/Msub_TMPOUT_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<23> (SUB/Msub_TMPOUT_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<24> (SUB/Msub_TMPOUT_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<25> (SUB/Msub_TMPOUT_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<26> (SUB/Msub_TMPOUT_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<27> (SUB/Msub_TMPOUT_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<28> (SUB/Msub_TMPOUT_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<29> (SUB/Msub_TMPOUT_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  SUB/Msub_TMPOUT_cy<30> (SUB/Msub_TMPOUT_cy<30>)
     XORCY:CI->O           2   0.699   0.383  SUB/Msub_TMPOUT_xor<31> (SUBEXIT<31>)
     LUT4:I3->O            1   0.612   0.000  ALUOVF12 (ALUOVF1)
     MUXF5:I1->O           1   0.278   0.357  ALUOVF1_f5 (ALUOVF_OBUF)
     OBUF:I->O                 3.169          ALUOVF_OBUF (ALUOVF)
    ----------------------------------------
    Total                      9.886ns (8.425ns logic, 1.461ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.99 secs
 
--> 

Total memory usage is 4550776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

