
*** Running vivado
    with args -log computer_bus.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source computer_bus.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source computer_bus.tcl -notrace
Command: synth_design -top computer_bus -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'computer_bus' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/computer_bus.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_8bit' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/ALU_8bit.v:4]
INFO: [Synth 8-6157] synthesizing module 'eightBitAnd' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitAnd.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitAnd' (2#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitAnd.v:2]
INFO: [Synth 8-6157] synthesizing module 'eightBitOr' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitOr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitOr' (3#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitOr.v:2]
INFO: [Synth 8-6157] synthesizing module 'eightBitNand' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNand.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitNand' (4#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNand.v:2]
INFO: [Synth 8-6157] synthesizing module 'eightBitNor' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNor.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitNor' (5#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitNor.v:2]
INFO: [Synth 8-6157] synthesizing module 'eightBitXor' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXor.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitXor' (6#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXor.v:2]
INFO: [Synth 8-6157] synthesizing module 'eightBitXnor' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXnor.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitXnor' (7#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitXnor.v:2]
INFO: [Synth 8-6157] synthesizing module 'onesComplementA' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementA.v:2]
INFO: [Synth 8-6155] done synthesizing module 'onesComplementA' (8#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementA.v:2]
INFO: [Synth 8-6157] synthesizing module 'onesComplementB' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'onesComplementB' (9#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/onesComplementB.v:2]
INFO: [Synth 8-6157] synthesizing module 'negateA' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateA.v:4]
INFO: [Synth 8-6157] synthesizing module 'carrySelectAdder' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectAdder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'carrySelectAdder' (10#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectAdder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'negateA' (11#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateA.v:4]
INFO: [Synth 8-6157] synthesizing module 'negateB' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateB.v:4]
INFO: [Synth 8-6155] done synthesizing module 'negateB' (12#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/negateB.v:4]
INFO: [Synth 8-6157] synthesizing module 'carrySelectSubtractor' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectSubtractor.v:2]
INFO: [Synth 8-6155] done synthesizing module 'carrySelectSubtractor' (13#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/carrySelectSubtractor.v:2]
INFO: [Synth 8-6157] synthesizing module 'eightBitMultiplier' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitMultiplier.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eightBitMultiplier' (14#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/eightBitMultiplier.v:2]
INFO: [Synth 8-6157] synthesizing module 'BminusA' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BminusA.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BminusA' (15#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BminusA.v:2]
INFO: [Synth 8-6157] synthesizing module 'Aplus1' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aplus1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Aplus1' (16#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aplus1.v:2]
INFO: [Synth 8-6157] synthesizing module 'Aminus1' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aminus1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Aminus1' (17#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Aminus1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU_8bit' (18#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/ALU_8bit.v:4]
INFO: [Synth 8-6157] synthesizing module 'output_reg' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/output_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'binaryBCD' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/binaryBCD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'binaryBCD' (19#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/binaryBCD.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCDDisplay' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BCDDisplay.v:2]
INFO: [Synth 8-6155] done synthesizing module 'BCDDisplay' (20#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/BCDDisplay.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_10KHz' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider_10KHz.v:3]
	Parameter div_value bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_10KHz' (21#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider_10KHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'refreshCounter' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/refreshCounter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'refreshCounter' (22#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/refreshCounter.v:4]
INFO: [Synth 8-6157] synthesizing module 'anodeControl' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/anodeControl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'anodeControl' (23#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/anodeControl.v:4]
INFO: [Synth 8-6157] synthesizing module 'cathodeControl' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/cathodeControl.v:4]
WARNING: [Synth 8-567] referenced signal 'Ones' should be on the sensitivity list [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/cathodeControl.v:13]
WARNING: [Synth 8-567] referenced signal 'Tens' should be on the sensitivity list [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/cathodeControl.v:13]
WARNING: [Synth 8-567] referenced signal 'Hundreds' should be on the sensitivity list [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/cathodeControl.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cathodeControl' (24#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/cathodeControl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'output_reg' (25#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/output_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM_reg' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM_reg' (26#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (27#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider.v:4]
	Parameter div_value bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (28#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clk_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clock' (29#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'Areg' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Areg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Areg' (30#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Areg.v:3]
INFO: [Synth 8-6157] synthesizing module 'Breg' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Breg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Breg' (31#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/Breg.v:3]
INFO: [Synth 8-6157] synthesizing module 'MAR' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MAR' (32#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/MAR.v:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_reg' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/instruction_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instruction_reg' (33#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/instruction_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/program_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (34#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/program_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'computer_bus' (35#1) [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.srcs/sources_1/new/computer_bus.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'RAM_data_toggle_IBUF'. [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/computer_bus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/computer_bus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input  128 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT1   |    14|
|4     |LUT2   |    70|
|5     |LUT3   |    26|
|6     |LUT4   |    32|
|7     |LUT5   |    63|
|8     |LUT6   |   114|
|9     |MUXF7  |    16|
|10    |MUXF8  |     8|
|11    |FDRE   |   313|
|12    |FDSE   |     1|
|13    |IBUF   |    38|
|14    |OBUF   |    15|
|15    |OBUFT  |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.805 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1013.805 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1013.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nick Palladino/Documents/Vivado Projects/palladino_saab_lab3/palladino_saab_lab3.runs/synth_1/computer_bus.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file computer_bus_utilization_synth.rpt -pb computer_bus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 15:01:09 2020...
