<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/bp_common/src/v/bp_addr_map.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">module</span> <span class="n">bp_addr_map</span>
<a name="l-2"></a> <span class="kn">import</span> <span class="nn">bp_common_pkg::*</span><span class="p">;</span>
<a name="l-3"></a> <span class="kn">import</span> <span class="nn">bp_common_aviary_pkg::*</span><span class="p">;</span>
<a name="l-4"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">bp_cfg_e</span> <span class="n">cfg_p</span> <span class="o">=</span> <span class="n">e_bp_inv_cfg</span>
<a name="l-5"></a>   <span class="no">`declare_bp_proc_params</span><span class="p">(</span><span class="n">cfg_p</span><span class="p">)</span>
<a name="l-6"></a>   <span class="p">)</span>
<a name="l-7"></a>  <span class="p">(</span><span class="c1">// Destination nodes address</span>
<a name="l-8"></a>   <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">mmio_cord_i</span>
<a name="l-9"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dram_cord_i</span>
<a name="l-10"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">host_cord_i</span>
<a name="l-11"></a>
<a name="l-12"></a>   <span class="c1">// Command physical address</span>
<a name="l-13"></a>   <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">paddr_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">paddr_i</span>
<a name="l-14"></a>
<a name="l-15"></a>   <span class="c1">// Destination router coordinates</span>
<a name="l-16"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">mem_noc_cord_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dst_cord_o</span>
<a name="l-17"></a>   <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">mem_noc_cid_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">dst_cid_o</span>
<a name="l-18"></a>   <span class="p">);</span>
<a name="l-19"></a>
<a name="l-20"></a><span class="c1">// TODO: Currently, tiles are not writable and host is the same as DRAM</span>
<a name="l-21"></a><span class="k">wire</span> <span class="n">unused</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">{</span><span class="n">host_cord_i</span><span class="p">};</span>
<a name="l-22"></a>
<a name="l-23"></a><span class="k">logic</span> <span class="n">clint_not_dram</span><span class="p">;</span>
<a name="l-24"></a>
<a name="l-25"></a><span class="k">always_comb</span>
<a name="l-26"></a>  <span class="k">casez</span> <span class="p">(</span><span class="n">paddr_i</span><span class="p">)</span>
<a name="l-27"></a>    <span class="n">cfg_link_dev_base_addr_gp</span><span class="p">,</span> <span class="n">clint_dev_base_addr_gp</span><span class="p">,</span> <span class="nl">plic_dev_base_addr_gp:</span>
<a name="l-28"></a>             <span class="n">clint_not_dram</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-29"></a>    <span class="k">default</span><span class="o">:</span> <span class="n">clint_not_dram</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-30"></a>  <span class="k">endcase</span>
<a name="l-31"></a>
<a name="l-32"></a><span class="k">assign</span> <span class="n">dst_cord_o</span> <span class="o">=</span> <span class="n">clint_not_dram</span> <span class="o">?</span> <span class="n">mmio_cord_i</span> <span class="o">:</span> <span class="n">dram_cord_i</span><span class="p">;</span>
<a name="l-33"></a><span class="k">assign</span> <span class="n">dst_cid_o</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// currently unused</span>
<a name="l-34"></a>
<a name="l-35"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>