INFO-FLOW: Workspace F:/FPGA/project/HLS/CNN_2.0/CNN/solution1 opened at Tue Dec 04 09:53:37 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.133 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     ap_source done; 0.135 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.294 sec.
Execute   set_part xc7vx690tffg1761-3 -tool vivado 
Execute     add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute       get_default_platform 
Execute       license_isbetapart xc7vx690t 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtex7/virtex7_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling image_core.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted image_core.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "image_core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E image_core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp
Command       clang done; 1.944 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp"  -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/useless.bc
Command       clang done; 2.893 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.529 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.408 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.diag.yml F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.image_core.pp.0.cpp.err.log 
Command       ap_eval done; 1.733 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.796 sec.
INFO-FLOW: tidy-3.1 time 7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.404 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.2.cpp
Command       clang done; 0.867 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.bc
Command       clang done; 3.234 sec.
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling parameter.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted parameter.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "parameter.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E parameter.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp
Command       clang done; 0.766 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp"  -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/useless.bc
Command       clang done; 0.834 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp std=gnu++98 -directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/solution1.json 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/solution1.json -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.176 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.parameter.pp.0.cpp.diag.yml F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.parameter.pp.0.cpp.out.log 2> F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/xilinx-dataflow-lawyer.parameter.pp.0.cpp.err.log 
Command       ap_eval done; 0.16 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.278 sec.
INFO-FLOW: tidy-3.1 time 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.134 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.2.cpp" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.2.cpp
Command       clang done; 0.782 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.bc" 
INFO-FLOW: exec E:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot -I E:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.bc
Command       clang done; 0.804 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/image_core.g.bc F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/parameter.g.bc -hls-opt -except-internalize CNN_Core -LE:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.696 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 104.719 ; gain = 47.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 104.719 ; gain = 47.777
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.pp.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.469 sec.
Execute         llvm-ld F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.463 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top CNN_Core -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.0.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<100, 100, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<100, 100, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::init' into 'hls::Mat<100, 100, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::write' into 'hls::Mat<100, 100, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::read' into 'hls::Mat<100, 100, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator>>' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2385).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:302).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:312).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
Command         transform done; 1.986 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 249.156 ; gain = 192.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.1.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >173' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >176' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
Command         transform done; 4.198 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.195 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 336.543 ; gain = 279.602
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.g.1.bc to F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.1.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (image_core.cpp:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2294) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2374) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2398) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2408) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (image_core.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (image_core.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 3 completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2417) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1-0-0' in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1-0' in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1-0' in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1' in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_Core', detected/extracted 5 process function(s): 
	 'Block_Mat.exit8_proc'
	 'hls::AXIvideo2Mat<8, 100, 100, 0>'
	 'hls::Resize<0, 100, 100, 28, 28>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
Command         transform done; 6.454 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2303:45) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2372:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2413:23) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2420:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:302:3) to (./cnn.h:295:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:309:31) in function 'cnnclassify'... converting 3 basic blocks.
Command         transform done; 1.461 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 416.000 ; gain = 359.059
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.2.bc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' to 'Resize_opr_linear' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 100, 100, 28, 28>' to 'Resize' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'PoolLayer' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:290:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:23)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >11' to 'Conv11' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >8' to 'Conv8' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >9' to 'Conv9' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >10' to 'Conv10' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:37)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 100, 100, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[0].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
Command         transform done; 3.862 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 576.883 ; gain = 519.941
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.129 sec.
Command     elaborate done; 50.203 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'CNN_Core' ...
Execute       ap_set_top_model CNN_Core 
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit8_proc' to 'Block_Mat_exit8_proc'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
Execute       get_model_list CNN_Core -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CNN_Core 
Execute       preproc_iomode -model cnnclassify 
Execute       preproc_iomode -model CconLayer 
Execute       preproc_iomode -model Reshape 
Execute       preproc_iomode -model PoolLayer.1 
Execute       preproc_iomode -model Conv11 
Execute       preproc_iomode -model ConvLayer 
Execute       preproc_iomode -model Conv10 
Execute       preproc_iomode -model PoolLayer 
Execute       preproc_iomode -model Conv9 
Execute       preproc_iomode -model ConvLayer.1 
Execute       preproc_iomode -model Conv8 
Execute       preproc_iomode -model Mat2Array2D 
Execute       preproc_iomode -model Resize 
Execute       preproc_iomode -model Resize_opr_linear 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block_Mat.exit8_proc 
Execute       get_model_list CNN_Core -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core
INFO-FLOW: Configuring Module : Block_Mat.exit8_proc ...
Execute       set_default_model Block_Mat.exit8_proc 
Execute       apply_spec_resource_limit Block_Mat.exit8_proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       apply_spec_resource_limit Resize_opr_linear 
INFO-FLOW: Configuring Module : Resize ...
Execute       set_default_model Resize 
Execute       apply_spec_resource_limit Resize 
INFO-FLOW: Configuring Module : Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       apply_spec_resource_limit Mat2Array2D 
INFO-FLOW: Configuring Module : Conv8 ...
Execute       set_default_model Conv8 
Execute       apply_spec_resource_limit Conv8 
INFO-FLOW: Configuring Module : ConvLayer.1 ...
Execute       set_default_model ConvLayer.1 
Execute       apply_spec_resource_limit ConvLayer.1 
INFO-FLOW: Configuring Module : Conv9 ...
Execute       set_default_model Conv9 
Execute       apply_spec_resource_limit Conv9 
INFO-FLOW: Configuring Module : PoolLayer ...
Execute       set_default_model PoolLayer 
Execute       apply_spec_resource_limit PoolLayer 
INFO-FLOW: Configuring Module : Conv10 ...
Execute       set_default_model Conv10 
Execute       apply_spec_resource_limit Conv10 
INFO-FLOW: Configuring Module : ConvLayer ...
Execute       set_default_model ConvLayer 
Execute       apply_spec_resource_limit ConvLayer 
INFO-FLOW: Configuring Module : Conv11 ...
Execute       set_default_model Conv11 
Execute       apply_spec_resource_limit Conv11 
INFO-FLOW: Configuring Module : PoolLayer.1 ...
Execute       set_default_model PoolLayer.1 
Execute       apply_spec_resource_limit PoolLayer.1 
INFO-FLOW: Configuring Module : Reshape ...
Execute       set_default_model Reshape 
Execute       apply_spec_resource_limit Reshape 
INFO-FLOW: Configuring Module : CconLayer ...
Execute       set_default_model CconLayer 
Execute       apply_spec_resource_limit CconLayer 
INFO-FLOW: Configuring Module : cnnclassify ...
Execute       set_default_model cnnclassify 
Execute       apply_spec_resource_limit cnnclassify 
INFO-FLOW: Configuring Module : CNN_Core ...
Execute       set_default_model CNN_Core 
Execute       apply_spec_resource_limit CNN_Core 
INFO-FLOW: Model list for preprocess: Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core
INFO-FLOW: Preprocessing Module: Block_Mat.exit8_proc ...
Execute       set_default_model Block_Mat.exit8_proc 
Execute       cdfg_preprocess -model Block_Mat.exit8_proc 
Execute       rtl_gen_preprocess Block_Mat.exit8_proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       cdfg_preprocess -model Resize_opr_linear 
Execute       rtl_gen_preprocess Resize_opr_linear 
INFO-FLOW: Preprocessing Module: Resize ...
Execute       set_default_model Resize 
Execute       cdfg_preprocess -model Resize 
Execute       rtl_gen_preprocess Resize 
INFO-FLOW: Preprocessing Module: Mat2Array2D ...
Execute       set_default_model Mat2Array2D 
Execute       cdfg_preprocess -model Mat2Array2D 
Execute       rtl_gen_preprocess Mat2Array2D 
INFO-FLOW: Preprocessing Module: Conv8 ...
Execute       set_default_model Conv8 
Execute       cdfg_preprocess -model Conv8 
Execute       rtl_gen_preprocess Conv8 
INFO-FLOW: Preprocessing Module: ConvLayer.1 ...
Execute       set_default_model ConvLayer.1 
Execute       cdfg_preprocess -model ConvLayer.1 
Execute       rtl_gen_preprocess ConvLayer.1 
INFO-FLOW: Preprocessing Module: Conv9 ...
Execute       set_default_model Conv9 
Execute       cdfg_preprocess -model Conv9 
Execute       rtl_gen_preprocess Conv9 
INFO-FLOW: Preprocessing Module: PoolLayer ...
Execute       set_default_model PoolLayer 
Execute       cdfg_preprocess -model PoolLayer 
Execute       rtl_gen_preprocess PoolLayer 
INFO-FLOW: Preprocessing Module: Conv10 ...
Execute       set_default_model Conv10 
Execute       cdfg_preprocess -model Conv10 
Execute       rtl_gen_preprocess Conv10 
INFO-FLOW: Preprocessing Module: ConvLayer ...
Execute       set_default_model ConvLayer 
Execute       cdfg_preprocess -model ConvLayer 
Execute       rtl_gen_preprocess ConvLayer 
INFO-FLOW: Preprocessing Module: Conv11 ...
Execute       set_default_model Conv11 
Execute       cdfg_preprocess -model Conv11 
Execute       rtl_gen_preprocess Conv11 
INFO-FLOW: Preprocessing Module: PoolLayer.1 ...
Execute       set_default_model PoolLayer.1 
Execute       cdfg_preprocess -model PoolLayer.1 
Execute       rtl_gen_preprocess PoolLayer.1 
INFO-FLOW: Preprocessing Module: Reshape ...
Execute       set_default_model Reshape 
Execute       cdfg_preprocess -model Reshape 
Execute       rtl_gen_preprocess Reshape 
INFO-FLOW: Preprocessing Module: CconLayer ...
Execute       set_default_model CconLayer 
Execute       cdfg_preprocess -model CconLayer 
Execute       rtl_gen_preprocess CconLayer 
INFO-FLOW: Preprocessing Module: cnnclassify ...
Execute       set_default_model cnnclassify 
Execute       cdfg_preprocess -model cnnclassify 
Execute       rtl_gen_preprocess cnnclassify 
INFO-FLOW: Preprocessing Module: CNN_Core ...
Execute       set_default_model CNN_Core 
Execute       cdfg_preprocess -model CNN_Core 
Execute       rtl_gen_preprocess CNN_Core 
WARNING: [SYN 201-107] Renaming port name 'CNN_Core/label' to 'CNN_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_Mat.exit8_proc 
Execute       schedule -model Block_Mat.exit8_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.229 sec.
INFO: [HLS 200-111]  Elapsed time: 51.848 seconds; current allocated memory: 506.587 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_Mat.exit8_proc.
Execute       set_default_model Block_Mat.exit8_proc 
Execute       bind -model Block_Mat.exit8_proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block_Mat.exit8_proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 506.659 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_Mat.exit8_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.238 sec.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 506.932 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 507.292 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize_opr_linear 
Execute       schedule -model Resize_opr_linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.464 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 508.974 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.verbose.sched.rpt -verbose -f 
Command       report done; 0.353 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.sched.adb -f 
Command       db_write done; 0.182 sec.
INFO-FLOW: Finish scheduling Resize_opr_linear.
Execute       set_default_model Resize_opr_linear 
Execute       bind -model Resize_opr_linear 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resize_opr_linear
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 510.353 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.verbose.bind.rpt -verbose -f 
Command       report done; 0.373 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.bind.adb -f 
Command       db_write done; 0.201 sec.
INFO-FLOW: Finish binding Resize_opr_linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize 
Execute       schedule -model Resize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.224 sec.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 510.627 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.sched.adb -f 
INFO-FLOW: Finish scheduling Resize.
Execute       set_default_model Resize 
Execute       bind -model Resize 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resize
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 510.765 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.verbose.bind.rpt -verbose -f 
Command       report done; 0.123 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.bind.adb -f 
INFO-FLOW: Finish binding Resize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Array2D 
Execute       schedule -model Mat2Array2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 511.036 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Array2D.
Execute       set_default_model Mat2Array2D 
Execute       bind -model Mat2Array2D 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2Array2D
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 511.185 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.bind.adb -f 
INFO-FLOW: Finish binding Mat2Array2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv8 
Execute       schedule -model Conv8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.249 sec.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 511.912 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.verbose.sched.rpt -verbose -f 
Command       report done; 0.116 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.sched.adb -f 
Command       db_write done; 0.114 sec.
INFO-FLOW: Finish scheduling Conv8.
Execute       set_default_model Conv8 
Execute       bind -model Conv8 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 512.785 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.verbose.bind.rpt -verbose -f 
Command       report done; 0.213 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.bind.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish binding Conv8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvLayer.1 
Execute       schedule -model ConvLayer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.365 sec.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 514.556 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.239 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.sched.adb -f 
Command       db_write done; 0.161 sec.
INFO-FLOW: Finish scheduling ConvLayer.1.
Execute       set_default_model ConvLayer.1 
Execute       bind -model ConvLayer.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ConvLayer.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 515.942 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.403 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding ConvLayer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv9 
Execute       schedule -model Conv9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 516.363 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.sched.adb -f 
INFO-FLOW: Finish scheduling Conv9.
Execute       set_default_model Conv9 
Execute       bind -model Conv9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 516.589 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.bind.adb -f 
INFO-FLOW: Finish binding Conv9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PoolLayer 
Execute       schedule -model PoolLayer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 516.869 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.386 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.sched.adb -f 
INFO-FLOW: Finish scheduling PoolLayer.
Execute       set_default_model PoolLayer 
Execute       bind -model PoolLayer 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=PoolLayer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 517.067 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.bind.adb -f 
INFO-FLOW: Finish binding PoolLayer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv10 
Execute       schedule -model Conv10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.388 sec.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 517.861 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.verbose.sched.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.sched.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish scheduling Conv10.
Execute       set_default_model Conv10 
Execute       bind -model Conv10 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 518.744 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.verbose.bind.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.bind.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish binding Conv10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ConvLayer 
Execute       schedule -model ConvLayer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.346 sec.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 520.307 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.235 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.sched.adb -f 
Command       db_write done; 0.169 sec.
INFO-FLOW: Finish scheduling ConvLayer.
Execute       set_default_model ConvLayer 
Execute       bind -model ConvLayer 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=ConvLayer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.151 sec.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 521.521 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.501 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.bind.adb -f 
Command       db_write done; 0.188 sec.
INFO-FLOW: Finish binding ConvLayer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv11 
Execute       schedule -model Conv11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 521.979 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.sched.adb -f 
INFO-FLOW: Finish scheduling Conv11.
Execute       set_default_model Conv11 
Execute       bind -model Conv11 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 522.190 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.bind.adb -f 
INFO-FLOW: Finish binding Conv11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PoolLayer.1 
Execute       schedule -model PoolLayer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 522.408 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.sched.adb -f 
INFO-FLOW: Finish scheduling PoolLayer.1.
Execute       set_default_model PoolLayer.1 
Execute       bind -model PoolLayer.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=PoolLayer.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 522.582 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.bind.adb -f 
INFO-FLOW: Finish binding PoolLayer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Reshape 
Execute       schedule -model Reshape 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 522.767 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.sched.adb -f 
INFO-FLOW: Finish scheduling Reshape.
Execute       set_default_model Reshape 
Execute       bind -model Reshape 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Reshape
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 522.896 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.verbose.bind.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.bind.adb -f 
INFO-FLOW: Finish binding Reshape.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CconLayer 
Execute       schedule -model CconLayer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 523.464 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.verbose.sched.rpt -verbose -f 
Command       report done; 0.123 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.sched.adb -f 
INFO-FLOW: Finish scheduling CconLayer.
Execute       set_default_model CconLayer 
Execute       bind -model CconLayer 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CconLayer
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 523.993 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.verbose.bind.rpt -verbose -f 
Command       report done; 0.188 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.bind.adb -f 
INFO-FLOW: Finish binding CconLayer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnnclassify 
Execute       schedule -model cnnclassify 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 524.500 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.sched.adb -f 
INFO-FLOW: Finish scheduling cnnclassify.
Execute       set_default_model cnnclassify 
Execute       bind -model cnnclassify 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cnnclassify
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.225 sec.
INFO: [HLS 200-111]  Elapsed time: 1.448 seconds; current allocated memory: 525.738 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.verbose.bind.rpt -verbose -f 
Command       report done; 0.789 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.bind.adb -f 
INFO-FLOW: Finish binding cnnclassify.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_Core 
Execute       schedule -model CNN_Core 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 526.348 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.verbose.sched.rpt -verbose -f 
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_Core.
Execute       set_default_model CNN_Core 
Execute       bind -model CNN_Core 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CNN_Core
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.759 sec.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 527.143 MB.
Execute       report -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.verbose.bind.rpt -verbose -f 
Command       report done; 0.998 sec.
Execute       db_write -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.bind.adb -f 
INFO-FLOW: Finish binding CNN_Core.
Execute       get_model_list CNN_Core -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_Mat.exit8_proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Resize_opr_linear 
Execute       rtl_gen_preprocess Resize 
Execute       rtl_gen_preprocess Mat2Array2D 
Execute       rtl_gen_preprocess Conv8 
Execute       rtl_gen_preprocess ConvLayer.1 
Execute       rtl_gen_preprocess Conv9 
Execute       rtl_gen_preprocess PoolLayer 
Execute       rtl_gen_preprocess Conv10 
Execute       rtl_gen_preprocess ConvLayer 
Execute       rtl_gen_preprocess Conv11 
Execute       rtl_gen_preprocess PoolLayer.1 
Execute       rtl_gen_preprocess Reshape 
Execute       rtl_gen_preprocess CconLayer 
Execute       rtl_gen_preprocess cnnclassify 
Execute       rtl_gen_preprocess CNN_Core 
INFO-FLOW: Model list for RTL generation: Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block_Mat.exit8_proc -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit8_proc'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 527.839 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_Mat.exit8_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Block_Mat_exit8_proc -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Block_Mat.exit8_proc -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Block_Mat_exit8_proc 
Execute       gen_rtl Block_Mat.exit8_proc -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Block_Mat_exit8_proc 
Execute       gen_tb_info Block_Mat.exit8_proc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Block_Mat_exit8_proc_csynth.rpt -f 
Execute       report -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Block_Mat_exit8_proc_csynth.xml -f -x 
Execute       report -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.verbose.rpt -verbose -f 
Execute       db_write -model Block_Mat.exit8_proc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
Command       create_rtl_model done; 0.144 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 528.849 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/AXIvideo2Mat -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model AXIvideo2Mat -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Resize_opr_linear -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_sdiv_48ns_22s_48_52_seq_1' to 'CNN_Core_sdiv_48ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_udiv_31ns_32s_16_35_1' to 'CNN_Core_udiv_31neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_mul_mul_20s_8ns_28_1_1' to 'CNN_Core_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_mul_mul_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_sdiv_48ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_udiv_31neOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
Command       create_rtl_model done; 0.371 sec.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 532.081 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize_opr_linear -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Resize_opr_linear -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Resize_opr_linear 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Resize_opr_linear 
Execute       gen_tb_info Resize_opr_linear -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Resize_opr_linear -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Resize_opr_linear_csynth.rpt -f 
Execute       report -model Resize_opr_linear -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Resize_opr_linear_csynth.xml -f -x 
Execute       report -model Resize_opr_linear -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.verbose.rpt -verbose -f 
Command       report done; 0.436 sec.
Execute       db_write -model Resize_opr_linear -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.adb -f 
Command       db_write done; 0.29 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Resize -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.533 seconds; current allocated memory: 533.027 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Resize -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Resize -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Resize 
Execute       gen_rtl Resize -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Resize 
Execute       gen_tb_info Resize -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Resize -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Resize_csynth.rpt -f 
Execute       report -model Resize -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Resize_csynth.xml -f -x 
Execute       report -model Resize -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.verbose.rpt -verbose -f 
Command       report done; 0.144 sec.
Execute       db_write -model Resize -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2Array2D -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 533.491 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Array2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Mat2Array2D -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Mat2Array2D 
Execute       gen_rtl Mat2Array2D -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Mat2Array2D 
Execute       gen_tb_info Mat2Array2D -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Mat2Array2D_csynth.rpt -f 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Mat2Array2D_csynth.xml -f -x 
Execute       report -model Mat2Array2D -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.verbose.rpt -verbose -f 
Execute       db_write -model Mat2Array2D -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv8 -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_1_V' to 'Conv8_LineBuffer_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_2_V' to 'Conv8_LineBuffer_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_3_V' to 'Conv8_LineBuffer_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_4_V' to 'Conv8_LineBuffer_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv8'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 535.125 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Conv8 -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Conv8 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Conv8 
Execute       gen_rtl Conv8 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Conv8 
Execute       gen_tb_info Conv8 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8 -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Conv8 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv8_csynth.rpt -f 
Execute       report -model Conv8 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv8_csynth.xml -f -x 
Execute       report -model Conv8 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.verbose.rpt -verbose -f 
Command       report done; 0.223 sec.
Execute       db_write -model Conv8 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.adb -f 
Command       db_write done; 0.207 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ConvLayer.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_rows' to 'ConvLayer_1_convllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_cols' to 'ConvLayer_1_convlmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_uitofp_32ns_32_2_1' to 'CNN_Core_uitofp_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fptrunc_64ns_32_1_1' to 'CNN_Core_fptrunc_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fpext_32ns_64_1_1' to 'CNN_Core_fpext_32sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN_Core_fexp_32ntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN_Core_dadd_64nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_ddiv_64ns_64ns_64_15_1' to 'CNN_Core_ddiv_64nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
Command       create_rtl_model done; 0.307 sec.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 538.060 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvLayer.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/ConvLayer_1 -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl ConvLayer.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/ConvLayer_1 
Execute       gen_rtl ConvLayer.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/ConvLayer_1 
Execute       gen_tb_info ConvLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1 -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model ConvLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/ConvLayer_1_csynth.rpt -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model ConvLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/ConvLayer_1_csynth.xml -f -x 
Execute       report -model ConvLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.502 sec.
Execute       db_write -model ConvLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.adb -f 
Command       db_write done; 0.289 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv9 -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv9_LineBuffer_val_1_V' to 'Conv9_LineBuffer_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_am_addmul_1s_5ns_11s_11_1_1' to 'CNN_Core_am_addmuxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_am_addmuxdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv9'.
INFO: [HLS 200-111]  Elapsed time: 1.685 seconds; current allocated memory: 539.205 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Conv9 -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Conv9 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Conv9 
Execute       gen_rtl Conv9 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Conv9 
Execute       gen_tb_info Conv9 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9 -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Conv9 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv9_csynth.rpt -f 
Execute       report -model Conv9 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv9_csynth.xml -f -x 
Execute       report -model Conv9 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.verbose.rpt -verbose -f 
Execute       db_write -model Conv9 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model PoolLayer -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 539.800 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl PoolLayer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/PoolLayer -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl PoolLayer -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/PoolLayer 
Execute       gen_rtl PoolLayer -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/PoolLayer 
Execute       gen_tb_info PoolLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model PoolLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/PoolLayer_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model PoolLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/PoolLayer_csynth.xml -f -x 
Execute       report -model PoolLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model PoolLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv10 -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_1_V' to 'Conv10_LineBufferzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_2_V' to 'Conv10_LineBufferAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_3_V' to 'Conv10_LineBufferBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_4_V' to 'Conv10_LineBufferCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv10'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 541.616 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Conv10 -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Conv10 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Conv10 
Execute       gen_rtl Conv10 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Conv10 
Execute       gen_tb_info Conv10 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10 -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Conv10 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv10_csynth.rpt -f 
Execute       report -model Conv10 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv10_csynth.xml -f -x 
Execute       report -model Conv10 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.verbose.rpt -verbose -f 
Command       report done; 0.217 sec.
Execute       db_write -model Conv10 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.adb -f 
Command       db_write done; 0.238 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model ConvLayer -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_rows' to 'ConvLayer_convlayDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_cols' to 'ConvLayer_convlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
Command       create_rtl_model done; 0.254 sec.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 544.422 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl ConvLayer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/ConvLayer -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl ConvLayer -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/ConvLayer 
Execute       gen_rtl ConvLayer -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/ConvLayer 
Execute       gen_tb_info ConvLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model ConvLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/ConvLayer_csynth.rpt -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model ConvLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/ConvLayer_csynth.xml -f -x 
Execute       report -model ConvLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Command       report done; 0.454 sec.
Execute       db_write -model ConvLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.adb -f 
Command       db_write done; 0.568 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv11 -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv11_LineBuffer_val_1_V' to 'Conv11_LineBufferJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv11'.
INFO: [HLS 200-111]  Elapsed time: 1.888 seconds; current allocated memory: 545.554 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Conv11 -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Conv11 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Conv11 
Execute       gen_rtl Conv11 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Conv11 
Execute       gen_tb_info Conv11 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11 -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Conv11 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv11_csynth.rpt -f 
Execute       report -model Conv11 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Conv11_csynth.xml -f -x 
Execute       report -model Conv11 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.verbose.rpt -verbose -f 
Execute       db_write -model Conv11 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.adb -f 
Command       db_write done; 0.131 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model PoolLayer.1 -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 546.065 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl PoolLayer.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/PoolLayer_1 -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl PoolLayer.1 -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/PoolLayer_1 
Execute       gen_rtl PoolLayer.1 -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/PoolLayer_1 
Execute       gen_tb_info PoolLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1 -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model PoolLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/PoolLayer_1_csynth.rpt -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model PoolLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/PoolLayer_1_csynth.xml -f -x 
Execute       report -model PoolLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model PoolLayer.1 -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.adb -f 
Command       db_write done; 0.133 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Reshape -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 546.460 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl Reshape -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/Reshape -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl Reshape -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/Reshape 
Execute       gen_rtl Reshape -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/Reshape 
Execute       gen_tb_info Reshape -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model Reshape -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Reshape_csynth.rpt -f 
Execute       report -model Reshape -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/Reshape_csynth.xml -f -x 
Execute       report -model Reshape -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.verbose.rpt -verbose -f 
Execute       db_write -model Reshape -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.adb -f 
Command       db_write done; 0.116 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CconLayer -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
Command       create_rtl_model done; 0.186 sec.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 547.909 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl CconLayer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/CconLayer -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl CconLayer -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/CconLayer 
Execute       gen_rtl CconLayer -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/CconLayer 
Execute       gen_tb_info CconLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model CconLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/CconLayer_csynth.rpt -f 
Execute       report -model CconLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/CconLayer_csynth.xml -f -x 
Execute       report -model CconLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.verbose.rpt -verbose -f 
Command       report done; 0.213 sec.
Execute       db_write -model CconLayer -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.adb -f 
Command       db_write done; 0.211 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model cnnclassify -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_ro' to 'cnnclassify_convlNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_co' to 'cnnclassify_convlOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_ro' to 'cnnclassify_convlPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_co' to 'cnnclassify_convlQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.101 seconds; current allocated memory: 549.456 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnnclassify -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/cnnclassify -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl cnnclassify -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/cnnclassify 
Execute       gen_rtl cnnclassify -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/cnnclassify 
Execute       gen_tb_info cnnclassify -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model cnnclassify -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/cnnclassify_csynth.rpt -f 
Execute       report -model cnnclassify -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/cnnclassify_csynth.xml -f -x 
Execute       report -model cnnclassify -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.verbose.rpt -verbose -f 
Command       report done; 0.674 sec.
Execute       db_write -model cnnclassify -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.adb -f 
Command       db_write done; 0.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CNN_Core -vendor xilinx -mg_file F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN_Core_input_val_V' to 'CNN_Core_input_vaXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Core'.
Command       create_rtl_model done; 0.243 sec.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 551.014 MB.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_Core -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/systemc/CNN_Core -synmodules Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core 
Execute       gen_rtl CNN_Core -istop -style xilinx -f -lang vhdl -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/vhdl/CNN_Core 
Execute       gen_rtl CNN_Core -istop -style xilinx -f -lang vlog -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/verilog/CNN_Core 
Execute       export_constraint_db -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl -f -tool general 
Execute       report -model CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.design.xml -verbose -f -dv 
Command       report done; 0.705 sec.
Execute       report -model CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core -p F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db 
Execute       report -model CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/CNN_Core_csynth.rpt -f 
Execute       report -model CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/syn/report/CNN_Core_csynth.xml -f -x 
Execute       report -model CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.verbose.rpt -verbose -f 
Command       report done; 0.797 sec.
Execute       db_write -model CNN_Core -o F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.adb -f 
Command       db_write done; 0.158 sec.
Execute       sc_get_clocks CNN_Core 
Execute       sc_get_portdomain CNN_Core 
INFO-FLOW: Model list for RTL component generation: Block_Mat.exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer.1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer.1 Reshape CconLayer cnnclassify CNN_Core
INFO-FLOW: Handling components in module [Block_Mat_exit8_proc] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Resize_opr_linear] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO-FLOW: Found component CNN_Core_sdiv_48ndEe.
INFO-FLOW: Append model CNN_Core_sdiv_48ndEe
INFO-FLOW: Found component CNN_Core_udiv_31neOg.
INFO-FLOW: Append model CNN_Core_udiv_31neOg
INFO-FLOW: Found component CNN_Core_mul_mul_fYi.
INFO-FLOW: Append model CNN_Core_mul_mul_fYi
INFO-FLOW: Found component Resize_opr_linearbkb.
INFO-FLOW: Append model Resize_opr_linearbkb
INFO-FLOW: Handling components in module [Resize] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Array2D] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
INFO-FLOW: Handling components in module [Conv8] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
INFO-FLOW: Found component Conv8_LineBuffer_g8j.
INFO-FLOW: Append model Conv8_LineBuffer_g8j
INFO-FLOW: Found component Conv8_LineBuffer_jbC.
INFO-FLOW: Append model Conv8_LineBuffer_jbC
INFO-FLOW: Handling components in module [ConvLayer_1] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
INFO-FLOW: Found component CNN_Core_uitofp_3qcK.
INFO-FLOW: Append model CNN_Core_uitofp_3qcK
INFO-FLOW: Found component CNN_Core_fptrunc_rcU.
INFO-FLOW: Append model CNN_Core_fptrunc_rcU
INFO-FLOW: Found component CNN_Core_fpext_32sc4.
INFO-FLOW: Append model CNN_Core_fpext_32sc4
INFO-FLOW: Found component CNN_Core_fexp_32ntde.
INFO-FLOW: Append model CNN_Core_fexp_32ntde
INFO-FLOW: Found component CNN_Core_dadd_64nudo.
INFO-FLOW: Append model CNN_Core_dadd_64nudo
INFO-FLOW: Found component CNN_Core_ddiv_64nvdy.
INFO-FLOW: Append model CNN_Core_ddiv_64nvdy
INFO-FLOW: Found component ConvLayer_1_convlkbM.
INFO-FLOW: Append model ConvLayer_1_convlkbM
INFO-FLOW: Found component ConvLayer_1_convllbW.
INFO-FLOW: Append model ConvLayer_1_convllbW
INFO-FLOW: Found component ConvLayer_1_convlncg.
INFO-FLOW: Append model ConvLayer_1_convlncg
INFO-FLOW: Found component ConvLayer_1_p_temocq.
INFO-FLOW: Append model ConvLayer_1_p_temocq
INFO-FLOW: Found component ConvLayer_1_p_outpcA.
INFO-FLOW: Append model ConvLayer_1_p_outpcA
INFO-FLOW: Handling components in module [Conv9] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
INFO-FLOW: Found component CNN_Core_am_addmuxdS.
INFO-FLOW: Append model CNN_Core_am_addmuxdS
INFO-FLOW: Found component Conv9_LineBuffer_wdI.
INFO-FLOW: Append model Conv9_LineBuffer_wdI
INFO-FLOW: Handling components in module [PoolLayer] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
INFO-FLOW: Found component PoolLayer_p_temp_yd2.
INFO-FLOW: Append model PoolLayer_p_temp_yd2
INFO-FLOW: Handling components in module [Conv10] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
INFO-FLOW: Found component Conv10_LineBufferzec.
INFO-FLOW: Append model Conv10_LineBufferzec
INFO-FLOW: Handling components in module [ConvLayer] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
INFO-FLOW: Found component ConvLayer_convlayDeQ.
INFO-FLOW: Append model ConvLayer_convlayDeQ
INFO-FLOW: Found component ConvLayer_convlayFfa.
INFO-FLOW: Append model ConvLayer_convlayFfa
INFO-FLOW: Found component ConvLayer_convlayGfk.
INFO-FLOW: Append model ConvLayer_convlayGfk
INFO-FLOW: Found component ConvLayer_p_temp_Hfu.
INFO-FLOW: Append model ConvLayer_p_temp_Hfu
INFO-FLOW: Found component ConvLayer_p_outpuIfE.
INFO-FLOW: Append model ConvLayer_p_outpuIfE
INFO-FLOW: Handling components in module [Conv11] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
INFO-FLOW: Found component Conv11_LineBufferJfO.
INFO-FLOW: Append model Conv11_LineBufferJfO
INFO-FLOW: Handling components in module [PoolLayer_1] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
INFO-FLOW: Found component PoolLayer_1_p_temKfY.
INFO-FLOW: Append model PoolLayer_1_p_temKfY
INFO-FLOW: Handling components in module [Reshape] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
INFO-FLOW: Handling components in module [CconLayer] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
INFO-FLOW: Found component CconLayer_cconlayLf8.
INFO-FLOW: Append model CconLayer_cconlayLf8
INFO-FLOW: Found component CconLayer_cconlayMgi.
INFO-FLOW: Append model CconLayer_cconlayMgi
INFO-FLOW: Found component CconLayer_p_temp.
INFO-FLOW: Append model CconLayer_p_temp
INFO-FLOW: Handling components in module [cnnclassify] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
INFO-FLOW: Found component cnnclassify_convlNgs.
INFO-FLOW: Append model cnnclassify_convlNgs
INFO-FLOW: Found component cnnclassify_convlPgM.
INFO-FLOW: Append model cnnclassify_convlPgM
INFO-FLOW: Found component cnnclassify_inputRg6.
INFO-FLOW: Append model cnnclassify_inputRg6
INFO-FLOW: Found component cnnclassify_convlShg.
INFO-FLOW: Append model cnnclassify_convlShg
INFO-FLOW: Found component cnnclassify_poollThq.
INFO-FLOW: Append model cnnclassify_poollThq
INFO-FLOW: Found component cnnclassify_convlUhA.
INFO-FLOW: Append model cnnclassify_convlUhA
INFO-FLOW: Found component cnnclassify_cconlWhU.
INFO-FLOW: Append model cnnclassify_cconlWhU
INFO-FLOW: Handling components in module [CNN_Core] ... 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w6_d3_A.
INFO-FLOW: Append model fifo_w6_d3_A
INFO-FLOW: Found component fifo_w6_d3_A.
INFO-FLOW: Append model fifo_w6_d3_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component fifo_w6_d2_A.
INFO-FLOW: Append model fifo_w6_d2_A
INFO-FLOW: Found component start_for_Resize_U0.
INFO-FLOW: Append model start_for_Resize_U0
INFO-FLOW: Found component start_for_Mat2ArrYie.
INFO-FLOW: Append model start_for_Mat2ArrYie
INFO-FLOW: Found component CNN_Core_ctrl_s_axi.
INFO-FLOW: Append model CNN_Core_ctrl_s_axi
INFO-FLOW: Append model Block_Mat_exit8_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Resize_opr_linear
INFO-FLOW: Append model Resize
INFO-FLOW: Append model Mat2Array2D
INFO-FLOW: Append model Conv8
INFO-FLOW: Append model ConvLayer_1
INFO-FLOW: Append model Conv9
INFO-FLOW: Append model PoolLayer
INFO-FLOW: Append model Conv10
INFO-FLOW: Append model ConvLayer
INFO-FLOW: Append model Conv11
INFO-FLOW: Append model PoolLayer_1
INFO-FLOW: Append model Reshape
INFO-FLOW: Append model CconLayer
INFO-FLOW: Append model cnnclassify
INFO-FLOW: Append model CNN_Core
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: CNN_Core_sdiv_48ndEe CNN_Core_udiv_31neOg CNN_Core_mul_mul_fYi Resize_opr_linearbkb Conv8_LineBuffer_g8j Conv8_LineBuffer_jbC CNN_Core_uitofp_3qcK CNN_Core_fptrunc_rcU CNN_Core_fpext_32sc4 CNN_Core_fexp_32ntde CNN_Core_dadd_64nudo CNN_Core_ddiv_64nvdy ConvLayer_1_convlkbM ConvLayer_1_convllbW ConvLayer_1_convlncg ConvLayer_1_p_temocq ConvLayer_1_p_outpcA CNN_Core_am_addmuxdS Conv9_LineBuffer_wdI PoolLayer_p_temp_yd2 Conv10_LineBufferzec ConvLayer_convlayDeQ ConvLayer_convlayFfa ConvLayer_convlayGfk ConvLayer_p_temp_Hfu ConvLayer_p_outpuIfE Conv11_LineBufferJfO PoolLayer_1_p_temKfY CconLayer_cconlayLf8 CconLayer_cconlayMgi CconLayer_p_temp cnnclassify_convlNgs cnnclassify_convlPgM cnnclassify_inputRg6 cnnclassify_convlShg cnnclassify_poollThq cnnclassify_convlUhA cnnclassify_cconlWhU fifo_w32_d2_A fifo_w32_d2_A fifo_w6_d3_A fifo_w6_d3_A fifo_w8_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w8_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A fifo_w6_d2_A start_for_Resize_U0 start_for_Mat2ArrYie CNN_Core_ctrl_s_axi Block_Mat_exit8_proc AXIvideo2Mat Resize_opr_linear Resize Mat2Array2D Conv8 ConvLayer_1 Conv9 PoolLayer Conv10 ConvLayer Conv11 PoolLayer_1 Reshape CconLayer cnnclassify CNN_Core
INFO-FLOW: To file: write model CNN_Core_sdiv_48ndEe
INFO-FLOW: To file: write model CNN_Core_udiv_31neOg
INFO-FLOW: To file: write model CNN_Core_mul_mul_fYi
INFO-FLOW: To file: write model Resize_opr_linearbkb
INFO-FLOW: To file: write model Conv8_LineBuffer_g8j
INFO-FLOW: To file: write model Conv8_LineBuffer_jbC
INFO-FLOW: To file: write model CNN_Core_uitofp_3qcK
INFO-FLOW: To file: write model CNN_Core_fptrunc_rcU
INFO-FLOW: To file: write model CNN_Core_fpext_32sc4
INFO-FLOW: To file: write model CNN_Core_fexp_32ntde
INFO-FLOW: To file: write model CNN_Core_dadd_64nudo
INFO-FLOW: To file: write model CNN_Core_ddiv_64nvdy
INFO-FLOW: To file: write model ConvLayer_1_convlkbM
INFO-FLOW: To file: write model ConvLayer_1_convllbW
INFO-FLOW: To file: write model ConvLayer_1_convlncg
INFO-FLOW: To file: write model ConvLayer_1_p_temocq
INFO-FLOW: To file: write model ConvLayer_1_p_outpcA
INFO-FLOW: To file: write model CNN_Core_am_addmuxdS
INFO-FLOW: To file: write model Conv9_LineBuffer_wdI
INFO-FLOW: To file: write model PoolLayer_p_temp_yd2
INFO-FLOW: To file: write model Conv10_LineBufferzec
INFO-FLOW: To file: write model ConvLayer_convlayDeQ
INFO-FLOW: To file: write model ConvLayer_convlayFfa
INFO-FLOW: To file: write model ConvLayer_convlayGfk
INFO-FLOW: To file: write model ConvLayer_p_temp_Hfu
INFO-FLOW: To file: write model ConvLayer_p_outpuIfE
INFO-FLOW: To file: write model Conv11_LineBufferJfO
INFO-FLOW: To file: write model PoolLayer_1_p_temKfY
INFO-FLOW: To file: write model CconLayer_cconlayLf8
INFO-FLOW: To file: write model CconLayer_cconlayMgi
INFO-FLOW: To file: write model CconLayer_p_temp
INFO-FLOW: To file: write model cnnclassify_convlNgs
INFO-FLOW: To file: write model cnnclassify_convlPgM
INFO-FLOW: To file: write model cnnclassify_inputRg6
INFO-FLOW: To file: write model cnnclassify_convlShg
INFO-FLOW: To file: write model cnnclassify_poollThq
INFO-FLOW: To file: write model cnnclassify_convlUhA
INFO-FLOW: To file: write model cnnclassify_cconlWhU
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w6_d3_A
INFO-FLOW: To file: write model fifo_w6_d3_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model fifo_w6_d2_A
INFO-FLOW: To file: write model start_for_Resize_U0
INFO-FLOW: To file: write model start_for_Mat2ArrYie
INFO-FLOW: To file: write model CNN_Core_ctrl_s_axi
INFO-FLOW: To file: write model Block_Mat_exit8_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Resize_opr_linear
INFO-FLOW: To file: write model Resize
INFO-FLOW: To file: write model Mat2Array2D
INFO-FLOW: To file: write model Conv8
INFO-FLOW: To file: write model ConvLayer_1
INFO-FLOW: To file: write model Conv9
INFO-FLOW: To file: write model PoolLayer
INFO-FLOW: To file: write model Conv10
INFO-FLOW: To file: write model ConvLayer
INFO-FLOW: To file: write model Conv11
INFO-FLOW: To file: write model PoolLayer_1
INFO-FLOW: To file: write model Reshape
INFO-FLOW: To file: write model CconLayer
INFO-FLOW: To file: write model cnnclassify
INFO-FLOW: To file: write model CNN_Core
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.102 sec.
Command       ap_source done; 0.102 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_Core_sdiv_48ndEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_Core_udiv_31neOg_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.17 sec.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_jbC_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convllbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outpcA_ram (RAM)' using block RAMs.
Command       ap_source done; 0.655 sec.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv9_LineBuffer_wdI_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_yd2_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv10_LineBufferzec_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayGfk_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_Hfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuIfE_ram (RAM)' using block RAMs.
Command       ap_source done; 0.191 sec.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv11_LineBufferJfO_ram (RAM)' using distributed RAMs.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temKfY_ram (RAM)' using block RAMs.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayMgi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
Command       ap_source done; 0.18 sec.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlNgs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlPgM_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputRg6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlShg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollThq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlUhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlWhU_ram (RAM)' using distributed RAMs.
Command       ap_source done; 0.167 sec.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'CNN_Core_input_vaXh4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c20_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c21_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_rows_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_cols_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrYie_U(start_for_Mat2ArrYie)' using Shift Registers.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.382 sec.
Execute       get_config_sdx -target 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.103 sec.
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       ap_source done; 0.107 sec.
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
Command       ap_source done; 0.115 sec.
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl 
Execute       sc_get_clocks CNN_Core 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/impl/misc/CNN_Core_ap_dadd_2_full_dsp_64_ip.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/impl/misc/CNN_Core_ap_ddiv_13_no_dsp_64_ip.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/impl/misc/CNN_Core_ap_fexp_3_full_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/impl/misc/CNN_Core_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/impl/misc/CNN_Core_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/impl/misc/CNN_Core_ap_uitofp_0_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:01:35 . Memory (MB): peak = 661.961 ; gain = 605.020
INFO: [SYSC 207-301] Generating SystemC RTL for CNN_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_Core.
Command     autosyn done; 43.404 sec.
Command   csynth_design done; 93.613 sec.
Command ap_source done; 94.055 sec.
Execute cleanup_all 
Command cleanup_all done; 0.16 sec.
INFO-FLOW: Workspace F:/FPGA/project/HLS/CNN_2.0/CNN/solution1 opened at Tue Dec 04 09:56:00 +0800 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 91050 } {LUT 364200 } {FF 728400 } {DSP48E 1260} {BRAM 1590}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.113 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_hp.hlp 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7vx690tffg1761-3 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:ffg1761:-3 
Execute         get_default_platform 
Execute         license_isbetapart xc7vx690t 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 108300} {LUT 433200 } {FF 866400 } {DSP48E 3600} {BRAM 2940}  
Execute     config_chip_info -quiet -speed fast 
Command   open_solution done; 0.209 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.112 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.107 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.108 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
Command     ap_source done; 0.108 sec.
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Block_Mat_exit8_proc.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Resize.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Mat2Array2D.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv8.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv9.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv10.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/ConvLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Conv11.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/PoolLayer_1.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/Reshape.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CconLayer.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/cnnclassify.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.compgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.rtl_wrap.cfg.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.constraint.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/CNN_Core.tbgen.tcl 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/FPGA/project/HLS/CNN_2.0/CNN/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.112 sec.
Execute         source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.115 sec.
Command     ap_source done; 0.115 sec.
Execute     source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute       source E:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 30.567 sec.
Command ap_source done; 30.801 sec.
Execute cleanup_all 
