
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -300.69

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.20

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.04   36.06   36.06 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.04    0.03   36.08 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.82    7.28   43.36 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.82    0.01   43.37 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.37   data arrival time
-----------------------------------------------------------------------------
                                 34.98   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.58   28.65   42.15   42.15 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.65    0.10   42.24 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.83   78.33   69.36  111.60 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.33    0.05  111.65 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.26  146.91 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  146.91 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.64   14.26   29.43  176.35 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.26    0.10  176.45 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.65   11.28   21.01  197.46 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.29    0.14  197.60 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.46   20.43  218.03 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.46    0.03  218.06 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.90   24.12  242.18 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.90    0.01  242.18 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.26   10.60   29.00  271.19 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.60    0.01  271.20 ^ resp_msg[13] (out)
                                271.20   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.20   data arrival time
-----------------------------------------------------------------------------
                                -23.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.58   28.65   42.15   42.15 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.65    0.10   42.24 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.83   78.33   69.36  111.60 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.33    0.05  111.65 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.26  146.91 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  146.91 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.64   14.26   29.43  176.35 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.26    0.10  176.45 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.65   11.28   21.01  197.46 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.29    0.14  197.60 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.46   20.43  218.03 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.46    0.03  218.06 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.90   24.12  242.18 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.90    0.01  242.18 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.26   10.60   29.00  271.19 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.60    0.01  271.20 ^ resp_msg[13] (out)
                                271.20   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.20   data arrival time
-----------------------------------------------------------------------------
                                -23.20   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
235.09866333007812

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7347

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.84427261352539

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8179

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.57   42.57 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.00  109.57 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.79  147.36 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.82  165.18 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.41  185.59 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.30  205.90 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.33  223.23 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.98  250.21 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.01  276.22 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.48  286.69 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.54  312.24 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.24 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.24   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.80  299.20   library setup time
         299.20   data required time
---------------------------------------------------------
         299.20   data required time
        -312.24   data arrival time
---------------------------------------------------------
         -13.04   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.06   36.06 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.30   43.36 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.37 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.37   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.37   data arrival time
---------------------------------------------------------
          34.98   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.1970

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.1970

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.553561

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
