design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/scratch/mpw7/caravel_user_project/openlane/user_project_wrapper,user_project_wrapper,22_09_06_10_52,flow completed,1h43m47s0ms,0h32m29s0ms,-2.0,10.2784,-1,13.91,14703.18,-1,0,0,0,0,0,0,0,-1,0,-1,-1,8633301,654950,0.0,-0.92,0.0,0.0,-1,0.0,-1.7,0.0,0.0,-1,6973008824.0,0.0,23.73,30.58,6.07,17.67,0.86,84702,547681,22673,485098,0,0,0,79211,2052,11,2065,2750,15516,3466,1004,15315,11035,11417,26,3314,98177,0,101491,10173980.1536,0.0268,0.0136,0.000509,0.034,0.0175,7.47e-07,0.0389,0.0208,1.13e-06,6.2,21.0,47.61904761904762,20,DELAY 4,10,50,1,180,180,0.25,0.2,sky130_fd_sc_hd,3
