{
  "module_name": "nic1_qm0_regs.h",
  "hash_id": "d3145a2330ab43a1f189adeaec4b38f10268ca7b4e06a70b73d062a59f9283a7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic1_qm0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC1_QM0_REGS_H_\n#define ASIC_REG_NIC1_QM0_REGS_H_\n\n \n\n#define mmNIC1_QM0_GLBL_CFG0                                         0xD20000\n\n#define mmNIC1_QM0_GLBL_CFG1                                         0xD20004\n\n#define mmNIC1_QM0_GLBL_PROT                                         0xD20008\n\n#define mmNIC1_QM0_GLBL_ERR_CFG                                      0xD2000C\n\n#define mmNIC1_QM0_GLBL_SECURE_PROPS_0                               0xD20010\n\n#define mmNIC1_QM0_GLBL_SECURE_PROPS_1                               0xD20014\n\n#define mmNIC1_QM0_GLBL_SECURE_PROPS_2                               0xD20018\n\n#define mmNIC1_QM0_GLBL_SECURE_PROPS_3                               0xD2001C\n\n#define mmNIC1_QM0_GLBL_SECURE_PROPS_4                               0xD20020\n\n#define mmNIC1_QM0_GLBL_NON_SECURE_PROPS_0                           0xD20024\n\n#define mmNIC1_QM0_GLBL_NON_SECURE_PROPS_1                           0xD20028\n\n#define mmNIC1_QM0_GLBL_NON_SECURE_PROPS_2                           0xD2002C\n\n#define mmNIC1_QM0_GLBL_NON_SECURE_PROPS_3                           0xD20030\n\n#define mmNIC1_QM0_GLBL_NON_SECURE_PROPS_4                           0xD20034\n\n#define mmNIC1_QM0_GLBL_STS0                                         0xD20038\n\n#define mmNIC1_QM0_GLBL_STS1_0                                       0xD20040\n\n#define mmNIC1_QM0_GLBL_STS1_1                                       0xD20044\n\n#define mmNIC1_QM0_GLBL_STS1_2                                       0xD20048\n\n#define mmNIC1_QM0_GLBL_STS1_3                                       0xD2004C\n\n#define mmNIC1_QM0_GLBL_STS1_4                                       0xD20050\n\n#define mmNIC1_QM0_GLBL_MSG_EN_0                                     0xD20054\n\n#define mmNIC1_QM0_GLBL_MSG_EN_1                                     0xD20058\n\n#define mmNIC1_QM0_GLBL_MSG_EN_2                                     0xD2005C\n\n#define mmNIC1_QM0_GLBL_MSG_EN_3                                     0xD20060\n\n#define mmNIC1_QM0_GLBL_MSG_EN_4                                     0xD20068\n\n#define mmNIC1_QM0_PQ_BASE_LO_0                                      0xD20070\n\n#define mmNIC1_QM0_PQ_BASE_LO_1                                      0xD20074\n\n#define mmNIC1_QM0_PQ_BASE_LO_2                                      0xD20078\n\n#define mmNIC1_QM0_PQ_BASE_LO_3                                      0xD2007C\n\n#define mmNIC1_QM0_PQ_BASE_HI_0                                      0xD20080\n\n#define mmNIC1_QM0_PQ_BASE_HI_1                                      0xD20084\n\n#define mmNIC1_QM0_PQ_BASE_HI_2                                      0xD20088\n\n#define mmNIC1_QM0_PQ_BASE_HI_3                                      0xD2008C\n\n#define mmNIC1_QM0_PQ_SIZE_0                                         0xD20090\n\n#define mmNIC1_QM0_PQ_SIZE_1                                         0xD20094\n\n#define mmNIC1_QM0_PQ_SIZE_2                                         0xD20098\n\n#define mmNIC1_QM0_PQ_SIZE_3                                         0xD2009C\n\n#define mmNIC1_QM0_PQ_PI_0                                           0xD200A0\n\n#define mmNIC1_QM0_PQ_PI_1                                           0xD200A4\n\n#define mmNIC1_QM0_PQ_PI_2                                           0xD200A8\n\n#define mmNIC1_QM0_PQ_PI_3                                           0xD200AC\n\n#define mmNIC1_QM0_PQ_CI_0                                           0xD200B0\n\n#define mmNIC1_QM0_PQ_CI_1                                           0xD200B4\n\n#define mmNIC1_QM0_PQ_CI_2                                           0xD200B8\n\n#define mmNIC1_QM0_PQ_CI_3                                           0xD200BC\n\n#define mmNIC1_QM0_PQ_CFG0_0                                         0xD200C0\n\n#define mmNIC1_QM0_PQ_CFG0_1                                         0xD200C4\n\n#define mmNIC1_QM0_PQ_CFG0_2                                         0xD200C8\n\n#define mmNIC1_QM0_PQ_CFG0_3                                         0xD200CC\n\n#define mmNIC1_QM0_PQ_CFG1_0                                         0xD200D0\n\n#define mmNIC1_QM0_PQ_CFG1_1                                         0xD200D4\n\n#define mmNIC1_QM0_PQ_CFG1_2                                         0xD200D8\n\n#define mmNIC1_QM0_PQ_CFG1_3                                         0xD200DC\n\n#define mmNIC1_QM0_PQ_ARUSER_31_11_0                                 0xD200E0\n\n#define mmNIC1_QM0_PQ_ARUSER_31_11_1                                 0xD200E4\n\n#define mmNIC1_QM0_PQ_ARUSER_31_11_2                                 0xD200E8\n\n#define mmNIC1_QM0_PQ_ARUSER_31_11_3                                 0xD200EC\n\n#define mmNIC1_QM0_PQ_STS0_0                                         0xD200F0\n\n#define mmNIC1_QM0_PQ_STS0_1                                         0xD200F4\n\n#define mmNIC1_QM0_PQ_STS0_2                                         0xD200F8\n\n#define mmNIC1_QM0_PQ_STS0_3                                         0xD200FC\n\n#define mmNIC1_QM0_PQ_STS1_0                                         0xD20100\n\n#define mmNIC1_QM0_PQ_STS1_1                                         0xD20104\n\n#define mmNIC1_QM0_PQ_STS1_2                                         0xD20108\n\n#define mmNIC1_QM0_PQ_STS1_3                                         0xD2010C\n\n#define mmNIC1_QM0_CQ_CFG0_0                                         0xD20110\n\n#define mmNIC1_QM0_CQ_CFG0_1                                         0xD20114\n\n#define mmNIC1_QM0_CQ_CFG0_2                                         0xD20118\n\n#define mmNIC1_QM0_CQ_CFG0_3                                         0xD2011C\n\n#define mmNIC1_QM0_CQ_CFG0_4                                         0xD20120\n\n#define mmNIC1_QM0_CQ_CFG1_0                                         0xD20124\n\n#define mmNIC1_QM0_CQ_CFG1_1                                         0xD20128\n\n#define mmNIC1_QM0_CQ_CFG1_2                                         0xD2012C\n\n#define mmNIC1_QM0_CQ_CFG1_3                                         0xD20130\n\n#define mmNIC1_QM0_CQ_CFG1_4                                         0xD20134\n\n#define mmNIC1_QM0_CQ_ARUSER_31_11_0                                 0xD20138\n\n#define mmNIC1_QM0_CQ_ARUSER_31_11_1                                 0xD2013C\n\n#define mmNIC1_QM0_CQ_ARUSER_31_11_2                                 0xD20140\n\n#define mmNIC1_QM0_CQ_ARUSER_31_11_3                                 0xD20144\n\n#define mmNIC1_QM0_CQ_ARUSER_31_11_4                                 0xD20148\n\n#define mmNIC1_QM0_CQ_STS0_0                                         0xD2014C\n\n#define mmNIC1_QM0_CQ_STS0_1                                         0xD20150\n\n#define mmNIC1_QM0_CQ_STS0_2                                         0xD20154\n\n#define mmNIC1_QM0_CQ_STS0_3                                         0xD20158\n\n#define mmNIC1_QM0_CQ_STS0_4                                         0xD2015C\n\n#define mmNIC1_QM0_CQ_STS1_0                                         0xD20160\n\n#define mmNIC1_QM0_CQ_STS1_1                                         0xD20164\n\n#define mmNIC1_QM0_CQ_STS1_2                                         0xD20168\n\n#define mmNIC1_QM0_CQ_STS1_3                                         0xD2016C\n\n#define mmNIC1_QM0_CQ_STS1_4                                         0xD20170\n\n#define mmNIC1_QM0_CQ_PTR_LO_0                                       0xD20174\n\n#define mmNIC1_QM0_CQ_PTR_HI_0                                       0xD20178\n\n#define mmNIC1_QM0_CQ_TSIZE_0                                        0xD2017C\n\n#define mmNIC1_QM0_CQ_CTL_0                                          0xD20180\n\n#define mmNIC1_QM0_CQ_PTR_LO_1                                       0xD20184\n\n#define mmNIC1_QM0_CQ_PTR_HI_1                                       0xD20188\n\n#define mmNIC1_QM0_CQ_TSIZE_1                                        0xD2018C\n\n#define mmNIC1_QM0_CQ_CTL_1                                          0xD20190\n\n#define mmNIC1_QM0_CQ_PTR_LO_2                                       0xD20194\n\n#define mmNIC1_QM0_CQ_PTR_HI_2                                       0xD20198\n\n#define mmNIC1_QM0_CQ_TSIZE_2                                        0xD2019C\n\n#define mmNIC1_QM0_CQ_CTL_2                                          0xD201A0\n\n#define mmNIC1_QM0_CQ_PTR_LO_3                                       0xD201A4\n\n#define mmNIC1_QM0_CQ_PTR_HI_3                                       0xD201A8\n\n#define mmNIC1_QM0_CQ_TSIZE_3                                        0xD201AC\n\n#define mmNIC1_QM0_CQ_CTL_3                                          0xD201B0\n\n#define mmNIC1_QM0_CQ_PTR_LO_4                                       0xD201B4\n\n#define mmNIC1_QM0_CQ_PTR_HI_4                                       0xD201B8\n\n#define mmNIC1_QM0_CQ_TSIZE_4                                        0xD201BC\n\n#define mmNIC1_QM0_CQ_CTL_4                                          0xD201C0\n\n#define mmNIC1_QM0_CQ_PTR_LO_STS_0                                   0xD201C4\n\n#define mmNIC1_QM0_CQ_PTR_LO_STS_1                                   0xD201C8\n\n#define mmNIC1_QM0_CQ_PTR_LO_STS_2                                   0xD201CC\n\n#define mmNIC1_QM0_CQ_PTR_LO_STS_3                                   0xD201D0\n\n#define mmNIC1_QM0_CQ_PTR_LO_STS_4                                   0xD201D4\n\n#define mmNIC1_QM0_CQ_PTR_HI_STS_0                                   0xD201D8\n\n#define mmNIC1_QM0_CQ_PTR_HI_STS_1                                   0xD201DC\n\n#define mmNIC1_QM0_CQ_PTR_HI_STS_2                                   0xD201E0\n\n#define mmNIC1_QM0_CQ_PTR_HI_STS_3                                   0xD201E4\n\n#define mmNIC1_QM0_CQ_PTR_HI_STS_4                                   0xD201E8\n\n#define mmNIC1_QM0_CQ_TSIZE_STS_0                                    0xD201EC\n\n#define mmNIC1_QM0_CQ_TSIZE_STS_1                                    0xD201F0\n\n#define mmNIC1_QM0_CQ_TSIZE_STS_2                                    0xD201F4\n\n#define mmNIC1_QM0_CQ_TSIZE_STS_3                                    0xD201F8\n\n#define mmNIC1_QM0_CQ_TSIZE_STS_4                                    0xD201FC\n\n#define mmNIC1_QM0_CQ_CTL_STS_0                                      0xD20200\n\n#define mmNIC1_QM0_CQ_CTL_STS_1                                      0xD20204\n\n#define mmNIC1_QM0_CQ_CTL_STS_2                                      0xD20208\n\n#define mmNIC1_QM0_CQ_CTL_STS_3                                      0xD2020C\n\n#define mmNIC1_QM0_CQ_CTL_STS_4                                      0xD20210\n\n#define mmNIC1_QM0_CQ_IFIFO_CNT_0                                    0xD20214\n\n#define mmNIC1_QM0_CQ_IFIFO_CNT_1                                    0xD20218\n\n#define mmNIC1_QM0_CQ_IFIFO_CNT_2                                    0xD2021C\n\n#define mmNIC1_QM0_CQ_IFIFO_CNT_3                                    0xD20220\n\n#define mmNIC1_QM0_CQ_IFIFO_CNT_4                                    0xD20224\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_LO_0                            0xD20228\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_LO_1                            0xD2022C\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_LO_2                            0xD20230\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_LO_3                            0xD20234\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_LO_4                            0xD20238\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_HI_0                            0xD2023C\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_HI_1                            0xD20240\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_HI_2                            0xD20244\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_HI_3                            0xD20248\n\n#define mmNIC1_QM0_CP_MSG_BASE0_ADDR_HI_4                            0xD2024C\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_LO_0                            0xD20250\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_LO_1                            0xD20254\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_LO_2                            0xD20258\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_LO_3                            0xD2025C\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_LO_4                            0xD20260\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_HI_0                            0xD20264\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_HI_1                            0xD20268\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_HI_2                            0xD2026C\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_HI_3                            0xD20270\n\n#define mmNIC1_QM0_CP_MSG_BASE1_ADDR_HI_4                            0xD20274\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_LO_0                            0xD20278\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_LO_1                            0xD2027C\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_LO_2                            0xD20280\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_LO_3                            0xD20284\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_LO_4                            0xD20288\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_HI_0                            0xD2028C\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_HI_1                            0xD20290\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_HI_2                            0xD20294\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_HI_3                            0xD20298\n\n#define mmNIC1_QM0_CP_MSG_BASE2_ADDR_HI_4                            0xD2029C\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_LO_0                            0xD202A0\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_LO_1                            0xD202A4\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_LO_2                            0xD202A8\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_LO_3                            0xD202AC\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_LO_4                            0xD202B0\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_HI_0                            0xD202B4\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_HI_1                            0xD202B8\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_HI_2                            0xD202BC\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_HI_3                            0xD202C0\n\n#define mmNIC1_QM0_CP_MSG_BASE3_ADDR_HI_4                            0xD202C4\n\n#define mmNIC1_QM0_CP_LDMA_TSIZE_OFFSET_0                            0xD202C8\n\n#define mmNIC1_QM0_CP_LDMA_TSIZE_OFFSET_1                            0xD202CC\n\n#define mmNIC1_QM0_CP_LDMA_TSIZE_OFFSET_2                            0xD202D0\n\n#define mmNIC1_QM0_CP_LDMA_TSIZE_OFFSET_3                            0xD202D4\n\n#define mmNIC1_QM0_CP_LDMA_TSIZE_OFFSET_4                            0xD202D8\n\n#define mmNIC1_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xD202E0\n\n#define mmNIC1_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xD202E4\n\n#define mmNIC1_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xD202E8\n\n#define mmNIC1_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xD202EC\n\n#define mmNIC1_QM0_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xD202F0\n\n#define mmNIC1_QM0_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xD202F4\n\n#define mmNIC1_QM0_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xD202F8\n\n#define mmNIC1_QM0_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xD202FC\n\n#define mmNIC1_QM0_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xD20300\n\n#define mmNIC1_QM0_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xD20304\n\n#define mmNIC1_QM0_CP_FENCE0_RDATA_0                                 0xD20308\n\n#define mmNIC1_QM0_CP_FENCE0_RDATA_1                                 0xD2030C\n\n#define mmNIC1_QM0_CP_FENCE0_RDATA_2                                 0xD20310\n\n#define mmNIC1_QM0_CP_FENCE0_RDATA_3                                 0xD20314\n\n#define mmNIC1_QM0_CP_FENCE0_RDATA_4                                 0xD20318\n\n#define mmNIC1_QM0_CP_FENCE1_RDATA_0                                 0xD2031C\n\n#define mmNIC1_QM0_CP_FENCE1_RDATA_1                                 0xD20320\n\n#define mmNIC1_QM0_CP_FENCE1_RDATA_2                                 0xD20324\n\n#define mmNIC1_QM0_CP_FENCE1_RDATA_3                                 0xD20328\n\n#define mmNIC1_QM0_CP_FENCE1_RDATA_4                                 0xD2032C\n\n#define mmNIC1_QM0_CP_FENCE2_RDATA_0                                 0xD20330\n\n#define mmNIC1_QM0_CP_FENCE2_RDATA_1                                 0xD20334\n\n#define mmNIC1_QM0_CP_FENCE2_RDATA_2                                 0xD20338\n\n#define mmNIC1_QM0_CP_FENCE2_RDATA_3                                 0xD2033C\n\n#define mmNIC1_QM0_CP_FENCE2_RDATA_4                                 0xD20340\n\n#define mmNIC1_QM0_CP_FENCE3_RDATA_0                                 0xD20344\n\n#define mmNIC1_QM0_CP_FENCE3_RDATA_1                                 0xD20348\n\n#define mmNIC1_QM0_CP_FENCE3_RDATA_2                                 0xD2034C\n\n#define mmNIC1_QM0_CP_FENCE3_RDATA_3                                 0xD20350\n\n#define mmNIC1_QM0_CP_FENCE3_RDATA_4                                 0xD20354\n\n#define mmNIC1_QM0_CP_FENCE0_CNT_0                                   0xD20358\n\n#define mmNIC1_QM0_CP_FENCE0_CNT_1                                   0xD2035C\n\n#define mmNIC1_QM0_CP_FENCE0_CNT_2                                   0xD20360\n\n#define mmNIC1_QM0_CP_FENCE0_CNT_3                                   0xD20364\n\n#define mmNIC1_QM0_CP_FENCE0_CNT_4                                   0xD20368\n\n#define mmNIC1_QM0_CP_FENCE1_CNT_0                                   0xD2036C\n\n#define mmNIC1_QM0_CP_FENCE1_CNT_1                                   0xD20370\n\n#define mmNIC1_QM0_CP_FENCE1_CNT_2                                   0xD20374\n\n#define mmNIC1_QM0_CP_FENCE1_CNT_3                                   0xD20378\n\n#define mmNIC1_QM0_CP_FENCE1_CNT_4                                   0xD2037C\n\n#define mmNIC1_QM0_CP_FENCE2_CNT_0                                   0xD20380\n\n#define mmNIC1_QM0_CP_FENCE2_CNT_1                                   0xD20384\n\n#define mmNIC1_QM0_CP_FENCE2_CNT_2                                   0xD20388\n\n#define mmNIC1_QM0_CP_FENCE2_CNT_3                                   0xD2038C\n\n#define mmNIC1_QM0_CP_FENCE2_CNT_4                                   0xD20390\n\n#define mmNIC1_QM0_CP_FENCE3_CNT_0                                   0xD20394\n\n#define mmNIC1_QM0_CP_FENCE3_CNT_1                                   0xD20398\n\n#define mmNIC1_QM0_CP_FENCE3_CNT_2                                   0xD2039C\n\n#define mmNIC1_QM0_CP_FENCE3_CNT_3                                   0xD203A0\n\n#define mmNIC1_QM0_CP_FENCE3_CNT_4                                   0xD203A4\n\n#define mmNIC1_QM0_CP_STS_0                                          0xD203A8\n\n#define mmNIC1_QM0_CP_STS_1                                          0xD203AC\n\n#define mmNIC1_QM0_CP_STS_2                                          0xD203B0\n\n#define mmNIC1_QM0_CP_STS_3                                          0xD203B4\n\n#define mmNIC1_QM0_CP_STS_4                                          0xD203B8\n\n#define mmNIC1_QM0_CP_CURRENT_INST_LO_0                              0xD203BC\n\n#define mmNIC1_QM0_CP_CURRENT_INST_LO_1                              0xD203C0\n\n#define mmNIC1_QM0_CP_CURRENT_INST_LO_2                              0xD203C4\n\n#define mmNIC1_QM0_CP_CURRENT_INST_LO_3                              0xD203C8\n\n#define mmNIC1_QM0_CP_CURRENT_INST_LO_4                              0xD203CC\n\n#define mmNIC1_QM0_CP_CURRENT_INST_HI_0                              0xD203D0\n\n#define mmNIC1_QM0_CP_CURRENT_INST_HI_1                              0xD203D4\n\n#define mmNIC1_QM0_CP_CURRENT_INST_HI_2                              0xD203D8\n\n#define mmNIC1_QM0_CP_CURRENT_INST_HI_3                              0xD203DC\n\n#define mmNIC1_QM0_CP_CURRENT_INST_HI_4                              0xD203E0\n\n#define mmNIC1_QM0_CP_BARRIER_CFG_0                                  0xD203F4\n\n#define mmNIC1_QM0_CP_BARRIER_CFG_1                                  0xD203F8\n\n#define mmNIC1_QM0_CP_BARRIER_CFG_2                                  0xD203FC\n\n#define mmNIC1_QM0_CP_BARRIER_CFG_3                                  0xD20400\n\n#define mmNIC1_QM0_CP_BARRIER_CFG_4                                  0xD20404\n\n#define mmNIC1_QM0_CP_DBG_0_0                                        0xD20408\n\n#define mmNIC1_QM0_CP_DBG_0_1                                        0xD2040C\n\n#define mmNIC1_QM0_CP_DBG_0_2                                        0xD20410\n\n#define mmNIC1_QM0_CP_DBG_0_3                                        0xD20414\n\n#define mmNIC1_QM0_CP_DBG_0_4                                        0xD20418\n\n#define mmNIC1_QM0_CP_ARUSER_31_11_0                                 0xD2041C\n\n#define mmNIC1_QM0_CP_ARUSER_31_11_1                                 0xD20420\n\n#define mmNIC1_QM0_CP_ARUSER_31_11_2                                 0xD20424\n\n#define mmNIC1_QM0_CP_ARUSER_31_11_3                                 0xD20428\n\n#define mmNIC1_QM0_CP_ARUSER_31_11_4                                 0xD2042C\n\n#define mmNIC1_QM0_CP_AWUSER_31_11_0                                 0xD20430\n\n#define mmNIC1_QM0_CP_AWUSER_31_11_1                                 0xD20434\n\n#define mmNIC1_QM0_CP_AWUSER_31_11_2                                 0xD20438\n\n#define mmNIC1_QM0_CP_AWUSER_31_11_3                                 0xD2043C\n\n#define mmNIC1_QM0_CP_AWUSER_31_11_4                                 0xD20440\n\n#define mmNIC1_QM0_ARB_CFG_0                                         0xD20A00\n\n#define mmNIC1_QM0_ARB_CHOISE_Q_PUSH                                 0xD20A04\n\n#define mmNIC1_QM0_ARB_WRR_WEIGHT_0                                  0xD20A08\n\n#define mmNIC1_QM0_ARB_WRR_WEIGHT_1                                  0xD20A0C\n\n#define mmNIC1_QM0_ARB_WRR_WEIGHT_2                                  0xD20A10\n\n#define mmNIC1_QM0_ARB_WRR_WEIGHT_3                                  0xD20A14\n\n#define mmNIC1_QM0_ARB_CFG_1                                         0xD20A18\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_0                              0xD20A20\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_1                              0xD20A24\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_2                              0xD20A28\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_3                              0xD20A2C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_4                              0xD20A30\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_5                              0xD20A34\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_6                              0xD20A38\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_7                              0xD20A3C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_8                              0xD20A40\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_9                              0xD20A44\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_10                             0xD20A48\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_11                             0xD20A4C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_12                             0xD20A50\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_13                             0xD20A54\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_14                             0xD20A58\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_15                             0xD20A5C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_16                             0xD20A60\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_17                             0xD20A64\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_18                             0xD20A68\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_19                             0xD20A6C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_20                             0xD20A70\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_21                             0xD20A74\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_22                             0xD20A78\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_23                             0xD20A7C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_24                             0xD20A80\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_25                             0xD20A84\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_26                             0xD20A88\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_27                             0xD20A8C\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_28                             0xD20A90\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_29                             0xD20A94\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_30                             0xD20A98\n\n#define mmNIC1_QM0_ARB_MST_AVAIL_CRED_31                             0xD20A9C\n\n#define mmNIC1_QM0_ARB_MST_CRED_INC                                  0xD20AA0\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_0                        0xD20AA4\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_1                        0xD20AA8\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_2                        0xD20AAC\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_3                        0xD20AB0\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_4                        0xD20AB4\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_5                        0xD20AB8\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_6                        0xD20ABC\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_7                        0xD20AC0\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_8                        0xD20AC4\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_9                        0xD20AC8\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_10                       0xD20ACC\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_11                       0xD20AD0\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_12                       0xD20AD4\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_13                       0xD20AD8\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_14                       0xD20ADC\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_15                       0xD20AE0\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_16                       0xD20AE4\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_17                       0xD20AE8\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_18                       0xD20AEC\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_19                       0xD20AF0\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_20                       0xD20AF4\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_21                       0xD20AF8\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_22                       0xD20AFC\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_23                       0xD20B00\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_24                       0xD20B04\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_25                       0xD20B08\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_26                       0xD20B0C\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_27                       0xD20B10\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_28                       0xD20B14\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_29                       0xD20B18\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_30                       0xD20B1C\n\n#define mmNIC1_QM0_ARB_MST_CHOISE_PUSH_OFST_31                       0xD20B20\n\n#define mmNIC1_QM0_ARB_SLV_MASTER_INC_CRED_OFST                      0xD20B28\n\n#define mmNIC1_QM0_ARB_MST_SLAVE_EN                                  0xD20B2C\n\n#define mmNIC1_QM0_ARB_MST_QUIET_PER                                 0xD20B34\n\n#define mmNIC1_QM0_ARB_SLV_CHOISE_WDT                                0xD20B38\n\n#define mmNIC1_QM0_ARB_SLV_ID                                        0xD20B3C\n\n#define mmNIC1_QM0_ARB_MSG_MAX_INFLIGHT                              0xD20B44\n\n#define mmNIC1_QM0_ARB_MSG_AWUSER_31_11                              0xD20B48\n\n#define mmNIC1_QM0_ARB_MSG_AWUSER_SEC_PROP                           0xD20B4C\n\n#define mmNIC1_QM0_ARB_MSG_AWUSER_NON_SEC_PROP                       0xD20B50\n\n#define mmNIC1_QM0_ARB_BASE_LO                                       0xD20B54\n\n#define mmNIC1_QM0_ARB_BASE_HI                                       0xD20B58\n\n#define mmNIC1_QM0_ARB_STATE_STS                                     0xD20B80\n\n#define mmNIC1_QM0_ARB_CHOISE_FULLNESS_STS                           0xD20B84\n\n#define mmNIC1_QM0_ARB_MSG_STS                                       0xD20B88\n\n#define mmNIC1_QM0_ARB_SLV_CHOISE_Q_HEAD                             0xD20B8C\n\n#define mmNIC1_QM0_ARB_ERR_CAUSE                                     0xD20B9C\n\n#define mmNIC1_QM0_ARB_ERR_MSG_EN                                    0xD20BA0\n\n#define mmNIC1_QM0_ARB_ERR_STS_DRP                                   0xD20BA8\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_0                                0xD20BB0\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_1                                0xD20BB4\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_2                                0xD20BB8\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_3                                0xD20BBC\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_4                                0xD20BC0\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_5                                0xD20BC4\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_6                                0xD20BC8\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_7                                0xD20BCC\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_8                                0xD20BD0\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_9                                0xD20BD4\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_10                               0xD20BD8\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_11                               0xD20BDC\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_12                               0xD20BE0\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_13                               0xD20BE4\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_14                               0xD20BE8\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_15                               0xD20BEC\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_16                               0xD20BF0\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_17                               0xD20BF4\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_18                               0xD20BF8\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_19                               0xD20BFC\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_20                               0xD20C00\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_21                               0xD20C04\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_22                               0xD20C08\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_23                               0xD20C0C\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_24                               0xD20C10\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_25                               0xD20C14\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_26                               0xD20C18\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_27                               0xD20C1C\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_28                               0xD20C20\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_29                               0xD20C24\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_30                               0xD20C28\n\n#define mmNIC1_QM0_ARB_MST_CRED_STS_31                               0xD20C2C\n\n#define mmNIC1_QM0_CGM_CFG                                           0xD20C70\n\n#define mmNIC1_QM0_CGM_STS                                           0xD20C74\n\n#define mmNIC1_QM0_CGM_CFG1                                          0xD20C78\n\n#define mmNIC1_QM0_LOCAL_RANGE_BASE                                  0xD20C80\n\n#define mmNIC1_QM0_LOCAL_RANGE_SIZE                                  0xD20C84\n\n#define mmNIC1_QM0_CSMR_STRICT_PRIO_CFG                              0xD20C90\n\n#define mmNIC1_QM0_HBW_RD_RATE_LIM_CFG_1                             0xD20C94\n\n#define mmNIC1_QM0_LBW_WR_RATE_LIM_CFG_0                             0xD20C98\n\n#define mmNIC1_QM0_LBW_WR_RATE_LIM_CFG_1                             0xD20C9C\n\n#define mmNIC1_QM0_HBW_RD_RATE_LIM_CFG_0                             0xD20CA0\n\n#define mmNIC1_QM0_GLBL_AXCACHE                                      0xD20CA4\n\n#define mmNIC1_QM0_IND_GW_APB_CFG                                    0xD20CB0\n\n#define mmNIC1_QM0_IND_GW_APB_WDATA                                  0xD20CB4\n\n#define mmNIC1_QM0_IND_GW_APB_RDATA                                  0xD20CB8\n\n#define mmNIC1_QM0_IND_GW_APB_STATUS                                 0xD20CBC\n\n#define mmNIC1_QM0_GLBL_ERR_ADDR_LO                                  0xD20CD0\n\n#define mmNIC1_QM0_GLBL_ERR_ADDR_HI                                  0xD20CD4\n\n#define mmNIC1_QM0_GLBL_ERR_WDATA                                    0xD20CD8\n\n#define mmNIC1_QM0_GLBL_MEM_INIT_BUSY                                0xD20D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}