Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 21 20:49:50 2021
| Host         : ROG-112-18 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file state_control_sets_placed.rpt
| Design       : state
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              96 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              38 |           14 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               4 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | ms_counter/current_state_reg[2]_1 |                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                   | debounce2/AR[0]         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                   |                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | display_num[14]_i_1_n_0           | display_num[15]_i_1_n_0 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | debounce0/E[0]                    |                         |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | display_num[14]_i_1_n_0           |                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | ms_counter/next_time_elapsed      | time_rest               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | debounce1/E[0]                    |                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                   | time_rest               |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG |                                   | my_rdm_number/AS[0]     |               14 |             61 |         4.36 |
+----------------+-----------------------------------+-------------------------+------------------+----------------+--------------+


