# Generated by Yosys 0.9+3962 (git sha1 0fb4224e, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1614595538728/work=/usr/local/src/conda/yosys-0.9_5266_g0fb4224e -fdebug-prefix-map=/home/butta/Documents/independent-study/symbiflow-arch-defs/env/conda/envs/symbiflow_arch_def_base=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)

.model top
.inputs clk sw[0] sw[1] sw[2] sw[3] sw[4] sw[5] sw[6] sw[7]
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7]
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.names sw[1] sw[2] $techmap1848$abc$1841$lut\led[7].A[5]
00 1
.names sw[1] led[1]
0 1
.names sw[1] sw[2] led[2]
00 1
11 1
.names $techmap1848$abc$1841$lut\led[7].A[5] sw[3] led[3]
00 1
11 1
.names $techmap1848$abc$1841$lut\led[7].A[5] sw[3] sw[4] led[4]
001 1
010 1
101 1
111 1
.names $techmap1848$abc$1841$lut\led[7].A[5] sw[3] sw[4] sw[5] led[5]
0001 1
0011 1
0101 1
0110 1
1001 1
1011 1
1101 1
1111 1
.names $techmap1848$abc$1841$lut\led[7].A[5] sw[3] sw[4] sw[5] sw[6] led[6]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01110 1
10001 1
10011 1
10101 1
10111 1
11001 1
11011 1
11101 1
11111 1
.names sw[3] sw[4] sw[5] sw[6] sw[7] $abc$1841$lut\led[7].T0
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10011 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
.names sw[3] sw[4] sw[5] sw[6] sw[7] $abc$1841$lut\led[7].T1
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10011 1
10101 1
10111 1
11001 1
11011 1
11101 1
11111 1
.subckt MUXF6 I0=$abc$1841$lut\led[7].T0 I1=$abc$1841$lut\led[7].T1 O=led[7] S=$techmap1848$abc$1841$lut\led[7].A[5]
.cname $abc$1841$lut\led[7].fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/butta/Documents/independent-study/symbiflow-arch-defs/env/conda/envs/symbiflow_arch_def_base/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/butta/Documents/independent-study/symbiflow-arch-defs/xc/xc7/techmap/cells_map.v:257.9-257.53"
.names sw[7] $techmap1848$abc$1841$lut\led[7].A[0]
1 1
.names sw[6] $techmap1848$abc$1841$lut\led[7].A[1]
1 1
.names sw[5] $techmap1848$abc$1841$lut\led[7].A[2]
1 1
.names sw[4] $techmap1848$abc$1841$lut\led[7].A[3]
1 1
.names sw[3] $techmap1848$abc$1841$lut\led[7].A[4]
1 1
.names sw[0] led[0]
1 1
.end
