{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608065401952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608065401954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 15:50:00 2020 " "Processing started: Tue Dec 15 15:50:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608065401954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608065401954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MDE -c MDE " "Command: quartus_sta MDE -c MDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608065401954 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608065402424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608065403032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608065403032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065403227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065403227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MDE.sdc " "Synopsys Design Constraints File file not found: 'MDE.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608065403776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065403777 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608065403781 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DISPENSADOR:dsp\|DIVFREQ:div\|clk2h DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " "create_clock -period 1.000 -name DISPENSADOR:dsp\|DIVFREQ:div\|clk2h DISPENSADOR:dsp\|DIVFREQ:div\|clk2h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608065403781 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " "create_clock -period 1.000 -name UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608065403781 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065403781 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608065403786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065403788 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608065403793 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608065403828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608065403943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608065403943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.396 " "Worst-case setup slack is -4.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065403964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065403964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.396            -332.180 clk  " "   -4.396            -332.180 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065403964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840             -67.039 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -2.840             -67.039 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065403964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684              -0.953 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -0.684              -0.953 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065403964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065403964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.507 " "Worst-case hold slack is -0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -1.304 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.507              -1.304 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.579               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065404025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065404084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065404118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -169.544 clk  " "   -3.000            -169.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.487             -47.584 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065404145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065404145 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608065404611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608065404663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608065405294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065405655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608065405696 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608065405696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.962 " "Worst-case setup slack is -3.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962            -301.420 clk  " "   -3.962            -301.420 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477             -59.072 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -2.477             -59.072 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -0.756 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -0.577              -0.756 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065405719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.472 " "Worst-case hold slack is -0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472              -1.123 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.472              -1.123 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.501               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065405748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065405778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065405806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -169.544 clk  " "   -3.000            -169.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.487             -47.584 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -1.487              -2.974 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065405826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065405826 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608065406125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608065406442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608065406447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608065406447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.264 " "Worst-case setup slack is -1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264             -84.029 clk  " "   -1.264             -84.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687             -11.929 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -0.687             -11.929 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.262               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065406470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "    0.075               0.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clk  " "    0.099               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "    0.264               0.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065406586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065406617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608065406662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.037 clk  " "   -3.000            -122.037 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\]  " "   -1.000             -32.000 UART:uartSC\|UART_BaudRate_generator:I_BAUDGEN\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h  " "   -1.000              -2.000 DISPENSADOR:dsp\|DIVFREQ:div\|clk2h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608065406722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608065406722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608065408080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608065408080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608065408427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 15:50:08 2020 " "Processing ended: Tue Dec 15 15:50:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608065408427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608065408427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608065408427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608065408427 ""}
