// Seed: 1572177564
module module_0 (
    input  tri1 id_0,
    input  tri  id_1,
    output wor  id_2,
    input  wand id_3
);
  supply1 id_5;
  module_2(
      id_2, id_2, id_3, id_3, id_2, id_1, id_0, id_0, id_2, id_0, id_1, id_2, id_3, id_0
  );
  assign id_5 = 1;
  assign id_2 = id_3;
  wire id_6;
endmodule
module module_1 (
    input  tri1 id_0
    , id_3,
    output tri0 id_1
);
  wire id_4, id_5;
  module_0(
      id_0, id_0, id_1, id_0
  );
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    output wire id_11,
    input supply0 id_12,
    input supply0 id_13
);
  wire id_15;
  wire id_16;
endmodule
