      Lattice Mapping Report File for Design Module 'smack_buds_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.0.0.24.1
Mapped on: Thu Dec  8 03:31:58 2022

Design Information
------------------

Command line:   map smack_buds_impl_1_syn.udb Z:/smash_buds-main/smack_buds.pdc
     -o smack_buds_impl_1_map.udb -mp smack_buds_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 252 out of  5280 (5%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           2988 out of  5280 (57%)
      Number of logic LUT4s:             2158
      Number of inserted feedthru LUT4s:  32
      Number of ripple logic:            399 (798 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 15
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 15 out of 36 (42%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             22 out of 30 (73%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  7
      Net internal25clk: 88 loads, 88 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net internal60hzclk: 96 loads, 96 rising, 0 falling (Driver: Pin
     i33416_4_lut/OUT)
      Net ext12m_c: 1 loads, 1 rising, 0 falling (Driver: Port ext12m)
      Net sunil_controller.counter[20]: 14 loads, 14 rising, 0 falling (Driver:
     Pin sunil_controller.counter_776__i21/Q)
      Net sunil_controller_clock_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     sunil_controller.i3_4_lut_adj_166/OUT)
      Net tony_controller.counter[20]: 14 loads, 14 rising, 0 falling (Driver:
     Pin tony_controller.counter_775__i21/Q)
      Net tony_controller_clock_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     tony_controller.i1_4_lut_adj_99/OUT)
   Number of Clock Enables:  21
      Net VCC_net: 66 loads, 0 SLICEs
      Net patternmaker.n15138: 4 loads, 4 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n15144: 4 loads, 4 SLICEs
      Net sunil_controller.n15083: 6 loads, 6 SLICEs
      Net sunil_controller.n15: 8 loads, 8 SLICEs
      Net meta_state.win_area_map.n15099: 6 loads, 6 SLICEs
      Net n1490: 6 loads, 6 SLICEs
      Net game.tony.punch_logic.n15169: 4 loads, 4 SLICEs
      Net game.tony.phys_map.n33888: 1 loads, 1 SLICEs
      Net game.tony.phys_map.n15186: 1 loads, 1 SLICEs
      Net game.tony.phys_map.n15093: 1 loads, 1 SLICEs
      Net game.n15105: 5 loads, 5 SLICEs
      Net game.tony.phys_map.n15188: 2 loads, 2 SLICEs
      Net game.sunil.punch_logic.n15154: 4 loads, 4 SLICEs
      Net game.sunil.phys_map.n33890: 1 loads, 1 SLICEs
      Net game.sunil.phys_map.n15106: 5 loads, 5 SLICEs
      Net game.sunil.phys_map.n33866: 1 loads, 1 SLICEs
      Net game.sunil.phys_map.n15233: 2 loads, 2 SLICEs
      Net game.sunil.phys_map.n15088: 1 loads, 1 SLICEs
      Net tony_controller.n15084: 6 loads, 6 SLICEs
      Net tony_controller.n15: 8 loads, 8 SLICEs
   Number of LSRs:  15
      Net reset_players: 52 loads, 52 SLICEs
      Net internalvalid: 6 loads, 6 SLICEs
      Net patternmaker.n16302: 4 loads, 4 SLICEs
      Net n16301: 4 loads, 4 SLICEs
      Net sunil_controller.counter_19__N_1039: 11 loads, 11 SLICEs
      Net tony_controller_buttons_signal[4]: 1 loads, 1 SLICEs
      Net col_10__N_34: 6 loads, 6 SLICEs
      Net row_10__N_46: 6 loads, 6 SLICEs
      Net game.tony.punch_logic.n16320: 4 loads, 4 SLICEs
      Net game.tony.phys_map.n30659: 1 loads, 1 SLICEs
      Net game.n24009: 3 loads, 3 SLICEs
      Net game.sunil.punch_logic.n16309: 4 loads, 4 SLICEs
      Net game.sunil.phys_map.n16298: 3 loads, 3 SLICEs
      Net game.sunil.phys_map.n30653: 1 loads, 1 SLICEs
      Net tony_controller.counter_19__N_1039: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net patternmaker.col_vector[3]: 331 loads
      Net patternmaker.col_vector[5]: 327 loads
      Net patternmaker.col_vector[4]: 322 loads
      Net patternmaker.col_vector[6]: 303 loads
      Net VCC_net: 282 loads
      Net patternmaker.col_vector[7]: 239 loads
      Net col_vector[8]: 195 loads
      Net internalrow[3]: 123 loads
      Net patternmaker.col_vector[2]: 100 loads
      Net col_vector[9]: 88 loads




   Number of warnings:  6
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: No port matched 'sunil_in_hitbox'.

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
WARNING - map: Can't resolve object 'sunil_in_hitbox' in constraint
     'ldc_set_location -site {4} [get_ports sunil_in_hitbox]'.
WARNING - map: No port matched 'tony_in_hitbox'.
WARNING - map: Can't resolve object 'tony_in_hitbox' in constraint
     'ldc_set_location -site {44} [get_ports tony_in_hitbox]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {4} [get_ports
     sunil_in_hitbox]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {44} [get_ports
     tony_in_hitbox]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sunil_controller_in | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tony_controller_in  | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ext12m              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sunil_controller_clock| OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sunil_controller_latch| OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tony_controller_clock| OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| tony_controller_latch| OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  PLL Instance Name:                            pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ext12m_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     internal25clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             0
  VCO Divider:                                  1
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          SHIFTREG_0deg
  PLLOUT_SELECT_PORTB:                          SHIFTREG_0deg
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 0
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: patternmaker/tony_run_map2/mux_171
         Type: EBR
Instance Name: patternmaker/tony_run_map2/mux_170
         Type: EBR
Instance Name: patternmaker/tony_run_map2/mux_169
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_168
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_167
         Type: EBR
Instance Name: patternmaker/tony_run_map1/mux_166
         Type: EBR
Instance Name: patternmaker/tony_pencil_map/mux_182
         Type: EBR
Instance Name: patternmaker/tony_pencil_map/mux_181
         Type: EBR
Instance Name: patternmaker/tony_idle_map/mux_165
         Type: EBR
Instance Name: patternmaker/tony_idle_map/mux_164
         Type: EBR
Instance Name: patternmaker/tony_idle_map/mux_163
         Type: EBR
Instance Name: patternmaker/sunil_run_map2/mux_180
         Type: EBR
Instance Name: patternmaker/sunil_run_map2/mux_179

                                    Page 4





ASIC Components (cont)
----------------------
         Type: EBR
Instance Name: patternmaker/sunil_run_map2/mux_178
         Type: EBR
Instance Name: patternmaker/sunil_run_map1/mux_177
         Type: EBR
Instance Name: patternmaker/sunil_run_map1/mux_176
         Type: EBR
Instance Name: patternmaker/sunil_run_map1/mux_175
         Type: EBR
Instance Name: patternmaker/sunil_pencil_map/mux_184
         Type: EBR
Instance Name: patternmaker/sunil_pencil_map/mux_183
         Type: EBR
Instance Name: patternmaker/sunil_idle_map/mux_174
         Type: EBR
Instance Name: patternmaker/sunil_idle_map/mux_173
         Type: EBR
Instance Name: patternmaker/sunil_idle_map/mux_172
         Type: EBR
Instance Name: pll/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: sunil_controller/shift_i0
         Type: IOLOGIC
Instance Name: HSYNC_i0
         Type: IOLOGIC
Instance Name: VSYNC_i1
         Type: IOLOGIC
Instance Name: tony_controller/shift_i0
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 94 MB






















                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor
     Corporation,  All rights reserved.
