{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636572095513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636572095513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 14:21:35 2021 " "Processing started: Wed Nov 10 14:21:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636572095513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636572095513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta coincidence -c coincidence " "Command: quartus_sta coincidence -c coincidence" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636572095513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1636572095702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636572096281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636572096281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572096328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572096328 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll2_altpll " "Entity pll2_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636572096781 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1636572096781 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1636572096781 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1636572096781 ""}
{ "Info" "ISTA_SDC_FOUND" "coincidence.sdc " "Reading SDC File: 'coincidence.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1636572096797 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "coincidence.sdc 41 clk50in port " "Ignored filter at coincidence.sdc(41): clk50in could not be matched with a port" {  } { { "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1636572096797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock coincidence.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at coincidence.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk50in\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk50in\}\] " "create_clock -name \{clk50in\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clk50in\}\]" {  } { { "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1636572096797 ""}  } { { "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" "" { Text "C:/gitwork/master/dist_board/trig3_board_trigger_waveshare_lvds-firmware/coincidence.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1636572096797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1636572096797 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clk50inpll " "The master clock for this clock assignment could not be derived.  Clock: clk50inpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572096828 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1636572096828 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clkadcinpll " "The master clock for this clock assignment could not be derived.  Clock: clkadcinpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572096828 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1636572096828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572096875 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572096875 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572096875 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572096875 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636572096875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636572096890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.605 " "Worst-case setup slack is 0.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 clkadcpll  " "    0.605               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 clk50pll  " "    0.722               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.708               0.000 scanclk  " "    6.708               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572097031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk50pll  " "    0.452               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clkadcpll  " "    0.452               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 scanclk  " "    0.465               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572097062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636572097093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636572097125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.720 " "Worst-case minimum pulse width slack is 3.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.720               0.000 clkadcpll  " "    3.720               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.715               0.000 clk50pll  " "    9.715               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.892               0.000 clk50  " "    9.892               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.964               0.000 scanclk  " "   48.964               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572097125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572097125 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1636572097332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572097379 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572097379 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572097379 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572097379 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.460 ns " "Worst Case Available Settling Time: 37.460 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572097379 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572097379 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572097379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636572097379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636572097410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636572098291 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clk50inpll " "The master clock for this clock assignment could not be derived.  Clock: clk50inpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572098518 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1636572098518 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clkadcinpll " "The master clock for this clock assignment could not be derived.  Clock: clkadcinpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572098518 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1636572098518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572098533 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572098533 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572098533 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572098533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.877 " "Worst-case setup slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 clk50pll  " "    0.877               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 clkadcpll  " "    0.880               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.681               0.000 scanclk  " "    6.681               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572098612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk50pll  " "    0.400               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clkadcpll  " "    0.401               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 scanclk  " "    0.416               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572098643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636572098658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636572098658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.717 " "Worst-case minimum pulse width slack is 3.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.717               0.000 clkadcpll  " "    3.717               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.716               0.000 clk50pll  " "    9.716               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.904               0.000 clk50  " "    9.904               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.955               0.000 scanclk  " "   48.955               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572098658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572098658 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1636572098785 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572098800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572098800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572098800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572098800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.692 ns " "Worst Case Available Settling Time: 37.692 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572098800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572098800 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572098800 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636572098816 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clk50inpll " "The master clock for this clock assignment could not be derived.  Clock: clk50inpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572099000 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1636572099000 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "clkadcinpll " "The master clock for this clock assignment could not be derived.  Clock: clkadcinpll was not created." { { "Warning" "WSTA_MASTER_CLOCK_NOT_FOUND" "clk50in inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Specified master clock: clk50in not found on or feeding the specified source node: inst2pll\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332034 "Specified master clock: %1!s! not found on or feeding the specified source node: %2!s!" 0 0 "Design Software" 0 -1 1636572099000 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1636572099000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572099016 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572099016 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1636572099016 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572099016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.475 " "Worst-case setup slack is 2.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.475               0.000 clk50pll  " "    2.475               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495               0.000 clkadcpll  " "    2.495               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.552               0.000 scanclk  " "    8.552               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572099047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk50pll  " "    0.186               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clkadcpll  " "    0.186               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 scanclk  " "    0.193               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572099078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636572099094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1636572099094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.795 " "Worst-case minimum pulse width slack is 3.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.795               0.000 clkadcpll  " "    3.795               0.000 clkadcpll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.611               0.000 clk50  " "    9.611               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.796               0.000 clk50pll  " "    9.796               0.000 clk50pll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.938               0.000 scanclk  " "   48.938               0.000 scanclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636572099094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636572099094 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1636572099204 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572099231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572099231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572099231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572099231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.910 ns " "Worst Case Available Settling Time: 38.910 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572099231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636572099231 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636572099231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636572099675 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636572099675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636572099782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 14:21:39 2021 " "Processing ended: Wed Nov 10 14:21:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636572099782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636572099782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636572099782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636572099782 ""}
