var searchData=
[
  ['rasr_0',['RASR',['../struct_a_r_m___m_p_u___region__t.html#a38c1d3bc6a9ffc9423d633add01928f1',1,'ARM_MPU_Region_t']]],
  ['rbar_1',['RBAR',['../struct_a_r_m___m_p_u___region__t.html#afe7a7721aa08988d915670efa432cdd2',1,'ARM_MPU_Region_t']]],
  ['rcc_2',['RCC',['../group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fcrcen_3',['RCC_AHBENR_CRCEN',['../group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fcrcen_5fmsk_4',['RCC_AHBENR_CRCEN_Msk',['../group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fcrcen_5fpos_5',['RCC_AHBENR_CRCEN_Pos',['../group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdma1en_6',['RCC_AHBENR_DMA1EN',['../group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdmaen_7',['RCC_AHBENR_DMAEN',['../group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdmaen_5fmsk_8',['RCC_AHBENR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdmaen_5fpos_9',['RCC_AHBENR_DMAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fflitfen_10',['RCC_AHBENR_FLITFEN',['../group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fflitfen_5fmsk_11',['RCC_AHBENR_FLITFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fflitfen_5fpos_12',['RCC_AHBENR_FLITFEN_Pos',['../group___peripheral___registers___bits___definition.html#ga9fdf0f8b26093f33bef5b5d8e828f7a7',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioaen_13',['RCC_AHBENR_GPIOAEN',['../group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioaen_5fmsk_14',['RCC_AHBENR_GPIOAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioaen_5fpos_15',['RCC_AHBENR_GPIOAEN_Pos',['../group___peripheral___registers___bits___definition.html#ga5f1120470ed7c8b9470d0806286d72e8',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioben_16',['RCC_AHBENR_GPIOBEN',['../group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioben_5fmsk_17',['RCC_AHBENR_GPIOBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioben_5fpos_18',['RCC_AHBENR_GPIOBEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3601e9b03059b9017f8da90df5dc08ed',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiocen_19',['RCC_AHBENR_GPIOCEN',['../group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiocen_5fmsk_20',['RCC_AHBENR_GPIOCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiocen_5fpos_21',['RCC_AHBENR_GPIOCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga5d032f5e4d2e8c46e3cedb1149e34aae',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioden_22',['RCC_AHBENR_GPIODEN',['../group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioden_5fmsk_23',['RCC_AHBENR_GPIODEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioden_5fpos_24',['RCC_AHBENR_GPIODEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa5516161e868084b5f27a96d3388db63',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioeen_25',['RCC_AHBENR_GPIOEEN',['../group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioeen_5fmsk_26',['RCC_AHBENR_GPIOEEN_Msk',['../group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioeen_5fpos_27',['RCC_AHBENR_GPIOEEN_Pos',['../group___peripheral___registers___bits___definition.html#gad0807659acbcf70abbac96efdf6eb970',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiofen_28',['RCC_AHBENR_GPIOFEN',['../group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiofen_5fmsk_29',['RCC_AHBENR_GPIOFEN_Msk',['../group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiofen_5fpos_30',['RCC_AHBENR_GPIOFEN_Pos',['../group___peripheral___registers___bits___definition.html#gab306027393eee6260bf3af1c67187e4c',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fsramen_31',['RCC_AHBENR_SRAMEN',['../group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fsramen_5fmsk_32',['RCC_AHBENR_SRAMEN_Msk',['../group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fsramen_5fpos_33',['RCC_AHBENR_SRAMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga1d4af8f5a39f3f0947f6b9419472f1d0',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftscen_34',['RCC_AHBENR_TSCEN',['../group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftscen_5fmsk_35',['RCC_AHBENR_TSCEN_Msk',['../group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftscen_5fpos_36',['RCC_AHBENR_TSCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftsen_37',['RCC_AHBENR_TSEN',['../group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioarst_38',['RCC_AHBRSTR_GPIOARST',['../group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioarst_5fmsk_39',['RCC_AHBRSTR_GPIOARST_Msk',['../group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioarst_5fpos_40',['RCC_AHBRSTR_GPIOARST_Pos',['../group___peripheral___registers___bits___definition.html#ga10eba1aeea6d30a53c097eee949aebb5',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiobrst_41',['RCC_AHBRSTR_GPIOBRST',['../group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiobrst_5fmsk_42',['RCC_AHBRSTR_GPIOBRST_Msk',['../group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiobrst_5fpos_43',['RCC_AHBRSTR_GPIOBRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf596b5afbf3231dc636f023aa82ccaf3',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiocrst_44',['RCC_AHBRSTR_GPIOCRST',['../group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiocrst_5fmsk_45',['RCC_AHBRSTR_GPIOCRST_Msk',['../group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiocrst_5fpos_46',['RCC_AHBRSTR_GPIOCRST_Pos',['../group___peripheral___registers___bits___definition.html#ga34c737fe7686ae5f5c6c4a6b4d629b5f',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiodrst_47',['RCC_AHBRSTR_GPIODRST',['../group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiodrst_5fmsk_48',['RCC_AHBRSTR_GPIODRST_Msk',['../group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiodrst_5fpos_49',['RCC_AHBRSTR_GPIODRST_Pos',['../group___peripheral___registers___bits___definition.html#gaea74aa707f355af7406caa192c7a4924',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioerst_50',['RCC_AHBRSTR_GPIOERST',['../group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioerst_5fmsk_51',['RCC_AHBRSTR_GPIOERST_Msk',['../group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioerst_5fpos_52',['RCC_AHBRSTR_GPIOERST_Pos',['../group___peripheral___registers___bits___definition.html#gabf9848ca2700410fe322b00cdcbde58d',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiofrst_53',['RCC_AHBRSTR_GPIOFRST',['../group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiofrst_5fmsk_54',['RCC_AHBRSTR_GPIOFRST_Msk',['../group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiofrst_5fpos_55',['RCC_AHBRSTR_GPIOFRST_Pos',['../group___peripheral___registers___bits___definition.html#gab7749df3fb371491c604660733006e83',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftscrst_56',['RCC_AHBRSTR_TSCRST',['../group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftscrst_5fmsk_57',['RCC_AHBRSTR_TSCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftscrst_5fpos_58',['RCC_AHBRSTR_TSCRST_Pos',['../group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftsrst_59',['RCC_AHBRSTR_TSRST',['../group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcanen_60',['RCC_APB1ENR_CANEN',['../group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcanen_5fmsk_61',['RCC_APB1ENR_CANEN_Msk',['../group___peripheral___registers___bits___definition.html#ga280aad99e606335a176070b82829426c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcanen_5fpos_62',['RCC_APB1ENR_CANEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa3e3d44bf9c2addbfd68cd0b4f799d38',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcecen_63',['RCC_APB1ENR_CECEN',['../group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcecen_5fmsk_64',['RCC_APB1ENR_CECEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0e9c2e6bb78f8254a0a3f0ef30cad96d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcecen_5fpos_65',['RCC_APB1ENR_CECEN_Pos',['../group___peripheral___registers___bits___definition.html#ga3796b5723e04bc621d8b2de50f9cc391',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcrsen_66',['RCC_APB1ENR_CRSEN',['../group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcrsen_5fmsk_67',['RCC_APB1ENR_CRSEN_Msk',['../group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcrsen_5fpos_68',['RCC_APB1ENR_CRSEN_Pos',['../group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fdacen_69',['RCC_APB1ENR_DACEN',['../group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fdacen_5fmsk_70',['RCC_APB1ENR_DACEN_Msk',['../group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fdacen_5fpos_71',['RCC_APB1ENR_DACEN_Pos',['../group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c1en_72',['RCC_APB1ENR_I2C1EN',['../group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c1en_5fmsk_73',['RCC_APB1ENR_I2C1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c1en_5fpos_74',['RCC_APB1ENR_I2C1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c2en_75',['RCC_APB1ENR_I2C2EN',['../group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c2en_5fmsk_76',['RCC_APB1ENR_I2C2EN_Msk',['../group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c2en_5fpos_77',['RCC_APB1ENR_I2C2EN_Pos',['../group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fpwren_78',['RCC_APB1ENR_PWREN',['../group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fpwren_5fmsk_79',['RCC_APB1ENR_PWREN_Msk',['../group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fpwren_5fpos_80',['RCC_APB1ENR_PWREN_Pos',['../group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fspi2en_81',['RCC_APB1ENR_SPI2EN',['../group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fspi2en_5fmsk_82',['RCC_APB1ENR_SPI2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fspi2en_5fpos_83',['RCC_APB1ENR_SPI2EN_Pos',['../group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim14en_84',['RCC_APB1ENR_TIM14EN',['../group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim14en_5fmsk_85',['RCC_APB1ENR_TIM14EN_Msk',['../group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim14en_5fpos_86',['RCC_APB1ENR_TIM14EN_Pos',['../group___peripheral___registers___bits___definition.html#ga3341bca36df7d92a24e7e1355265421c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim2en_87',['RCC_APB1ENR_TIM2EN',['../group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim2en_5fmsk_88',['RCC_APB1ENR_TIM2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim2en_5fpos_89',['RCC_APB1ENR_TIM2EN_Pos',['../group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim3en_90',['RCC_APB1ENR_TIM3EN',['../group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim3en_5fmsk_91',['RCC_APB1ENR_TIM3EN_Msk',['../group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim3en_5fpos_92',['RCC_APB1ENR_TIM3EN_Pos',['../group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim6en_93',['RCC_APB1ENR_TIM6EN',['../group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim6en_5fmsk_94',['RCC_APB1ENR_TIM6EN_Msk',['../group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim6en_5fpos_95',['RCC_APB1ENR_TIM6EN_Pos',['../group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim7en_96',['RCC_APB1ENR_TIM7EN',['../group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim7en_5fmsk_97',['RCC_APB1ENR_TIM7EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim7en_5fpos_98',['RCC_APB1ENR_TIM7EN_Pos',['../group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart2en_99',['RCC_APB1ENR_USART2EN',['../group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart2en_5fmsk_100',['RCC_APB1ENR_USART2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart2en_5fpos_101',['RCC_APB1ENR_USART2EN_Pos',['../group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart3en_102',['RCC_APB1ENR_USART3EN',['../group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart3en_5fmsk_103',['RCC_APB1ENR_USART3EN_Msk',['../group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart3en_5fpos_104',['RCC_APB1ENR_USART3EN_Pos',['../group___peripheral___registers___bits___definition.html#ga5bfba28e5987744972af99c83dfd0a68',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart4en_105',['RCC_APB1ENR_USART4EN',['../group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart4en_5fmsk_106',['RCC_APB1ENR_USART4EN_Msk',['../group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart4en_5fpos_107',['RCC_APB1ENR_USART4EN_Pos',['../group___peripheral___registers___bits___definition.html#ga558b9ec0e9e0979a114d7438e689f9a4',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusben_108',['RCC_APB1ENR_USBEN',['../group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusben_5fmsk_109',['RCC_APB1ENR_USBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusben_5fpos_110',['RCC_APB1ENR_USBEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fwwdgen_111',['RCC_APB1ENR_WWDGEN',['../group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fwwdgen_5fmsk_112',['RCC_APB1ENR_WWDGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fwwdgen_5fpos_113',['RCC_APB1ENR_WWDGEN_Pos',['../group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcanrst_114',['RCC_APB1RSTR_CANRST',['../group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcanrst_5fmsk_115',['RCC_APB1RSTR_CANRST_Msk',['../group___peripheral___registers___bits___definition.html#gab422b2515167c820c8985f2355ef69a2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcanrst_5fpos_116',['RCC_APB1RSTR_CANRST_Pos',['../group___peripheral___registers___bits___definition.html#ga32459d81b47a9e50e3dddaf24ebae5f7',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcecrst_117',['RCC_APB1RSTR_CECRST',['../group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcecrst_5fmsk_118',['RCC_APB1RSTR_CECRST_Msk',['../group___peripheral___registers___bits___definition.html#ga9d44d4ec399e7e969921e1b2d4e60eb6',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcecrst_5fpos_119',['RCC_APB1RSTR_CECRST_Pos',['../group___peripheral___registers___bits___definition.html#ga6e6ab6ae08a9c92798cef1867719d0af',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_120',['RCC_APB1RSTR_CRSRST',['../group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_5fmsk_121',['RCC_APB1RSTR_CRSRST_Msk',['../group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_5fpos_122',['RCC_APB1RSTR_CRSRST_Pos',['../group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fdacrst_123',['RCC_APB1RSTR_DACRST',['../group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fdacrst_5fmsk_124',['RCC_APB1RSTR_DACRST_Msk',['../group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fdacrst_5fpos_125',['RCC_APB1RSTR_DACRST_Pos',['../group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_126',['RCC_APB1RSTR_I2C1RST',['../group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_5fmsk_127',['RCC_APB1RSTR_I2C1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_5fpos_128',['RCC_APB1RSTR_I2C1RST_Pos',['../group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_129',['RCC_APB1RSTR_I2C2RST',['../group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_5fmsk_130',['RCC_APB1RSTR_I2C2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_5fpos_131',['RCC_APB1RSTR_I2C2RST_Pos',['../group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_132',['RCC_APB1RSTR_PWRRST',['../group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_5fmsk_133',['RCC_APB1RSTR_PWRRST_Msk',['../group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_5fpos_134',['RCC_APB1RSTR_PWRRST_Pos',['../group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_135',['RCC_APB1RSTR_SPI2RST',['../group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_5fmsk_136',['RCC_APB1RSTR_SPI2RST_Msk',['../group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_5fpos_137',['RCC_APB1RSTR_SPI2RST_Pos',['../group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim14rst_138',['RCC_APB1RSTR_TIM14RST',['../group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim14rst_5fmsk_139',['RCC_APB1RSTR_TIM14RST_Msk',['../group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim14rst_5fpos_140',['RCC_APB1RSTR_TIM14RST_Pos',['../group___peripheral___registers___bits___definition.html#gafced8b214c9803f4961f1f4f1324f28f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_141',['RCC_APB1RSTR_TIM2RST',['../group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_5fmsk_142',['RCC_APB1RSTR_TIM2RST_Msk',['../group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_5fpos_143',['RCC_APB1RSTR_TIM2RST_Pos',['../group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim3rst_144',['RCC_APB1RSTR_TIM3RST',['../group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim3rst_5fmsk_145',['RCC_APB1RSTR_TIM3RST_Msk',['../group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim3rst_5fpos_146',['RCC_APB1RSTR_TIM3RST_Pos',['../group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_147',['RCC_APB1RSTR_TIM6RST',['../group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_5fmsk_148',['RCC_APB1RSTR_TIM6RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_5fpos_149',['RCC_APB1RSTR_TIM6RST_Pos',['../group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim7rst_150',['RCC_APB1RSTR_TIM7RST',['../group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim7rst_5fmsk_151',['RCC_APB1RSTR_TIM7RST_Msk',['../group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim7rst_5fpos_152',['RCC_APB1RSTR_TIM7RST_Pos',['../group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_153',['RCC_APB1RSTR_USART2RST',['../group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_5fmsk_154',['RCC_APB1RSTR_USART2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_5fpos_155',['RCC_APB1RSTR_USART2RST_Pos',['../group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart3rst_156',['RCC_APB1RSTR_USART3RST',['../group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart3rst_5fmsk_157',['RCC_APB1RSTR_USART3RST_Msk',['../group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart3rst_5fpos_158',['RCC_APB1RSTR_USART3RST_Pos',['../group___peripheral___registers___bits___definition.html#ga8d88961277f1aaaaa0088ee671319522',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart4rst_159',['RCC_APB1RSTR_USART4RST',['../group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart4rst_5fmsk_160',['RCC_APB1RSTR_USART4RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart4rst_5fpos_161',['RCC_APB1RSTR_USART4RST_Pos',['../group___peripheral___registers___bits___definition.html#ga67b6cdacc767f0ded4de2caeb3d90832',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusbrst_162',['RCC_APB1RSTR_USBRST',['../group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusbrst_5fmsk_163',['RCC_APB1RSTR_USBRST_Msk',['../group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusbrst_5fpos_164',['RCC_APB1RSTR_USBRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_165',['RCC_APB1RSTR_WWDGRST',['../group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_5fmsk_166',['RCC_APB1RSTR_WWDGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_5fpos_167',['RCC_APB1RSTR_WWDGRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadc1en_168',['RCC_APB2ENR_ADC1EN',['../group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadcen_169',['RCC_APB2ENR_ADCEN',['../group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadcen_5fmsk_170',['RCC_APB2ENR_ADCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadcen_5fpos_171',['RCC_APB2ENR_ADCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fdbgmcuen_172',['RCC_APB2ENR_DBGMCUEN',['../group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fdbgmcuen_5fmsk_173',['RCC_APB2ENR_DBGMCUEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fdbgmcuen_5fpos_174',['RCC_APB2ENR_DBGMCUEN_Pos',['../group___peripheral___registers___bits___definition.html#gad64ca64dc6eaeffac977160d999b1170',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fspi1en_175',['RCC_APB2ENR_SPI1EN',['../group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fspi1en_5fmsk_176',['RCC_APB2ENR_SPI1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fspi1en_5fpos_177',['RCC_APB2ENR_SPI1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgcompen_178',['RCC_APB2ENR_SYSCFGCOMPEN',['../group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgcompen_5fmsk_179',['RCC_APB2ENR_SYSCFGCOMPEN_Msk',['../group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgcompen_5fpos_180',['RCC_APB2ENR_SYSCFGCOMPEN_Pos',['../group___peripheral___registers___bits___definition.html#gace01f35ba6995050a92cb0b6c3a8b8f7',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_181',['RCC_APB2ENR_SYSCFGEN',['../group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim15en_182',['RCC_APB2ENR_TIM15EN',['../group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim15en_5fmsk_183',['RCC_APB2ENR_TIM15EN_Msk',['../group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim15en_5fpos_184',['RCC_APB2ENR_TIM15EN_Pos',['../group___peripheral___registers___bits___definition.html#ga0c4962490e7033b1ba00638f94fb3d77',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim16en_185',['RCC_APB2ENR_TIM16EN',['../group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim16en_5fmsk_186',['RCC_APB2ENR_TIM16EN_Msk',['../group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim16en_5fpos_187',['RCC_APB2ENR_TIM16EN_Pos',['../group___peripheral___registers___bits___definition.html#ga859b724e17030dc5efe19ff4be52ebed',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim17en_188',['RCC_APB2ENR_TIM17EN',['../group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim17en_5fmsk_189',['RCC_APB2ENR_TIM17EN_Msk',['../group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim17en_5fpos_190',['RCC_APB2ENR_TIM17EN_Pos',['../group___peripheral___registers___bits___definition.html#gad5668da2c6aba0001d9e4f237ef979d0',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim1en_191',['RCC_APB2ENR_TIM1EN',['../group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim1en_5fmsk_192',['RCC_APB2ENR_TIM1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim1en_5fpos_193',['RCC_APB2ENR_TIM1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga5b330cc86756aa87e3f7466e82eaf64b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fusart1en_194',['RCC_APB2ENR_USART1EN',['../group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fusart1en_5fmsk_195',['RCC_APB2ENR_USART1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fusart1en_5fpos_196',['RCC_APB2ENR_USART1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fadc1rst_197',['RCC_APB2RSTR_ADC1RST',['../group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fadcrst_198',['RCC_APB2RSTR_ADCRST',['../group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fadcrst_5fmsk_199',['RCC_APB2RSTR_ADCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fadcrst_5fpos_200',['RCC_APB2RSTR_ADCRST_Pos',['../group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fdbgmcurst_201',['RCC_APB2RSTR_DBGMCURST',['../group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fdbgmcurst_5fmsk_202',['RCC_APB2RSTR_DBGMCURST_Msk',['../group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fdbgmcurst_5fpos_203',['RCC_APB2RSTR_DBGMCURST_Pos',['../group___peripheral___registers___bits___definition.html#ga45858d309e05945b0670ba9e72a496fd',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_204',['RCC_APB2RSTR_SPI1RST',['../group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_5fmsk_205',['RCC_APB2RSTR_SPI1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_5fpos_206',['RCC_APB2RSTR_SPI1RST_Pos',['../group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_207',['RCC_APB2RSTR_SYSCFGRST',['../group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_5fmsk_208',['RCC_APB2RSTR_SYSCFGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_5fpos_209',['RCC_APB2RSTR_SYSCFGRST_Pos',['../group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim15rst_210',['RCC_APB2RSTR_TIM15RST',['../group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim15rst_5fmsk_211',['RCC_APB2RSTR_TIM15RST_Msk',['../group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim15rst_5fpos_212',['RCC_APB2RSTR_TIM15RST_Pos',['../group___peripheral___registers___bits___definition.html#ga682a17d8659effb206fa279672926a4e',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim16rst_213',['RCC_APB2RSTR_TIM16RST',['../group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim16rst_5fmsk_214',['RCC_APB2RSTR_TIM16RST_Msk',['../group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim16rst_5fpos_215',['RCC_APB2RSTR_TIM16RST_Pos',['../group___peripheral___registers___bits___definition.html#ga00df1ed292f19877098c45a1f4bf189b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim17rst_216',['RCC_APB2RSTR_TIM17RST',['../group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim17rst_5fmsk_217',['RCC_APB2RSTR_TIM17RST_Msk',['../group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim17rst_5fpos_218',['RCC_APB2RSTR_TIM17RST_Pos',['../group___peripheral___registers___bits___definition.html#ga6df206ccb83c8ab86b100d5525d732bc',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_219',['RCC_APB2RSTR_TIM1RST',['../group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_5fmsk_220',['RCC_APB2RSTR_TIM1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_5fpos_221',['RCC_APB2RSTR_TIM1RST_Pos',['../group___peripheral___registers___bits___definition.html#gae3439757d01e0c351ad8bc0193e3d90e',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_222',['RCC_APB2RSTR_USART1RST',['../group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_5fmsk_223',['RCC_APB2RSTR_USART1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_5fpos_224',['RCC_APB2RSTR_USART1RST_Pos',['../group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237',1,'stm32f072xb.h']]],
  ['rcc_5fbase_225',['RCC_BASE',['../group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5fbdrst_226',['RCC_BDCR_BDRST',['../group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5fbdrst_5fmsk_227',['RCC_BDCR_BDRST_Msk',['../group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5fbdrst_5fpos_228',['RCC_BDCR_BDRST_Pos',['../group___peripheral___registers___bits___definition.html#gac787de49ce5fa9a2e0123ddf33f4e26e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsebyp_229',['RCC_BDCR_LSEBYP',['../group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsebyp_5fmsk_230',['RCC_BDCR_LSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsebyp_5fpos_231',['RCC_BDCR_LSEBYP_Pos',['../group___peripheral___registers___bits___definition.html#ga8900b556c097b54266370f197517c2b4',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_232',['RCC_BDCR_LSEDRV',['../group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5f0_233',['RCC_BDCR_LSEDRV_0',['../group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5f1_234',['RCC_BDCR_LSEDRV_1',['../group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5fmsk_235',['RCC_BDCR_LSEDRV_Msk',['../group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5fpos_236',['RCC_BDCR_LSEDRV_Pos',['../group___peripheral___registers___bits___definition.html#ga425a5ddbf5a2d50a33c79c5f9d58f67a',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flseon_237',['RCC_BDCR_LSEON',['../group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flseon_5fmsk_238',['RCC_BDCR_LSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flseon_5fpos_239',['RCC_BDCR_LSEON_Pos',['../group___peripheral___registers___bits___definition.html#ga016de845d59f61611054d27511a3fa68',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flserdy_240',['RCC_BDCR_LSERDY',['../group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flserdy_5fmsk_241',['RCC_BDCR_LSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flserdy_5fpos_242',['RCC_BDCR_LSERDY_Pos',['../group___peripheral___registers___bits___definition.html#ga1d373419116fa0446eee779da5292b02',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcen_243',['RCC_BDCR_RTCEN',['../group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcen_5fmsk_244',['RCC_BDCR_RTCEN_Msk',['../group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcen_5fpos_245',['RCC_BDCR_RTCEN_Pos',['../group___peripheral___registers___bits___definition.html#gad32e3fd78eebb6ac9bb446a9fdda3d0d',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_246',['RCC_BDCR_RTCSEL',['../group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5f0_247',['RCC_BDCR_RTCSEL_0',['../group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5f1_248',['RCC_BDCR_RTCSEL_1',['../group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fhse_249',['RCC_BDCR_RTCSEL_HSE',['../group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5flse_250',['RCC_BDCR_RTCSEL_LSE',['../group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5flsi_251',['RCC_BDCR_RTCSEL_LSI',['../group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fmsk_252',['RCC_BDCR_RTCSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fnoclock_253',['RCC_BDCR_RTCSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fpos_254',['RCC_BDCR_RTCSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga1ba11e8b21a7165e4b8e9a2cbf5a323d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_255',['RCC_CFGR2_PREDIV',['../group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f0_256',['RCC_CFGR2_PREDIV_0',['../group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f1_257',['RCC_CFGR2_PREDIV_1',['../group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f2_258',['RCC_CFGR2_PREDIV_2',['../group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f3_259',['RCC_CFGR2_PREDIV_3',['../group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv1_260',['RCC_CFGR2_PREDIV_DIV1',['../group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv10_261',['RCC_CFGR2_PREDIV_DIV10',['../group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv11_262',['RCC_CFGR2_PREDIV_DIV11',['../group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv12_263',['RCC_CFGR2_PREDIV_DIV12',['../group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv13_264',['RCC_CFGR2_PREDIV_DIV13',['../group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv14_265',['RCC_CFGR2_PREDIV_DIV14',['../group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv15_266',['RCC_CFGR2_PREDIV_DIV15',['../group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv16_267',['RCC_CFGR2_PREDIV_DIV16',['../group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv2_268',['RCC_CFGR2_PREDIV_DIV2',['../group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv3_269',['RCC_CFGR2_PREDIV_DIV3',['../group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv4_270',['RCC_CFGR2_PREDIV_DIV4',['../group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv5_271',['RCC_CFGR2_PREDIV_DIV5',['../group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv6_272',['RCC_CFGR2_PREDIV_DIV6',['../group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv7_273',['RCC_CFGR2_PREDIV_DIV7',['../group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv8_274',['RCC_CFGR2_PREDIV_DIV8',['../group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv9_275',['RCC_CFGR2_PREDIV_DIV9',['../group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fmsk_276',['RCC_CFGR2_PREDIV_Msk',['../group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fpos_277',['RCC_CFGR2_PREDIV_Pos',['../group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_278',['RCC_CFGR3_CECSW',['../group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5fhsi_5fdiv244_279',['RCC_CFGR3_CECSW_HSI_DIV244',['../group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5flse_280',['RCC_CFGR3_CECSW_LSE',['../group___peripheral___registers___bits___definition.html#ga30db0193d1d2ea80115ef50d3ed79e9d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5flse_5fmsk_281',['RCC_CFGR3_CECSW_LSE_Msk',['../group___peripheral___registers___bits___definition.html#ga320047f6fd032038e0e9476f406895c6',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5flse_5fpos_282',['RCC_CFGR3_CECSW_LSE_Pos',['../group___peripheral___registers___bits___definition.html#ga2a8c97b0170608734edf8be139329d90',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5fmsk_283',['RCC_CFGR3_CECSW_Msk',['../group___peripheral___registers___bits___definition.html#ga3da3f2e8f4ea20d160ae89b0bb7c168d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5fpos_284',['RCC_CFGR3_CECSW_Pos',['../group___peripheral___registers___bits___definition.html#gacbce7a8f195aa65ef5ee4fa79b07f4c4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_285',['RCC_CFGR3_I2C1SW',['../group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fhsi_286',['RCC_CFGR3_I2C1SW_HSI',['../group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fmsk_287',['RCC_CFGR3_I2C1SW_Msk',['../group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fpos_288',['RCC_CFGR3_I2C1SW_Pos',['../group___peripheral___registers___bits___definition.html#gac9b5f5dcf162d6482b702068ca9aa630',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fsysclk_289',['RCC_CFGR3_I2C1SW_SYSCLK',['../group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fsysclk_5fmsk_290',['RCC_CFGR3_I2C1SW_SYSCLK_Msk',['../group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fsysclk_5fpos_291',['RCC_CFGR3_I2C1SW_SYSCLK_Pos',['../group___peripheral___registers___bits___definition.html#ga3ef45d4a263dd48d994742392cf7a131',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_292',['RCC_CFGR3_USART1SW',['../group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5f0_293',['RCC_CFGR3_USART1SW_0',['../group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5f1_294',['RCC_CFGR3_USART1SW_1',['../group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fhsi_295',['RCC_CFGR3_USART1SW_HSI',['../group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5flse_296',['RCC_CFGR3_USART1SW_LSE',['../group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fmsk_297',['RCC_CFGR3_USART1SW_Msk',['../group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fpclk_298',['RCC_CFGR3_USART1SW_PCLK',['../group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fpos_299',['RCC_CFGR3_USART1SW_Pos',['../group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fsysclk_300',['RCC_CFGR3_USART1SW_SYSCLK',['../group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_301',['RCC_CFGR3_USART2SW',['../group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5f0_302',['RCC_CFGR3_USART2SW_0',['../group___peripheral___registers___bits___definition.html#ga5cb59ad73c087175032fffdf76a8c948',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5f1_303',['RCC_CFGR3_USART2SW_1',['../group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fhsi_304',['RCC_CFGR3_USART2SW_HSI',['../group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5flse_305',['RCC_CFGR3_USART2SW_LSE',['../group___peripheral___registers___bits___definition.html#ga632060be27546401b095c0e08ddc8ea3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fmsk_306',['RCC_CFGR3_USART2SW_Msk',['../group___peripheral___registers___bits___definition.html#ga6137f7c5d0664b7e330813ed63294045',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fpclk_307',['RCC_CFGR3_USART2SW_PCLK',['../group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fpos_308',['RCC_CFGR3_USART2SW_Pos',['../group___peripheral___registers___bits___definition.html#gae1b297b1e64448c9d1cea524964cde70',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fsysclk_309',['RCC_CFGR3_USART2SW_SYSCLK',['../group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_310',['RCC_CFGR3_USBSW',['../group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fhsi48_311',['RCC_CFGR3_USBSW_HSI48',['../group___peripheral___registers___bits___definition.html#ga492ba88fcbab4758d2d0adb0f0ed211a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fmsk_312',['RCC_CFGR3_USBSW_Msk',['../group___peripheral___registers___bits___definition.html#ga1434edecfee65a8c4ffca192ddc655c3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fpllclk_313',['RCC_CFGR3_USBSW_PLLCLK',['../group___peripheral___registers___bits___definition.html#ga9fdcac6df16259d42d2d728fb2150fa3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fpllclk_5fmsk_314',['RCC_CFGR3_USBSW_PLLCLK_Msk',['../group___peripheral___registers___bits___definition.html#gae73e7b15950757d2bcae4f1ce67d927f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fpllclk_5fpos_315',['RCC_CFGR3_USBSW_PLLCLK_Pos',['../group___peripheral___registers___bits___definition.html#gaec25002a6edc122c9f6f43e721055631',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fpos_316',['RCC_CFGR3_USBSW_Pos',['../group___peripheral___registers___bits___definition.html#ga84f6b8e715b02df02b187498c3fad28a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_317',['RCC_CFGR_ADCPRE',['../group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv2_318',['RCC_CFGR_ADCPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv4_319',['RCC_CFGR_ADCPRE_DIV4',['../group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fmsk_320',['RCC_CFGR_ADCPRE_Msk',['../group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fpos_321',['RCC_CFGR_ADCPRE_Pos',['../group___peripheral___registers___bits___definition.html#ga5a10a256392616c89ca71aeb2b5dd41c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_322',['RCC_CFGR_HPRE',['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f0_323',['RCC_CFGR_HPRE_0',['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f1_324',['RCC_CFGR_HPRE_1',['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f2_325',['RCC_CFGR_HPRE_2',['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f3_326',['RCC_CFGR_HPRE_3',['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv1_327',['RCC_CFGR_HPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv128_328',['RCC_CFGR_HPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv16_329',['RCC_CFGR_HPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv2_330',['RCC_CFGR_HPRE_DIV2',['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv256_331',['RCC_CFGR_HPRE_DIV256',['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv4_332',['RCC_CFGR_HPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv512_333',['RCC_CFGR_HPRE_DIV512',['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv64_334',['RCC_CFGR_HPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv8_335',['RCC_CFGR_HPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fmsk_336',['RCC_CFGR_HPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fpos_337',['RCC_CFGR_HPRE_Pos',['../group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_338',['RCC_CFGR_MCO',['../group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f0_339',['RCC_CFGR_MCO_0',['../group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f1_340',['RCC_CFGR_MCO_1',['../group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f2_341',['RCC_CFGR_MCO_2',['../group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f3_342',['RCC_CFGR_MCO_3',['../group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhse_343',['RCC_CFGR_MCO_HSE',['../group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi_344',['RCC_CFGR_MCO_HSI',['../group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi14_345',['RCC_CFGR_MCO_HSI14',['../group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi48_346',['RCC_CFGR_MCO_HSI48',['../group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5flse_347',['RCC_CFGR_MCO_LSE',['../group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5flsi_348',['RCC_CFGR_MCO_LSI',['../group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fmsk_349',['RCC_CFGR_MCO_Msk',['../group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fnoclock_350',['RCC_CFGR_MCO_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fpll_351',['RCC_CFGR_MCO_PLL',['../group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fpos_352',['RCC_CFGR_MCO_Pos',['../group___peripheral___registers___bits___definition.html#ga06e27915d55d2c06625bffe6e7b16512',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fsysclk_353',['RCC_CFGR_MCO_SYSCLK',['../group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_354',['RCC_CFGR_MCOPRE',['../group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv1_355',['RCC_CFGR_MCOPRE_DIV1',['../group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv128_356',['RCC_CFGR_MCOPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv16_357',['RCC_CFGR_MCOPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv2_358',['RCC_CFGR_MCOPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv32_359',['RCC_CFGR_MCOPRE_DIV32',['../group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv4_360',['RCC_CFGR_MCOPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv64_361',['RCC_CFGR_MCOPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv8_362',['RCC_CFGR_MCOPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fmsk_363',['RCC_CFGR_MCOPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fpos_364',['RCC_CFGR_MCOPRE_Pos',['../group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_365',['RCC_CFGR_MCOSEL',['../group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5f0_366',['RCC_CFGR_MCOSEL_0',['../group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5f1_367',['RCC_CFGR_MCOSEL_1',['../group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5f2_368',['RCC_CFGR_MCOSEL_2',['../group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5f3_369',['RCC_CFGR_MCOSEL_3',['../group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhse_370',['RCC_CFGR_MCOSEL_HSE',['../group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi_371',['RCC_CFGR_MCOSEL_HSI',['../group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi14_372',['RCC_CFGR_MCOSEL_HSI14',['../group___peripheral___registers___bits___definition.html#ga074239a59eefef7f079bfe3c96ec98db',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi48_373',['RCC_CFGR_MCOSEL_HSI48',['../group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5flse_374',['RCC_CFGR_MCOSEL_LSE',['../group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5flsi_375',['RCC_CFGR_MCOSEL_LSI',['../group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fnoclock_376',['RCC_CFGR_MCOSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fpll_5fdiv2_377',['RCC_CFGR_MCOSEL_PLL_DIV2',['../group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fsysclk_378',['RCC_CFGR_MCOSEL_SYSCLK',['../group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_379',['RCC_CFGR_PLLMUL',['../group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul10_380',['RCC_CFGR_PLLMUL10',['../group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul11_381',['RCC_CFGR_PLLMUL11',['../group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul12_382',['RCC_CFGR_PLLMUL12',['../group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul13_383',['RCC_CFGR_PLLMUL13',['../group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul14_384',['RCC_CFGR_PLLMUL14',['../group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul15_385',['RCC_CFGR_PLLMUL15',['../group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul16_386',['RCC_CFGR_PLLMUL16',['../group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul2_387',['RCC_CFGR_PLLMUL2',['../group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul3_388',['RCC_CFGR_PLLMUL3',['../group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul4_389',['RCC_CFGR_PLLMUL4',['../group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul5_390',['RCC_CFGR_PLLMUL5',['../group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul6_391',['RCC_CFGR_PLLMUL6',['../group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul7_392',['RCC_CFGR_PLLMUL7',['../group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul8_393',['RCC_CFGR_PLLMUL8',['../group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul9_394',['RCC_CFGR_PLLMUL9',['../group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f0_395',['RCC_CFGR_PLLMUL_0',['../group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f1_396',['RCC_CFGR_PLLMUL_1',['../group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f2_397',['RCC_CFGR_PLLMUL_2',['../group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f3_398',['RCC_CFGR_PLLMUL_3',['../group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmsk_399',['RCC_CFGR_PLLMUL_Msk',['../group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5fpos_400',['RCC_CFGR_PLLMUL_Pos',['../group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllnodiv_401',['RCC_CFGR_PLLNODIV',['../group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllnodiv_5fmsk_402',['RCC_CFGR_PLLNODIV_Msk',['../group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllnodiv_5fpos_403',['RCC_CFGR_PLLNODIV_Pos',['../group___peripheral___registers___bits___definition.html#ga690e68b53e65cdaf2a03a69ed95dee68',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_404',['RCC_CFGR_PLLSRC',['../group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhse_5fprediv_405',['RCC_CFGR_PLLSRC_HSE_PREDIV',['../group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi48_5fprediv_406',['RCC_CFGR_PLLSRC_HSI48_PREDIV',['../group___peripheral___registers___bits___definition.html#ga7c7e06f4fb3061ec060ad9f23b02885e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_5fdiv2_407',['RCC_CFGR_PLLSRC_HSI_DIV2',['../group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_5fprediv_408',['RCC_CFGR_PLLSRC_HSI_PREDIV',['../group___peripheral___registers___bits___definition.html#gaf7a316c8ed6d420232db62254bd4d4d2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fmsk_409',['RCC_CFGR_PLLSRC_Msk',['../group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fpos_410',['RCC_CFGR_PLLSRC_Pos',['../group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_411',['RCC_CFGR_PLLXTPRE',['../group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fhse_5fprediv_5fdiv1_412',['RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1',['../group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fhse_5fprediv_5fdiv2_413',['RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2',['../group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fmsk_414',['RCC_CFGR_PLLXTPRE_Msk',['../group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fpos_415',['RCC_CFGR_PLLXTPRE_Pos',['../group___peripheral___registers___bits___definition.html#gaa5b89ede176fe90674f056224251369a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_416',['RCC_CFGR_PPRE',['../group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5f0_417',['RCC_CFGR_PPRE_0',['../group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5f1_418',['RCC_CFGR_PPRE_1',['../group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5f2_419',['RCC_CFGR_PPRE_2',['../group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv1_420',['RCC_CFGR_PPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv16_421',['RCC_CFGR_PPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv16_5fmsk_422',['RCC_CFGR_PPRE_DIV16_Msk',['../group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv16_5fpos_423',['RCC_CFGR_PPRE_DIV16_Pos',['../group___peripheral___registers___bits___definition.html#gadee4c5ce728b6cc023705fab5b22ec9b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv2_424',['RCC_CFGR_PPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv2_5fmsk_425',['RCC_CFGR_PPRE_DIV2_Msk',['../group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv2_5fpos_426',['RCC_CFGR_PPRE_DIV2_Pos',['../group___peripheral___registers___bits___definition.html#ga42f99e7cee54ed440ca450a304a62df1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv4_427',['RCC_CFGR_PPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv4_5fmsk_428',['RCC_CFGR_PPRE_DIV4_Msk',['../group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv4_5fpos_429',['RCC_CFGR_PPRE_DIV4_Pos',['../group___peripheral___registers___bits___definition.html#ga3d7f2fe68962f604838e362a3d218e44',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv8_430',['RCC_CFGR_PPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv8_5fmsk_431',['RCC_CFGR_PPRE_DIV8_Msk',['../group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv8_5fpos_432',['RCC_CFGR_PPRE_DIV8_Pos',['../group___peripheral___registers___bits___definition.html#ga43d6e0a85c817ee7a7bd7fc90aeefe6b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fmsk_433',['RCC_CFGR_PPRE_Msk',['../group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fpos_434',['RCC_CFGR_PPRE_Pos',['../group___peripheral___registers___bits___definition.html#gafe1acf457bc2a337808600a972dc3bc4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_435',['RCC_CFGR_SW',['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5f0_436',['RCC_CFGR_SW_0',['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5f1_437',['RCC_CFGR_SW_1',['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fhse_438',['RCC_CFGR_SW_HSE',['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi_439',['RCC_CFGR_SW_HSI',['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi48_440',['RCC_CFGR_SW_HSI48',['../group___peripheral___registers___bits___definition.html#gab06b799bbd940b14dd547c4d7cd3cd3c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fmsk_441',['RCC_CFGR_SW_Msk',['../group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fpll_442',['RCC_CFGR_SW_PLL',['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fpos_443',['RCC_CFGR_SW_Pos',['../group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_444',['RCC_CFGR_SWS',['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5f0_445',['RCC_CFGR_SWS_0',['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5f1_446',['RCC_CFGR_SWS_1',['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fhse_447',['RCC_CFGR_SWS_HSE',['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi_448',['RCC_CFGR_SWS_HSI',['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi48_449',['RCC_CFGR_SWS_HSI48',['../group___peripheral___registers___bits___definition.html#ga3150fb32648aa5f4bf5bbfcbea9aa397',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fmsk_450',['RCC_CFGR_SWS_Msk',['../group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fpll_451',['RCC_CFGR_SWS_PLL',['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fpos_452',['RCC_CFGR_SWS_Pos',['../group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fusbpre_453',['RCC_CFGR_USBPRE',['../group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fusbpre_5fmsk_454',['RCC_CFGR_USBPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fusbpre_5fpos_455',['RCC_CFGR_USBPRE_Pos',['../group___peripheral___registers___bits___definition.html#ga13eb4b661aba9e1ef61f1697268730af',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssc_456',['RCC_CIR_CSSC',['../group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssc_5fmsk_457',['RCC_CIR_CSSC_Msk',['../group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssc_5fpos_458',['RCC_CIR_CSSC_Pos',['../group___peripheral___registers___bits___definition.html#ga5c7cf29f8c4b46a59751e6fdc44f8153',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssf_459',['RCC_CIR_CSSF',['../group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssf_5fmsk_460',['RCC_CIR_CSSF_Msk',['../group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssf_5fpos_461',['RCC_CIR_CSSF_Pos',['../group___peripheral___registers___bits___definition.html#gab82aae1efb70d76f85bcad7ec0632d4c',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyc_462',['RCC_CIR_HSERDYC',['../group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyc_5fmsk_463',['RCC_CIR_HSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyc_5fpos_464',['RCC_CIR_HSERDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga34e713e2755ef1c9210e3b8c8f2c718e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyf_465',['RCC_CIR_HSERDYF',['../group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyf_5fmsk_466',['RCC_CIR_HSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyf_5fpos_467',['RCC_CIR_HSERDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga37a0fe34b1b1c44c6982a69fa082f6c0',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyie_468',['RCC_CIR_HSERDYIE',['../group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyie_5fmsk_469',['RCC_CIR_HSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyie_5fpos_470',['RCC_CIR_HSERDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga8a258b8f9041e6a3e30a12f371e1e289',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyc_471',['RCC_CIR_HSI14RDYC',['../group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyc_5fmsk_472',['RCC_CIR_HSI14RDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyc_5fpos_473',['RCC_CIR_HSI14RDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga1196a4d46df37efa04bd20db061c4ed3',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyf_474',['RCC_CIR_HSI14RDYF',['../group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyf_5fmsk_475',['RCC_CIR_HSI14RDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyf_5fpos_476',['RCC_CIR_HSI14RDYF_Pos',['../group___peripheral___registers___bits___definition.html#gafcabc1b89cd8bfb59b08d8d07af90b49',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyie_477',['RCC_CIR_HSI14RDYIE',['../group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyie_5fmsk_478',['RCC_CIR_HSI14RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyie_5fpos_479',['RCC_CIR_HSI14RDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gaa48a164465bc8bf2c50d4dcb72c96683',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyc_480',['RCC_CIR_HSI48RDYC',['../group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyc_5fmsk_481',['RCC_CIR_HSI48RDYC_Msk',['../group___peripheral___registers___bits___definition.html#gabae54be1cb9f41b9bb7ca535b93dd6d7',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyc_5fpos_482',['RCC_CIR_HSI48RDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga0a0334639d26a8a8e5fe4a41ff497c0f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyf_483',['RCC_CIR_HSI48RDYF',['../group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyf_5fmsk_484',['RCC_CIR_HSI48RDYF_Msk',['../group___peripheral___registers___bits___definition.html#gab78671dd07c3074a68eb2309a1259b80',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyf_5fpos_485',['RCC_CIR_HSI48RDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga05780bbdab599235c5673c8651abc406',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyie_486',['RCC_CIR_HSI48RDYIE',['../group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyie_5fmsk_487',['RCC_CIR_HSI48RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gafc660691371161a8564be5ded33bf20d',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyie_5fpos_488',['RCC_CIR_HSI48RDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga18f30606fa4c51857f9e718068ec1c57',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyc_489',['RCC_CIR_HSIRDYC',['../group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyc_5fmsk_490',['RCC_CIR_HSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyc_5fpos_491',['RCC_CIR_HSIRDYC_Pos',['../group___peripheral___registers___bits___definition.html#gaf2ccc89ed1b4d16c5f2804c216c5adc3',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyf_492',['RCC_CIR_HSIRDYF',['../group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyf_5fmsk_493',['RCC_CIR_HSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyf_5fpos_494',['RCC_CIR_HSIRDYF_Pos',['../group___peripheral___registers___bits___definition.html#gab8f2d94fb254c9a2fe2c9aadcef7e147',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyie_495',['RCC_CIR_HSIRDYIE',['../group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyie_5fmsk_496',['RCC_CIR_HSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyie_5fpos_497',['RCC_CIR_HSIRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gafc61d466aac29f7fbd88b0245d6cf8c1',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyc_498',['RCC_CIR_LSERDYC',['../group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyc_5fmsk_499',['RCC_CIR_LSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyc_5fpos_500',['RCC_CIR_LSERDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga0f106e06b78f78c5a520faa1b180de2e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyf_501',['RCC_CIR_LSERDYF',['../group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyf_5fmsk_502',['RCC_CIR_LSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyf_5fpos_503',['RCC_CIR_LSERDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga9a2be1b77680f922f877e6d1b56287f3',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyie_504',['RCC_CIR_LSERDYIE',['../group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyie_5fmsk_505',['RCC_CIR_LSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyie_5fpos_506',['RCC_CIR_LSERDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga7eabf777f7d12a95038d5408cd9a3225',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyc_507',['RCC_CIR_LSIRDYC',['../group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyc_5fmsk_508',['RCC_CIR_LSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyc_5fpos_509',['RCC_CIR_LSIRDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga1baeac3a2504113deb0a65d46d7314e2',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyf_510',['RCC_CIR_LSIRDYF',['../group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyf_5fmsk_511',['RCC_CIR_LSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyf_5fpos_512',['RCC_CIR_LSIRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga9e24ddcd9380a97107db8d483fdd9cb2',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyie_513',['RCC_CIR_LSIRDYIE',['../group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyie_5fmsk_514',['RCC_CIR_LSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyie_5fpos_515',['RCC_CIR_LSIRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga085c2d83db641a456df4a5f67582bff5',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyc_516',['RCC_CIR_PLLRDYC',['../group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyc_5fmsk_517',['RCC_CIR_PLLRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyc_5fpos_518',['RCC_CIR_PLLRDYC_Pos',['../group___peripheral___registers___bits___definition.html#ga2884b24e49761690cfc68a9929c7b10d',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyf_519',['RCC_CIR_PLLRDYF',['../group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyf_5fmsk_520',['RCC_CIR_PLLRDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyf_5fpos_521',['RCC_CIR_PLLRDYF_Pos',['../group___peripheral___registers___bits___definition.html#ga4be890d102ccff40b4e370d575940af5',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyie_522',['RCC_CIR_PLLRDYIE',['../group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyie_5fmsk_523',['RCC_CIR_PLLRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyie_5fpos_524',['RCC_CIR_PLLRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#ga54f619655facb49336e0baf439ef130b',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14cal_525',['RCC_CR2_HSI14CAL',['../group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14cal_5fmsk_526',['RCC_CR2_HSI14CAL_Msk',['../group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14cal_5fpos_527',['RCC_CR2_HSI14CAL_Pos',['../group___peripheral___registers___bits___definition.html#gabe9b6dd89da462ea39a92eea182bc0f7',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14dis_528',['RCC_CR2_HSI14DIS',['../group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14dis_5fmsk_529',['RCC_CR2_HSI14DIS_Msk',['../group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14dis_5fpos_530',['RCC_CR2_HSI14DIS_Pos',['../group___peripheral___registers___bits___definition.html#gaab2ecfce2cfccccc65af6831a20aff84',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14on_531',['RCC_CR2_HSI14ON',['../group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14on_5fmsk_532',['RCC_CR2_HSI14ON_Msk',['../group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14on_5fpos_533',['RCC_CR2_HSI14ON_Pos',['../group___peripheral___registers___bits___definition.html#ga65b4da8c31ee376abe7cddb68c00f6e4',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14rdy_534',['RCC_CR2_HSI14RDY',['../group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14rdy_5fmsk_535',['RCC_CR2_HSI14RDY_Msk',['../group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14rdy_5fpos_536',['RCC_CR2_HSI14RDY_Pos',['../group___peripheral___registers___bits___definition.html#ga4c60e0f450a458844f2f96774b5148cc',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14trim_537',['RCC_CR2_HSI14TRIM',['../group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14trim_5fmsk_538',['RCC_CR2_HSI14TRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14trim_5fpos_539',['RCC_CR2_HSI14TRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga9eb91eb53008a590b1854ae8d51f28f6',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48cal_540',['RCC_CR2_HSI48CAL',['../group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48cal_5fmsk_541',['RCC_CR2_HSI48CAL_Msk',['../group___peripheral___registers___bits___definition.html#gaf0a5cd9de85d0f913a8e8855d12b70b6',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48cal_5fpos_542',['RCC_CR2_HSI48CAL_Pos',['../group___peripheral___registers___bits___definition.html#ga4caea87979a1b643999d164488e50d00',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48on_543',['RCC_CR2_HSI48ON',['../group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48on_5fmsk_544',['RCC_CR2_HSI48ON_Msk',['../group___peripheral___registers___bits___definition.html#ga13b8977ab62969c51ea9c4b8b3b02fe0',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48on_5fpos_545',['RCC_CR2_HSI48ON_Pos',['../group___peripheral___registers___bits___definition.html#ga109deb9849979262a683c65d0791341f',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48rdy_546',['RCC_CR2_HSI48RDY',['../group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48rdy_5fmsk_547',['RCC_CR2_HSI48RDY_Msk',['../group___peripheral___registers___bits___definition.html#ga98758a77a5e540c646318786757ba1a0',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48rdy_5fpos_548',['RCC_CR2_HSI48RDY_Pos',['../group___peripheral___registers___bits___definition.html#gaf78bda11411cf4c5729c2d76e977aa5c',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fcsson_549',['RCC_CR_CSSON',['../group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fcsson_5fmsk_550',['RCC_CR_CSSON_Msk',['../group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fcsson_5fpos_551',['RCC_CR_CSSON_Pos',['../group___peripheral___registers___bits___definition.html#gabf8f4f358e06d0c2b8a040474c0c75aa',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsebyp_552',['RCC_CR_HSEBYP',['../group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsebyp_5fmsk_553',['RCC_CR_HSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsebyp_5fpos_554',['RCC_CR_HSEBYP_Pos',['../group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhseon_555',['RCC_CR_HSEON',['../group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhseon_5fmsk_556',['RCC_CR_HSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhseon_5fpos_557',['RCC_CR_HSEON_Pos',['../group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhserdy_558',['RCC_CR_HSERDY',['../group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhserdy_5fmsk_559',['RCC_CR_HSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhserdy_5fpos_560',['RCC_CR_HSERDY_Pos',['../group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_561',['RCC_CR_HSICAL',['../group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f0_562',['RCC_CR_HSICAL_0',['../group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f1_563',['RCC_CR_HSICAL_1',['../group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f2_564',['RCC_CR_HSICAL_2',['../group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f3_565',['RCC_CR_HSICAL_3',['../group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f4_566',['RCC_CR_HSICAL_4',['../group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f5_567',['RCC_CR_HSICAL_5',['../group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f6_568',['RCC_CR_HSICAL_6',['../group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f7_569',['RCC_CR_HSICAL_7',['../group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5fmsk_570',['RCC_CR_HSICAL_Msk',['../group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5fpos_571',['RCC_CR_HSICAL_Pos',['../group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsion_572',['RCC_CR_HSION',['../group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsion_5fmsk_573',['RCC_CR_HSION_Msk',['../group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsion_5fpos_574',['RCC_CR_HSION_Pos',['../group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsirdy_575',['RCC_CR_HSIRDY',['../group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsirdy_5fmsk_576',['RCC_CR_HSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsirdy_5fpos_577',['RCC_CR_HSIRDY_Pos',['../group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_578',['RCC_CR_HSITRIM',['../group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f0_579',['RCC_CR_HSITRIM_0',['../group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f1_580',['RCC_CR_HSITRIM_1',['../group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f2_581',['RCC_CR_HSITRIM_2',['../group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f3_582',['RCC_CR_HSITRIM_3',['../group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f4_583',['RCC_CR_HSITRIM_4',['../group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5fmsk_584',['RCC_CR_HSITRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5fpos_585',['RCC_CR_HSITRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllon_586',['RCC_CR_PLLON',['../group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllon_5fmsk_587',['RCC_CR_PLLON_Msk',['../group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllon_5fpos_588',['RCC_CR_PLLON_Pos',['../group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllrdy_589',['RCC_CR_PLLRDY',['../group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllrdy_5fmsk_590',['RCC_CR_PLLRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllrdy_5fpos_591',['RCC_CR_PLLRDY_Pos',['../group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4',1,'stm32f072xb.h']]],
  ['rcc_5fcrs_5firqn_592',['RCC_CRS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fiwdgrstf_593',['RCC_CSR_IWDGRSTF',['../group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fiwdgrstf_5fmsk_594',['RCC_CSR_IWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fiwdgrstf_5fpos_595',['RCC_CSR_IWDGRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flpwrrstf_596',['RCC_CSR_LPWRRSTF',['../group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flpwrrstf_5fmsk_597',['RCC_CSR_LPWRRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flpwrrstf_5fpos_598',['RCC_CSR_LPWRRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsion_599',['RCC_CSR_LSION',['../group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsion_5fmsk_600',['RCC_CSR_LSION_Msk',['../group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsion_5fpos_601',['RCC_CSR_LSION_Pos',['../group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsirdy_602',['RCC_CSR_LSIRDY',['../group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsirdy_5fmsk_603',['RCC_CSR_LSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsirdy_5fpos_604',['RCC_CSR_LSIRDY_Pos',['../group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fobl_605',['RCC_CSR_OBL',['../group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5foblrstf_606',['RCC_CSR_OBLRSTF',['../group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5foblrstf_5fmsk_607',['RCC_CSR_OBLRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5foblrstf_5fpos_608',['RCC_CSR_OBLRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fpinrstf_609',['RCC_CSR_PINRSTF',['../group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fpinrstf_5fmsk_610',['RCC_CSR_PINRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fpinrstf_5fpos_611',['RCC_CSR_PINRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fporrstf_612',['RCC_CSR_PORRSTF',['../group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fporrstf_5fmsk_613',['RCC_CSR_PORRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fporrstf_5fpos_614',['RCC_CSR_PORRSTF_Pos',['../group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5frmvf_615',['RCC_CSR_RMVF',['../group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5frmvf_5fmsk_616',['RCC_CSR_RMVF_Msk',['../group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5frmvf_5fpos_617',['RCC_CSR_RMVF_Pos',['../group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fsftrstf_618',['RCC_CSR_SFTRSTF',['../group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fsftrstf_5fmsk_619',['RCC_CSR_SFTRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fsftrstf_5fpos_620',['RCC_CSR_SFTRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fv18pwrrstf_621',['RCC_CSR_V18PWRRSTF',['../group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fv18pwrrstf_5fmsk_622',['RCC_CSR_V18PWRRSTF_Msk',['../group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fv18pwrrstf_5fpos_623',['RCC_CSR_V18PWRRSTF_Pos',['../group___peripheral___registers___bits___definition.html#ga6e9d0955694d0dbe112650d2c38d4873',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fwwdgrstf_624',['RCC_CSR_WWDGRSTF',['../group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fwwdgrstf_5fmsk_625',['RCC_CSR_WWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fwwdgrstf_5fpos_626',['RCC_CSR_WWDGRSTF_Pos',['../group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81',1,'stm32f072xb.h']]],
  ['rcc_5fhsi48_5fsupport_627',['RCC_HSI48_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab',1,'stm32f072xb.h']]],
  ['rcc_5firqhandler_628',['RCC_IRQHandler',['../group__stm32f072xb.html#ga5a6d083fa78461da86a717b28973e009',1,'stm32f072xb.h']]],
  ['rcc_5firqn_629',['RCC_IRQn',['../group__stm32f072xb.html#gaae92cbf893c67700dbc28d2ca87eac9d',1,'stm32f072xb.h']]],
  ['rcc_5fpllsrc_5fprediv1_5fsupport_630',['RCC_PLLSRC_PREDIV1_SUPPORT',['../group___peripheral___registers___bits___definition.html#gaa3fabd25becec9520a442c02751692c6',1,'stm32f072xb.h']]],
  ['rcc_5ftypedef_631',['RCC_TypeDef',['../struct_r_c_c___type_def.html',1,'']]],
  ['rcr_632',['RCR',['../struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534',1,'TIM_TypeDef']]],
  ['rdhr_633',['RDHR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a95890984bd67845015d40e82fb091c93',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdlr_634',['RDLR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#ac7d62861de29d0b4fcf11fabbdbd76e7',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdp_635',['RDP',['../struct_o_b___type_def.html#ad9f9ae594003c39cc27f147e29a130bb',1,'OB_TypeDef']]],
  ['rdr_636',['RDR',['../struct_u_s_a_r_t___type_def.html#ab38dd649c7ec25ed70fe49791d45668d',1,'USART_TypeDef']]],
  ['rdtr_637',['RDTR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a49d74ca8b402c2b9596bfcbe4cd051a9',1,'CAN_FIFOMailBox_TypeDef']]],
  ['read_5fbit_638',['READ_BIT',['../group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33',1,'stm32f0xx.h']]],
  ['read_5freg_639',['READ_REG',['../group___exported__macros.html#gae7f188a4d26c9e713a48414783421071',1,'stm32f0xx.h']]],
  ['readme_2emd_640',['README.md',['../_r_e_a_d_m_e_8md.html',1,'']]],
  ['reg_5fafc_5fbw_641',['REG_AFC_BW',['../_s_x1272_8h.html#a264d6bb861dfe25baaa63f3ff646a6d8',1,'SX1272.h']]],
  ['reg_5fafc_5ffei_642',['REG_AFC_FEI',['../_s_x1272_8h.html#a12434a2eead060d2fcdf97a3b9870eea',1,'SX1272.h']]],
  ['reg_5fafc_5flsb_643',['REG_AFC_LSB',['../_s_x1272_8h.html#a5ff918e0e2d76951a99dde76219b3b3b',1,'SX1272.h']]],
  ['reg_5fafc_5fmsb_644',['REG_AFC_MSB',['../_s_x1272_8h.html#a1fa942208f5955768c989a775a5c330d',1,'SX1272.h']]],
  ['reg_5fagc_5fref_645',['REG_AGC_REF',['../_s_x1272_8h.html#a635be5ab2fdc9ff25450a36be4b69d9e',1,'SX1272.h']]],
  ['reg_5fagc_5fthresh1_646',['REG_AGC_THRESH1',['../_s_x1272_8h.html#a0d81da015528b717e7ba72b183566583',1,'SX1272.h']]],
  ['reg_5fagc_5fthresh2_647',['REG_AGC_THRESH2',['../_s_x1272_8h.html#aafd87b6a7d3f2a8bd9483a49b00e9ea7',1,'SX1272.h']]],
  ['reg_5fagc_5fthresh3_648',['REG_AGC_THRESH3',['../_s_x1272_8h.html#a01137d67b38ec73e7a914bf800523939',1,'SX1272.h']]],
  ['reg_5fbit_5frate_5ffrac_649',['REG_BIT_RATE_FRAC',['../_s_x1272_8h.html#ad04358f6a1b710519b7422029625a10d',1,'SX1272.h']]],
  ['reg_5fbitrate_5flsb_650',['REG_BITRATE_LSB',['../_s_x1272_8h.html#aecb6f7c36f6ac07aad1ac7d894742d52',1,'SX1272.h']]],
  ['reg_5fbitrate_5fmsb_651',['REG_BITRATE_MSB',['../_s_x1272_8h.html#ab983a8fa7f3aa4125eb94b9a01da2dd6',1,'SX1272.h']]],
  ['reg_5fbroadcast_5fadrs_652',['REG_BROADCAST_ADRS',['../_s_x1272_8h.html#a2a998da1b51a9b953bb0275dd8422539',1,'SX1272.h']]],
  ['reg_5fdetect_5foptimize_653',['REG_DETECT_OPTIMIZE',['../_s_x1272_8h.html#a5e67dadbb462f680ce1423aff1afa225',1,'SX1272.h']]],
  ['reg_5fdetection_5fthreshold_654',['REG_DETECTION_THRESHOLD',['../_s_x1272_8h.html#a3c142b7e485eac98190fce78583eccd6',1,'SX1272.h']]],
  ['reg_5fdio_5fmapping1_655',['REG_DIO_MAPPING1',['../_s_x1272_8h.html#a2e06b21810b5db8374a18e678be2396d',1,'SX1272.h']]],
  ['reg_5fdio_5fmapping2_656',['REG_DIO_MAPPING2',['../_s_x1272_8h.html#aa3f9fa77785b2eb54772d705768649ea',1,'SX1272.h']]],
  ['reg_5ffdev_5flsb_657',['REG_FDEV_LSB',['../_s_x1272_8h.html#a7dd3c86f4d1d600e557e01d718829cc7',1,'SX1272.h']]],
  ['reg_5ffdev_5fmsb_658',['REG_FDEV_MSB',['../_s_x1272_8h.html#af327ae128e28edc811cf37f91555b205',1,'SX1272.h']]],
  ['reg_5ffei_5flsb_659',['REG_FEI_LSB',['../_s_x1272_8h.html#acd56e8b3aeb4df021dfea2fd4e0847c1',1,'SX1272.h']]],
  ['reg_5ffei_5fmsb_660',['REG_FEI_MSB',['../_s_x1272_8h.html#a9b05b7208be8648b0f8883f25a8e27db',1,'SX1272.h']]],
  ['reg_5ffifo_661',['REG_FIFO',['../_s_x1272_8h.html#a8ed1afe4fdc88a0f2626d9ee783e06e5',1,'SX1272.h']]],
  ['reg_5ffifo_5faddr_5fptr_662',['REG_FIFO_ADDR_PTR',['../_s_x1272_8h.html#af5e9aa6c1a6e12df72f48a896f6f67b3',1,'SX1272.h']]],
  ['reg_5ffifo_5frx_5fbase_5faddr_663',['REG_FIFO_RX_BASE_ADDR',['../_s_x1272_8h.html#aa267251c81841a1d7b9da58f0d28b89c',1,'SX1272.h']]],
  ['reg_5ffifo_5frx_5fcurrent_5faddr_664',['REG_FIFO_RX_CURRENT_ADDR',['../_s_x1272_8h.html#a5e931712eaa4377c0ea89af339147cd4',1,'SX1272.h']]],
  ['reg_5ffifo_5frx_5fuint8_5ft_5faddr_665',['REG_FIFO_RX_uint8_t_ADDR',['../_s_x1272_8h.html#acc6faf212ddce5fd5b77d2ced862b21a',1,'SX1272.h']]],
  ['reg_5ffifo_5fthresh_666',['REG_FIFO_THRESH',['../_s_x1272_8h.html#af69544093563e88a75ef0975b150a9ae',1,'SX1272.h']]],
  ['reg_5ffifo_5ftx_5fbase_5faddr_667',['REG_FIFO_TX_BASE_ADDR',['../_s_x1272_8h.html#a01b72f38b82bc5936f8b264324c507d8',1,'SX1272.h']]],
  ['reg_5fformer_5ftemp_668',['REG_FORMER_TEMP',['../_s_x1272_8h.html#a6dea0ff06cc33cf1ec925215ab004a88',1,'SX1272.h']]],
  ['reg_5ffrf_5flsb_669',['REG_FRF_LSB',['../_s_x1272_8h.html#ad221a315f543118438b59b8ee37f8b09',1,'SX1272.h']]],
  ['reg_5ffrf_5fmid_670',['REG_FRF_MID',['../_s_x1272_8h.html#ae2f8700ed3931e4e487e7918c9827571',1,'SX1272.h']]],
  ['reg_5ffrf_5fmsb_671',['REG_FRF_MSB',['../_s_x1272_8h.html#aa9e79eeafee89809ae618e8c1442e24b',1,'SX1272.h']]],
  ['reg_5fhop_5fchannel_672',['REG_HOP_CHANNEL',['../_s_x1272_8h.html#a29198ea03f6491213ea4b0d1537e879a',1,'SX1272.h']]],
  ['reg_5fhop_5fperiod_673',['REG_HOP_PERIOD',['../_s_x1272_8h.html#ae59811c30eb07858b8ef8c83f756f538',1,'SX1272.h']]],
  ['reg_5fimage_5fcal_674',['REG_IMAGE_CAL',['../_s_x1272_8h.html#a3597b547a2bc2dfe43faf4ff5c877d90',1,'SX1272.h']]],
  ['reg_5firq_5fflags_675',['REG_IRQ_FLAGS',['../_s_x1272_8h.html#a098e2376499ff1140b6cdac8f022295c',1,'SX1272.h']]],
  ['reg_5firq_5fflags1_676',['REG_IRQ_FLAGS1',['../_s_x1272_8h.html#a3e21c7197c70ea8be71fbdee5ff84663',1,'SX1272.h']]],
  ['reg_5firq_5fflags2_677',['REG_IRQ_FLAGS2',['../_s_x1272_8h.html#a86dfc62446be10f58dc8d9dbaa5a7b97',1,'SX1272.h']]],
  ['reg_5firq_5fflags_5fmask_678',['REG_IRQ_FLAGS_MASK',['../_s_x1272_8h.html#a959ae2060853369767eb7af463c78efe',1,'SX1272.h']]],
  ['reg_5flna_679',['REG_LNA',['../_s_x1272_8h.html#ab08aa4c56ad75b3e715a1115330109ca',1,'SX1272.h']]],
  ['reg_5flow_5fbat_680',['REG_LOW_BAT',['../_s_x1272_8h.html#a525a156e8e4a269cd7ecd05162e67e58',1,'SX1272.h']]],
  ['reg_5fmax_5fpayload_5flength_681',['REG_MAX_PAYLOAD_LENGTH',['../_s_x1272_8h.html#adb39d7025ab2535d4ab93881c85b998b',1,'SX1272.h']]],
  ['reg_5fmodem_5fconfig1_682',['REG_MODEM_CONFIG1',['../_s_x1272_8h.html#a11debf0f9759ec35e7c5214fa21a8038',1,'SX1272.h']]],
  ['reg_5fmodem_5fconfig2_683',['REG_MODEM_CONFIG2',['../_s_x1272_8h.html#a25ec2854a4adf78872907280fdb803a8',1,'SX1272.h']]],
  ['reg_5fmodem_5fstat_684',['REG_MODEM_STAT',['../_s_x1272_8h.html#af7211249b5c260cb877827f67c988f4f',1,'SX1272.h']]],
  ['reg_5fnode_5fadrs_685',['REG_NODE_ADRS',['../_s_x1272_8h.html#a2c0efac2a866020cba87a8ad3d139299',1,'SX1272.h']]],
  ['reg_5focp_686',['REG_OCP',['../_s_x1272_8h.html#a4e0e13619868140039378bb218aa5a3b',1,'SX1272.h']]],
  ['reg_5fook_5favg_687',['REG_OOK_AVG',['../_s_x1272_8h.html#a820c8a583e0e795bb4fc161bec3a33e0',1,'SX1272.h']]],
  ['reg_5fook_5ffix_688',['REG_OOK_FIX',['../_s_x1272_8h.html#a6bb99e592b2048cc882f6a49e70d8c99',1,'SX1272.h']]],
  ['reg_5fook_5fpeak_689',['REG_OOK_PEAK',['../_s_x1272_8h.html#ac14a51b64a6da6ef9e8853ab5831322b',1,'SX1272.h']]],
  ['reg_5fop_5fmode_690',['REG_OP_MODE',['../_s_x1272_8h.html#a250bcedd7826aa7c25f80654368d0a72',1,'SX1272.h']]],
  ['reg_5fosc_691',['REG_OSC',['../_s_x1272_8h.html#a1edb093ed684495473ecd2e97e3a49c2',1,'SX1272.h']]],
  ['reg_5fpa_5fconfig_692',['REG_PA_CONFIG',['../_s_x1272_8h.html#af32e257d44b43bf90a535379a12cab17',1,'SX1272.h']]],
  ['reg_5fpa_5fdac_693',['REG_PA_DAC',['../_s_x1272_8h.html#a9f8d15d83023df8b754745cff0050220',1,'SX1272.h']]],
  ['reg_5fpa_5framp_694',['REG_PA_RAMP',['../_s_x1272_8h.html#aa56853d3a8ded8552f2a9ebe453b4117',1,'SX1272.h']]],
  ['reg_5fpacket_5fconfig1_695',['REG_PACKET_CONFIG1',['../_s_x1272_8h.html#a007c186b0362cf733f9d7d886e908dad',1,'SX1272.h']]],
  ['reg_5fpacket_5fconfig2_696',['REG_PACKET_CONFIG2',['../_s_x1272_8h.html#a0e59ea63d6b6112b72f345aa6b19ee26',1,'SX1272.h']]],
  ['reg_5fpayload_5flength_5ffsk_697',['REG_PAYLOAD_LENGTH_FSK',['../_s_x1272_8h.html#acdda22c524c4a0f2c702ba1deb85fba5',1,'SX1272.h']]],
  ['reg_5fpayload_5flength_5flora_698',['REG_PAYLOAD_LENGTH_LORA',['../_s_x1272_8h.html#aabb521e7a71885e3cfd8f9ea21730578',1,'SX1272.h']]],
  ['reg_5fpkt_5frssi_5fvalue_699',['REG_PKT_RSSI_VALUE',['../_s_x1272_8h.html#a4367979bf8684518aaa2919d47f633ce',1,'SX1272.h']]],
  ['reg_5fpkt_5fsnr_5fvalue_700',['REG_PKT_SNR_VALUE',['../_s_x1272_8h.html#ac09e4b4587ebc50f818bbeadc961190b',1,'SX1272.h']]],
  ['reg_5fpll_701',['REG_PLL',['../_s_x1272_8h.html#aa5110ddd4aaa720908be259b5a4af489',1,'SX1272.h']]],
  ['reg_5fpll_5fhop_702',['REG_PLL_HOP',['../_s_x1272_8h.html#af600b201e15df5c030585cce1f5b4d50',1,'SX1272.h']]],
  ['reg_5fpll_5flow_5fpn_703',['REG_PLL_LOW_PN',['../_s_x1272_8h.html#ab4c410977d3741bd62f5ba05f8c746dc',1,'SX1272.h']]],
  ['reg_5fpreamble_5fdetect_704',['REG_PREAMBLE_DETECT',['../_s_x1272_8h.html#af9413ea103b4e4f650e0a579fff90035',1,'SX1272.h']]],
  ['reg_5fpreamble_5flsb_5ffsk_705',['REG_PREAMBLE_LSB_FSK',['../_s_x1272_8h.html#a5e3ec8d7601fb76cc73359ecb3242ab6',1,'SX1272.h']]],
  ['reg_5fpreamble_5flsb_5flora_706',['REG_PREAMBLE_LSB_LORA',['../_s_x1272_8h.html#a409f691d0f896ece556cd8f3b033be7a',1,'SX1272.h']]],
  ['reg_5fpreamble_5fmsb_5ffsk_707',['REG_PREAMBLE_MSB_FSK',['../_s_x1272_8h.html#ae255330d921b20f47a59227e5c502c45',1,'SX1272.h']]],
  ['reg_5fpreamble_5fmsb_5flora_708',['REG_PREAMBLE_MSB_LORA',['../_s_x1272_8h.html#a7f30bbce34a3473ea19ecb581ff429d7',1,'SX1272.h']]],
  ['reg_5frssi_5fcollision_709',['REG_RSSI_COLLISION',['../_s_x1272_8h.html#a3d9e799addae2f940511eed337fa3116',1,'SX1272.h']]],
  ['reg_5frssi_5fconfig_710',['REG_RSSI_CONFIG',['../_s_x1272_8h.html#a374fa104e6866ac04338ecfe9f57a049',1,'SX1272.h']]],
  ['reg_5frssi_5fthresh_711',['REG_RSSI_THRESH',['../_s_x1272_8h.html#a0ded1b6c2474f779737c5cae8ddc7b88',1,'SX1272.h']]],
  ['reg_5frssi_5fvalue_5ffsk_712',['REG_RSSI_VALUE_FSK',['../_s_x1272_8h.html#a07f6ef9e460b054f66ec1e314a9c6b11',1,'SX1272.h']]],
  ['reg_5frssi_5fvalue_5flora_713',['REG_RSSI_VALUE_LORA',['../_s_x1272_8h.html#a1fafd1d22fbd3d35818364820c8fc804',1,'SX1272.h']]],
  ['reg_5frx_5fbw_714',['REG_RX_BW',['../_s_x1272_8h.html#ab9cc032eac120ed0ea85588d0ac38839',1,'SX1272.h']]],
  ['reg_5frx_5fconfig_715',['REG_RX_CONFIG',['../_s_x1272_8h.html#a2f81ffefaab5211d9b4538126bc25ba4',1,'SX1272.h']]],
  ['reg_5frx_5fdelay_716',['REG_RX_DELAY',['../_s_x1272_8h.html#a04dfed9fcb45c1566baedc7ca5ff7873',1,'SX1272.h']]],
  ['reg_5frx_5fheader_5fcnt_5fvalue_5flsb_717',['REG_RX_HEADER_CNT_VALUE_LSB',['../_s_x1272_8h.html#ad3a4b72b2227118860ee73dc6ceaa5fb',1,'SX1272.h']]],
  ['reg_5frx_5fheader_5fcnt_5fvalue_5fmsb_718',['REG_RX_HEADER_CNT_VALUE_MSB',['../_s_x1272_8h.html#a3f9cd1b51b54d7d0ee3fa332ff52b5cf',1,'SX1272.h']]],
  ['reg_5frx_5fnb_5fuint8_5fts_719',['REG_RX_NB_uint8_tS',['../_s_x1272_8h.html#a6677e72d852d0ff6293c05752fdf811b',1,'SX1272.h']]],
  ['reg_5frx_5fpacket_5fcnt_5fvalue_5flsb_720',['REG_RX_PACKET_CNT_VALUE_LSB',['../_s_x1272_8h.html#a0c9db3e8c49db8b555b055829d59693c',1,'SX1272.h']]],
  ['reg_5frx_5fpacket_5fcnt_5fvalue_5fmsb_721',['REG_RX_PACKET_CNT_VALUE_MSB',['../_s_x1272_8h.html#ac4d4ba325842028813b9de9927ca0e25',1,'SX1272.h']]],
  ['reg_5frx_5ftimeout1_722',['REG_RX_TIMEOUT1',['../_s_x1272_8h.html#a9f97a6e87b6f960b2d2e59fe4c703aaf',1,'SX1272.h']]],
  ['reg_5frx_5ftimeout2_723',['REG_RX_TIMEOUT2',['../_s_x1272_8h.html#a4030abc3074d569afb1294f6346d0bdb',1,'SX1272.h']]],
  ['reg_5frx_5ftimeout3_724',['REG_RX_TIMEOUT3',['../_s_x1272_8h.html#a6e6447f2c506046b106f42dafcd3f577',1,'SX1272.h']]],
  ['reg_5fseq_5fconfig1_725',['REG_SEQ_CONFIG1',['../_s_x1272_8h.html#aef19c5475213023f2d6843f97617c618',1,'SX1272.h']]],
  ['reg_5fseq_5fconfig2_726',['REG_SEQ_CONFIG2',['../_s_x1272_8h.html#a28cea61e40ee83d277fb0dfd63e88ee4',1,'SX1272.h']]],
  ['reg_5fsymb_5ftimeout_5flsb_727',['REG_SYMB_TIMEOUT_LSB',['../_s_x1272_8h.html#a106fc1e09dcf39da871a9b9272d0d471',1,'SX1272.h']]],
  ['reg_5fsync_5fconfig_728',['REG_SYNC_CONFIG',['../_s_x1272_8h.html#ab42309e78c15cc77848e75f15d91d18a',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue1_729',['REG_SYNC_VALUE1',['../_s_x1272_8h.html#a4584f343400d43b64208a88389b83fad',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue2_730',['REG_SYNC_VALUE2',['../_s_x1272_8h.html#abf83f5f3af0ea670ab0af50ad73a4510',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue3_731',['REG_SYNC_VALUE3',['../_s_x1272_8h.html#a8266b875f9d380d846c312ae2d22fb18',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue4_732',['REG_SYNC_VALUE4',['../_s_x1272_8h.html#a1e3eeed3368e09a63560155b80582676',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue5_733',['REG_SYNC_VALUE5',['../_s_x1272_8h.html#a0f7f7522cdb9d45f9b2c06cd97cb5be0',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue6_734',['REG_SYNC_VALUE6',['../_s_x1272_8h.html#a1472eabace24f5b9343b206110b6bed8',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue7_735',['REG_SYNC_VALUE7',['../_s_x1272_8h.html#a8833ec401ec64d212f50d3f00ec274cc',1,'SX1272.h']]],
  ['reg_5fsync_5fvalue8_736',['REG_SYNC_VALUE8',['../_s_x1272_8h.html#a0180654d81fce859b49a8da7f9a9c2ad',1,'SX1272.h']]],
  ['reg_5ftcxo_737',['REG_TCXO',['../_s_x1272_8h.html#a57f595889f6a6af755ecc9b3bb5b4c3d',1,'SX1272.h']]],
  ['reg_5ftemp_738',['REG_TEMP',['../_s_x1272_8h.html#ad3b0b6d8d5d3de58e5d56ce84e667b20',1,'SX1272.h']]],
  ['reg_5ftimer1_5fcoef_739',['REG_TIMER1_COEF',['../_s_x1272_8h.html#a454743c6c5d09b38bb75d53f9908ae2f',1,'SX1272.h']]],
  ['reg_5ftimer2_5fcoef_740',['REG_TIMER2_COEF',['../_s_x1272_8h.html#a3715c95235a9dcdd6b335ff7019c1fec',1,'SX1272.h']]],
  ['reg_5ftimer_5fresol_741',['REG_TIMER_RESOL',['../_s_x1272_8h.html#ade258385f1fa5bfb4aa151342f03310b',1,'SX1272.h']]],
  ['reg_5fversion_742',['REG_VERSION',['../_s_x1272_8h.html#aa7075c0ae73420685bb4278ee580f3fa',1,'SX1272.h']]],
  ['reserved_743',['RESERVED',['../struct_f_l_a_s_h___type_def.html#a32e5cc660e711dc5424f827e2d4efd88',1,'FLASH_TypeDef::RESERVED'],['../struct_s_y_s_c_f_g___type_def.html#a5163baa7563204840a69aee0543b76b7',1,'SYSCFG_TypeDef::RESERVED']]],
  ['reserved0_744',['RESERVED0',['../struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c',1,'CRC_TypeDef::RESERVED0'],['../struct_u_s_b___type_def.html#abaadc15d64249004eafbed98f8d9236c',1,'USB_TypeDef::RESERVED0'],['../group___c_m_s_i_s__core___debug_functions.html#gaeab77b3f17bf5a628cb743807d8fde7e',1,'FPU_Type::RESERVED0'],['../group___c_m_s_i_s__core___debug_functions.html#gad50da09e70f739596fe3f2d9ea33f414',1,'ITM_Type::RESERVED0'],['../group___c_m_s_i_s__core___debug_functions.html#ga758b3cae751b227e20698256b6249dd4',1,'SCnSCB_Type::RESERVED0'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga409fb08ad6d58c17fcb7f59d65db6f93',1,'TPI_Type::RESERVED0'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga383c3272908da383b6e23a059007f728',1,'DWT_Type::RESERVED0'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga10960cdc703f661c83a237d9c69db23c',1,'SCB_Type::RESERVED0'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga114b23ee6f1540603908adaedaecc477',1,'NVIC_Type::RESERVED0'],['../struct_c_a_n___type_def.html#ad0cc7fb26376c435bbf148e962739337',1,'CAN_TypeDef::RESERVED0']]],
  ['reserved1_745',['RESERVED1',['../group___c_m_s_i_s___core___sys_tick_functions.html#gadddd65958c1c4c0301f62ede0a9bf12e',1,'SCB_Type::RESERVED1'],['../struct_t_s_c___type_def.html#a27f20ff0eccdc070477448b973ca8df7',1,'TSC_TypeDef::RESERVED1'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gaf4ad5239d7d9b1990005f75464754594',1,'DWT_Type::RESERVED1'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gabc2f542560b78ccbbf0a44aadb5651fb',1,'TPI_Type::RESERVED1'],['../struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80',1,'ADC_TypeDef::RESERVED1'],['../struct_c_a_n___type_def.html#a046ef464378aaaaafaf999c23a4dc55e',1,'CAN_TypeDef::RESERVED1'],['../struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d',1,'CRC_TypeDef::RESERVED1'],['../struct_r_t_c___type_def.html#a761d5a0c208032613dad3fcc674907b7',1,'RTC_TypeDef::RESERVED1'],['../struct_u_s_a_r_t___type_def.html#a6d78680272a465db0ee43eba4e9c54f3',1,'USART_TypeDef::RESERVED1'],['../group___c_m_s_i_s__core___debug_functions.html#gae4d156d0fc83519f984c1388e232aeab',1,'ITM_Type::RESERVED1'],['../struct_u_s_b___type_def.html#a4d2d3515b92eb74072bb91990542dcb3',1,'USB_TypeDef::RESERVED1'],['../group___c_m_s_i_s__core___debug_functions.html#ga0bce3f86e9f6e00085cf5a126ae201c6',1,'SCnSCB_Type::RESERVED1']]],
  ['reserved10_746',['RESERVED10',['../group___c_m_s_i_s___core___sys_tick_functions.html#gabc7714b71efedf71fcae52db7f49afb9',1,'DWT_Type']]],
  ['reserved11_747',['RESERVED11',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga8ba804cd80450397994240a0630f4f88',1,'DWT_Type']]],
  ['reserved12_748',['RESERVED12',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga472188cd06ad33e60a90b1dda59b5bbb',1,'DWT_Type']]],
  ['reserved13_749',['RESERVED13',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga50ae92e4bb6a6cc6aee56193030bce29',1,'DWT_Type']]],
  ['reserved14_750',['RESERVED14',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga40bf22efd6d393b66c0b02e03e6083fc',1,'DWT_Type']]],
  ['reserved15_751',['RESERVED15',['../group___c_m_s_i_s___core___sys_tick_functions.html#gafd3951dec40fb4ada4efc31d958764a9',1,'DWT_Type']]],
  ['reserved16_752',['RESERVED16',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga34e42d65754ab1a3f2db4363254f911f',1,'DWT_Type']]],
  ['reserved17_753',['RESERVED17',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga04c216ba5dbecb136097f61e5fa612b9',1,'DWT_Type']]],
  ['reserved18_754',['RESERVED18',['../group___c_m_s_i_s___core___sys_tick_functions.html#gae16bddaf7ec543d72128a788c1405b4f',1,'DWT_Type']]],
  ['reserved19_755',['RESERVED19',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga0a6b643a661528e364e3825fff2306fe',1,'DWT_Type']]],
  ['reserved2_756',['RESERVED2',['../struct_t_s_c___type_def.html#a7ff59eaa0f8c9e69e6736dddc514a037',1,'TSC_TypeDef::RESERVED2'],['../struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369',1,'USART_TypeDef::RESERVED2'],['../struct_u_s_b___type_def.html#a5e7bbbb02a304e95db0f47927613aecc',1,'USB_TypeDef::RESERVED2'],['../struct_r_t_c___type_def.html#afddb6b2f393c94ea6c68780fe04f298f',1,'RTC_TypeDef::RESERVED2'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga8ed6bf06e09e4ebc57e591fde22c70c3',1,'NVIC_Type::RESERVED2'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga61fdbdfbc267bb6ae3b5cff18f406f2f',1,'DWT_Type::RESERVED2'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gae6a238467f129df7440d97de8b58fe03',1,'TPI_Type::RESERVED2'],['../group___c_m_s_i_s__core___debug_functions.html#ga9ad73d87a673a206268958c84949ad15',1,'ITM_Type::RESERVED2'],['../struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52',1,'ADC_TypeDef::RESERVED2'],['../struct_c_a_n___type_def.html#ab29069c9fd10eeec47414abd8d06822f',1,'CAN_TypeDef::RESERVED2'],['../struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4',1,'CRC_TypeDef::RESERVED2']]],
  ['reserved20_757',['RESERVED20',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga02405d82b0e7f6e27f3f7fac22ca7508',1,'DWT_Type']]],
  ['reserved21_758',['RESERVED21',['../group___c_m_s_i_s___core___sys_tick_functions.html#gae6ba892bac69bcf19cb3d998c63e2877',1,'DWT_Type']]],
  ['reserved22_759',['RESERVED22',['../group___c_m_s_i_s___core___sys_tick_functions.html#gab4eff17a1119c7ee5cab7e0326fd4339',1,'DWT_Type']]],
  ['reserved23_760',['RESERVED23',['../group___c_m_s_i_s___core___sys_tick_functions.html#gab3261dfc078ae8aaac1b096bda2cc15a',1,'DWT_Type']]],
  ['reserved24_761',['RESERVED24',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga2cc26bd6d706077ca9cd56cc20ff2b9d',1,'DWT_Type']]],
  ['reserved25_762',['RESERVED25',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga1ff4d863ad093166492d59615592f0e1',1,'DWT_Type']]],
  ['reserved26_763',['RESERVED26',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga985a01a8b63bcf2f338b3391055f6163',1,'DWT_Type']]],
  ['reserved27_764',['RESERVED27',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga0bb401cc8542799048ba8eecc41d5d97',1,'DWT_Type']]],
  ['reserved28_765',['RESERVED28',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga2b357b17d47a4d526f6b26c6891c21da',1,'DWT_Type']]],
  ['reserved29_766',['RESERVED29',['../group___c_m_s_i_s___core___sys_tick_functions.html#gaf577b10077e677307bb79df1597141ca',1,'DWT_Type']]],
  ['reserved3_767',['RESERVED3',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga33fe3d6f15f4d638ac6a10a370e6f8ed',1,'NVIC_Type::RESERVED3'],['../struct_t_s_c___type_def.html#a0d47873260f8f0c16b8ec77e1edc8789',1,'TSC_TypeDef::RESERVED3'],['../struct_u_s_b___type_def.html#a0c92b14da7ba0df757ff11ff20e1bc6a',1,'USB_TypeDef::RESERVED3'],['../struct_r_t_c___type_def.html#ab8970cf003966d22733fd660df6e74d7',1,'RTC_TypeDef::RESERVED3'],['../struct_c_a_n___type_def.html#af730af32307f845895465e8ead57d20c',1,'CAN_TypeDef::RESERVED3'],['../struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a',1,'ADC_TypeDef::RESERVED3'],['../group___c_m_s_i_s__core___debug_functions.html#ga69ad0c7295a64174e1967c8a6d9e95b5',1,'ITM_Type::RESERVED3'],['../group___c_m_s_i_s__core___debug_functions.html#gaea707bb951ff0fade7716ae63d809c67',1,'SCB_Type::RESERVED3'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga66322e42ec57eff3e05991b7701f29e1',1,'TPI_Type::RESERVED3'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga7d29e03e23883440d96cac784c5a4958',1,'DWT_Type::RESERVED3']]],
  ['reserved30_768',['RESERVED30',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga212676fc2527b4b4f80155cb14171b4e',1,'DWT_Type']]],
  ['reserved31_769',['RESERVED31',['../group___c_m_s_i_s___core___sys_tick_functions.html#gaa46da05899a3c47a80b0ab33fc85f21a',1,'DWT_Type']]],
  ['reserved32_770',['RESERVED32',['../group___c_m_s_i_s__core___debug_functions.html#gae115aa377666f6cab474d9a8bc0a00f2',1,'DWT_Type']]],
  ['reserved33_771',['RESERVED33',['../group___c_m_s_i_s__core___debug_functions.html#ga23488c27be43c80c8c1dfd17aac9c28d',1,'DWT_Type']]],
  ['reserved4_772',['RESERVED4',['../struct_u_s_b___type_def.html#a0fb31d18b68c68b52235c835855cd42b',1,'USB_TypeDef::RESERVED4'],['../struct_t_s_c___type_def.html#a75a37e293ded1627c94cf521df950e31',1,'TSC_TypeDef::RESERVED4'],['../struct_r_t_c___type_def.html#a541e93bdbd07770ebc448412f3456877',1,'RTC_TypeDef::RESERVED4'],['../struct_c_a_n___type_def.html#a51c408c7c352b8080f0c6d42bf811d43',1,'CAN_TypeDef::RESERVED4'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gab7e7cff95dfc1edc0c0dcce4e8345a6a',1,'NVIC_Type::RESERVED4'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gabaa69c512745a42285bcc92a1e99b565',1,'DWT_Type::RESERVED4'],['../struct_a_d_c___type_def.html#af27457de291227d5c51daa4081fe59c7',1,'ADC_TypeDef::RESERVED4'],['../group___c_m_s_i_s__core___debug_functions.html#ga1975f3bb58d3feba11c275f5406b34f4',1,'ITM_Type::RESERVED4'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gacf52c485ef7661b09ce63a4f3dc0b879',1,'TPI_Type::RESERVED4'],['../group___c_m_s_i_s__core___debug_functions.html#ga1c0f2702e0987ca2370a9771b6df3475',1,'SCB_Type::RESERVED4'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gac965e9b3abb1519676f2a6a959eaedb2',1,'CoreDebug_Type::RESERVED4']]],
  ['reserved5_773',['RESERVED5',['../group___c_m_s_i_s__core___debug_functions.html#ga14f6f27ef518e4bf31aabb8f17cf4229',1,'ITM_Type::RESERVED5'],['../group___c_m_s_i_s__core___debug_functions.html#gaf3d8e275bd4c96416cf9cd7464bb7d7c',1,'SCB_Type::RESERVED5'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga1e54059fc51e21b36885d31e72b68cd5',1,'DWT_Type::RESERVED5'],['../group___c_m_s_i_s___core___sys_tick_functions.html#gae71fe7b11f01c3702aa6253b5309bbf9',1,'NVIC_Type::RESERVED5'],['../struct_u_s_b___type_def.html#aad38b822edd9ae72cf99585aad5b8e7e',1,'USB_TypeDef::RESERVED5'],['../struct_c_a_n___type_def.html#ad4339975b6064cfe2aaeb642f916d6e0',1,'CAN_TypeDef::RESERVED5'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga9c1ac143e09b64b1f6eb92ecd65d60d0',1,'TPI_Type::RESERVED5']]],
  ['reserved6_774',['RESERVED6',['../group___c_m_s_i_s__core___debug_functions.html#ga1181e38c1923bf8f5d039f3441bbcaac',1,'SCB_Type::RESERVED6'],['../struct_u_s_b___type_def.html#a9a81559cab1ddf49b2a028d368ad81c8',1,'USB_TypeDef::RESERVED6'],['../group___c_m_s_i_s__core___debug_functions.html#gae2fb450d0636c855ffb24185aed7f726',1,'ITM_Type::RESERVED6'],['../group___c_m_s_i_s__core___debug_functions.html#gad91f19091b4eecbe7322cdb36fad41c8',1,'NVIC_Type::RESERVED6'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga62a31fc56c843f2b0e882581a4bd95d2',1,'DWT_Type::RESERVED6']]],
  ['reserved7_775',['RESERVED7',['../struct_u_s_b___type_def.html#a189db3ab0f59be0beee041990f45439b',1,'USB_TypeDef::RESERVED7'],['../group___c_m_s_i_s__core___debug_functions.html#ga5a892b5bc17fba63dad48a2352c26024',1,'SCB_Type::RESERVED7'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga33bb14730a444fdeeb91ea9cb7218e62',1,'TPI_Type::RESERVED7'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga55303904d9b89ffe6c28c698d997ed10',1,'DWT_Type::RESERVED7']]],
  ['reserved8_776',['RESERVED8',['../struct_u_s_b___type_def.html#ace8692e7bd4ee1a79268313bed47b4ba',1,'USB_TypeDef::RESERVED8'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga4225e4489493a263ecfb7b00644c04a6',1,'DWT_Type::RESERVED8'],['../group___c_m_s_i_s__core___debug_functions.html#ga59625ca4782dad641d92f0294c705985',1,'SCB_Type::RESERVED8']]],
  ['reserved9_777',['RESERVED9',['../struct_u_s_b___type_def.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4',1,'USB_TypeDef::RESERVED9'],['../group___c_m_s_i_s___core___sys_tick_functions.html#ga8d4678b07579ce92ecb788d4c4dfef81',1,'DWT_Type::RESERVED9']]],
  ['reserveda_778',['RESERVEDA',['../struct_u_s_b___type_def.html#ac729616a1792efd2891f8d938692071e',1,'USB_TypeDef']]],
  ['reservedb_779',['RESERVEDB',['../struct_u_s_b___type_def.html#a29a2b0fc48938cd5bc79f892546fadf3',1,'USB_TypeDef']]],
  ['reservedc_780',['RESERVEDC',['../struct_u_s_b___type_def.html#a88f013eaee07f62c2138879084332de6',1,'USB_TypeDef']]],
  ['reservedd_781',['RESERVEDD',['../struct_u_s_b___type_def.html#ae2905274f4e48e109920f4aa9a31bd01',1,'USB_TypeDef']]],
  ['reservede_782',['RESERVEDE',['../struct_u_s_b___type_def.html#a282ba03aa55783e70e3cf33ec9702d87',1,'USB_TypeDef']]],
  ['reset_783',['RESET',['../group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05',1,'stm32f0xx.h']]],
  ['retry_784',['retry',['../structpack.html#aed82d185b6c884f043d89594bdcb5dd4',1,'pack']]],
  ['rf0r_785',['RF0R',['../struct_c_a_n___type_def.html#ad8e858479e26ab075ee2ddb630e8769d',1,'CAN_TypeDef']]],
  ['rf1r_786',['RF1R',['../struct_c_a_n___type_def.html#a69a528d1288c1de666df68655af1d20e',1,'CAN_TypeDef']]],
  ['rir_787',['RIR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a034504d43f7b16b320745a25b3a8f12d',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rlar_788',['RLAR',['../struct_a_r_m___m_p_u___region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8',1,'ARM_MPU_Region_t']]],
  ['rlr_789',['RLR',['../struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532',1,'IWDG_TypeDef']]],
  ['rqr_790',['RQR',['../struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8',1,'USART_TypeDef']]],
  ['rserved1_791',['RSERVED1',['../group___c_m_s_i_s___core___sys_tick_functions.html#gadb1d396e2b2209db1e9a45dd2ed27ca3',1,'NVIC_Type']]],
  ['rsfsdf_792',['RsfSdF',['../md__r_e_a_d_m_e.html',1,'']]],
  ['rtc_793',['RTC',['../group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_794',['RTC_ALRMAR_DT',['../group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_5f0_795',['RTC_ALRMAR_DT_0',['../group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_5f1_796',['RTC_ALRMAR_DT_1',['../group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_5fmsk_797',['RTC_ALRMAR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_5fpos_798',['RTC_ALRMAR_DT_Pos',['../group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_799',['RTC_ALRMAR_DU',['../group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f0_800',['RTC_ALRMAR_DU_0',['../group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f1_801',['RTC_ALRMAR_DU_1',['../group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f2_802',['RTC_ALRMAR_DU_2',['../group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f3_803',['RTC_ALRMAR_DU_3',['../group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5fmsk_804',['RTC_ALRMAR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5fpos_805',['RTC_ALRMAR_DU_Pos',['../group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_806',['RTC_ALRMAR_HT',['../group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5f0_807',['RTC_ALRMAR_HT_0',['../group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5f1_808',['RTC_ALRMAR_HT_1',['../group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5fmsk_809',['RTC_ALRMAR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5fpos_810',['RTC_ALRMAR_HT_Pos',['../group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_811',['RTC_ALRMAR_HU',['../group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f0_812',['RTC_ALRMAR_HU_0',['../group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f1_813',['RTC_ALRMAR_HU_1',['../group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f2_814',['RTC_ALRMAR_HU_2',['../group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f3_815',['RTC_ALRMAR_HU_3',['../group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5fmsk_816',['RTC_ALRMAR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5fpos_817',['RTC_ALRMAR_HU_Pos',['../group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_818',['RTC_ALRMAR_MNT',['../group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5f0_819',['RTC_ALRMAR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5f1_820',['RTC_ALRMAR_MNT_1',['../group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5f2_821',['RTC_ALRMAR_MNT_2',['../group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5fmsk_822',['RTC_ALRMAR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5fpos_823',['RTC_ALRMAR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_824',['RTC_ALRMAR_MNU',['../group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f0_825',['RTC_ALRMAR_MNU_0',['../group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f1_826',['RTC_ALRMAR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f2_827',['RTC_ALRMAR_MNU_2',['../group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f3_828',['RTC_ALRMAR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5fmsk_829',['RTC_ALRMAR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5fpos_830',['RTC_ALRMAR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk1_831',['RTC_ALRMAR_MSK1',['../group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk1_5fmsk_832',['RTC_ALRMAR_MSK1_Msk',['../group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk1_5fpos_833',['RTC_ALRMAR_MSK1_Pos',['../group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk2_834',['RTC_ALRMAR_MSK2',['../group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk2_5fmsk_835',['RTC_ALRMAR_MSK2_Msk',['../group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk2_5fpos_836',['RTC_ALRMAR_MSK2_Pos',['../group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk3_837',['RTC_ALRMAR_MSK3',['../group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk3_5fmsk_838',['RTC_ALRMAR_MSK3_Msk',['../group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk3_5fpos_839',['RTC_ALRMAR_MSK3_Pos',['../group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk4_840',['RTC_ALRMAR_MSK4',['../group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk4_5fmsk_841',['RTC_ALRMAR_MSK4_Msk',['../group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk4_5fpos_842',['RTC_ALRMAR_MSK4_Pos',['../group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fpm_843',['RTC_ALRMAR_PM',['../group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fpm_5fmsk_844',['RTC_ALRMAR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fpm_5fpos_845',['RTC_ALRMAR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_846',['RTC_ALRMAR_ST',['../group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5f0_847',['RTC_ALRMAR_ST_0',['../group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5f1_848',['RTC_ALRMAR_ST_1',['../group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5f2_849',['RTC_ALRMAR_ST_2',['../group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5fmsk_850',['RTC_ALRMAR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5fpos_851',['RTC_ALRMAR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_852',['RTC_ALRMAR_SU',['../group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f0_853',['RTC_ALRMAR_SU_0',['../group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f1_854',['RTC_ALRMAR_SU_1',['../group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f2_855',['RTC_ALRMAR_SU_2',['../group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f3_856',['RTC_ALRMAR_SU_3',['../group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5fmsk_857',['RTC_ALRMAR_SU_Msk',['../group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5fpos_858',['RTC_ALRMAR_SU_Pos',['../group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fwdsel_859',['RTC_ALRMAR_WDSEL',['../group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fwdsel_5fmsk_860',['RTC_ALRMAR_WDSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fwdsel_5fpos_861',['RTC_ALRMAR_WDSEL_Pos',['../group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_862',['RTC_ALRMASSR_MASKSS',['../group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f0_863',['RTC_ALRMASSR_MASKSS_0',['../group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f1_864',['RTC_ALRMASSR_MASKSS_1',['../group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f2_865',['RTC_ALRMASSR_MASKSS_2',['../group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f3_866',['RTC_ALRMASSR_MASKSS_3',['../group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5fmsk_867',['RTC_ALRMASSR_MASKSS_Msk',['../group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5fpos_868',['RTC_ALRMASSR_MASKSS_Pos',['../group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fss_869',['RTC_ALRMASSR_SS',['../group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fss_5fmsk_870',['RTC_ALRMASSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fss_5fpos_871',['RTC_ALRMASSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be',1,'stm32f072xb.h']]],
  ['rtc_5fbackup_5fsupport_872',['RTC_BACKUP_SUPPORT',['../group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd',1,'stm32f072xb.h']]],
  ['rtc_5fbase_873',['RTC_BASE',['../group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022',1,'stm32f072xb.h']]],
  ['rtc_5fbkp0r_874',['RTC_BKP0R',['../group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59',1,'stm32f072xb.h']]],
  ['rtc_5fbkp0r_5fmsk_875',['RTC_BKP0R_Msk',['../group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b',1,'stm32f072xb.h']]],
  ['rtc_5fbkp0r_5fpos_876',['RTC_BKP0R_Pos',['../group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186',1,'stm32f072xb.h']]],
  ['rtc_5fbkp1r_877',['RTC_BKP1R',['../group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56',1,'stm32f072xb.h']]],
  ['rtc_5fbkp1r_5fmsk_878',['RTC_BKP1R_Msk',['../group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686',1,'stm32f072xb.h']]],
  ['rtc_5fbkp1r_5fpos_879',['RTC_BKP1R_Pos',['../group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75',1,'stm32f072xb.h']]],
  ['rtc_5fbkp2r_880',['RTC_BKP2R',['../group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89',1,'stm32f072xb.h']]],
  ['rtc_5fbkp2r_5fmsk_881',['RTC_BKP2R_Msk',['../group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1',1,'stm32f072xb.h']]],
  ['rtc_5fbkp2r_5fpos_882',['RTC_BKP2R_Pos',['../group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388',1,'stm32f072xb.h']]],
  ['rtc_5fbkp3r_883',['RTC_BKP3R',['../group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841',1,'stm32f072xb.h']]],
  ['rtc_5fbkp3r_5fmsk_884',['RTC_BKP3R_Msk',['../group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf',1,'stm32f072xb.h']]],
  ['rtc_5fbkp3r_5fpos_885',['RTC_BKP3R_Pos',['../group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483',1,'stm32f072xb.h']]],
  ['rtc_5fbkp4r_886',['RTC_BKP4R',['../group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c',1,'stm32f072xb.h']]],
  ['rtc_5fbkp4r_5fmsk_887',['RTC_BKP4R_Msk',['../group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab',1,'stm32f072xb.h']]],
  ['rtc_5fbkp4r_5fpos_888',['RTC_BKP4R_Pos',['../group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349',1,'stm32f072xb.h']]],
  ['rtc_5fbkp_5fnumber_889',['RTC_BKP_NUMBER',['../group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_890',['RTC_CALR_CALM',['../group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f0_891',['RTC_CALR_CALM_0',['../group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f1_892',['RTC_CALR_CALM_1',['../group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f2_893',['RTC_CALR_CALM_2',['../group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f3_894',['RTC_CALR_CALM_3',['../group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f4_895',['RTC_CALR_CALM_4',['../group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f5_896',['RTC_CALR_CALM_5',['../group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f6_897',['RTC_CALR_CALM_6',['../group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f7_898',['RTC_CALR_CALM_7',['../group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f8_899',['RTC_CALR_CALM_8',['../group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5fmsk_900',['RTC_CALR_CALM_Msk',['../group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5fpos_901',['RTC_CALR_CALM_Pos',['../group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalp_902',['RTC_CALR_CALP',['../group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalp_5fmsk_903',['RTC_CALR_CALP_Msk',['../group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalp_5fpos_904',['RTC_CALR_CALP_Pos',['../group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw16_905',['RTC_CALR_CALW16',['../group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw16_5fmsk_906',['RTC_CALR_CALW16_Msk',['../group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw16_5fpos_907',['RTC_CALR_CALW16_Pos',['../group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw8_908',['RTC_CALR_CALW8',['../group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw8_5fmsk_909',['RTC_CALR_CALW8_Msk',['../group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw8_5fpos_910',['RTC_CALR_CALW8_Pos',['../group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fadd1h_911',['RTC_CR_ADD1H',['../group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fadd1h_5fmsk_912',['RTC_CR_ADD1H_Msk',['../group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fadd1h_5fpos_913',['RTC_CR_ADD1H_Pos',['../group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falrae_914',['RTC_CR_ALRAE',['../group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falrae_5fmsk_915',['RTC_CR_ALRAE_Msk',['../group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falrae_5fpos_916',['RTC_CR_ALRAE_Pos',['../group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falraie_917',['RTC_CR_ALRAIE',['../group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falraie_5fmsk_918',['RTC_CR_ALRAIE_Msk',['../group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falraie_5fpos_919',['RTC_CR_ALRAIE_Pos',['../group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbck_920',['RTC_CR_BCK',['../group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbck_5fmsk_921',['RTC_CR_BCK_Msk',['../group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbck_5fpos_922',['RTC_CR_BCK_Pos',['../group___peripheral___registers___bits___definition.html#gad71360f8cd9c4a952320d62838fec1f3',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbkp_923',['RTC_CR_BKP',['../group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbkp_5fmsk_924',['RTC_CR_BKP_Msk',['../group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbkp_5fpos_925',['RTC_CR_BKP_Pos',['../group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbypshad_926',['RTC_CR_BYPSHAD',['../group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbypshad_5fmsk_927',['RTC_CR_BYPSHAD_Msk',['../group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbypshad_5fpos_928',['RTC_CR_BYPSHAD_Pos',['../group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcoe_929',['RTC_CR_COE',['../group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcoe_5fmsk_930',['RTC_CR_COE_Msk',['../group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcoe_5fpos_931',['RTC_CR_COE_Pos',['../group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcosel_932',['RTC_CR_COSEL',['../group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcosel_5fmsk_933',['RTC_CR_COSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcosel_5fpos_934',['RTC_CR_COSEL_Pos',['../group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ffmt_935',['RTC_CR_FMT',['../group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ffmt_5fmsk_936',['RTC_CR_FMT_Msk',['../group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ffmt_5fpos_937',['RTC_CR_FMT_Pos',['../group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_938',['RTC_CR_OSEL',['../group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5f0_939',['RTC_CR_OSEL_0',['../group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5f1_940',['RTC_CR_OSEL_1',['../group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5fmsk_941',['RTC_CR_OSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5fpos_942',['RTC_CR_OSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fpol_943',['RTC_CR_POL',['../group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fpol_5fmsk_944',['RTC_CR_POL_Msk',['../group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fpol_5fpos_945',['RTC_CR_POL_Pos',['../group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5frefckon_946',['RTC_CR_REFCKON',['../group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5frefckon_5fmsk_947',['RTC_CR_REFCKON_Msk',['../group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5frefckon_5fpos_948',['RTC_CR_REFCKON_Pos',['../group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fsub1h_949',['RTC_CR_SUB1H',['../group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fsub1h_5fmsk_950',['RTC_CR_SUB1H_Msk',['../group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fsub1h_5fpos_951',['RTC_CR_SUB1H_Pos',['../group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftse_952',['RTC_CR_TSE',['../group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftse_5fmsk_953',['RTC_CR_TSE_Msk',['../group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftse_5fpos_954',['RTC_CR_TSE_Pos',['../group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsedge_955',['RTC_CR_TSEDGE',['../group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsedge_5fmsk_956',['RTC_CR_TSEDGE_Msk',['../group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsedge_5fpos_957',['RTC_CR_TSEDGE_Pos',['../group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsie_958',['RTC_CR_TSIE',['../group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsie_5fmsk_959',['RTC_CR_TSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsie_5fpos_960',['RTC_CR_TSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_961',['RTC_CR_WUCKSEL',['../group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5f0_962',['RTC_CR_WUCKSEL_0',['../group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5f1_963',['RTC_CR_WUCKSEL_1',['../group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5f2_964',['RTC_CR_WUCKSEL_2',['../group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5fmsk_965',['RTC_CR_WUCKSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5fpos_966',['RTC_CR_WUCKSEL_Pos',['../group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwute_967',['RTC_CR_WUTE',['../group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwute_5fmsk_968',['RTC_CR_WUTE_Msk',['../group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwute_5fpos_969',['RTC_CR_WUTE_Pos',['../group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwutie_970',['RTC_CR_WUTIE',['../group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwutie_5fmsk_971',['RTC_CR_WUTIE_Msk',['../group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwutie_5fpos_972',['RTC_CR_WUTIE_Pos',['../group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_973',['RTC_DR_DT',['../group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5f0_974',['RTC_DR_DT_0',['../group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5f1_975',['RTC_DR_DT_1',['../group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5fmsk_976',['RTC_DR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5fpos_977',['RTC_DR_DT_Pos',['../group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_978',['RTC_DR_DU',['../group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f0_979',['RTC_DR_DU_0',['../group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f1_980',['RTC_DR_DU_1',['../group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f2_981',['RTC_DR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f3_982',['RTC_DR_DU_3',['../group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5fmsk_983',['RTC_DR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5fpos_984',['RTC_DR_DU_Pos',['../group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmt_985',['RTC_DR_MT',['../group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmt_5fmsk_986',['RTC_DR_MT_Msk',['../group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmt_5fpos_987',['RTC_DR_MT_Pos',['../group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_988',['RTC_DR_MU',['../group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f0_989',['RTC_DR_MU_0',['../group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f1_990',['RTC_DR_MU_1',['../group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f2_991',['RTC_DR_MU_2',['../group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f3_992',['RTC_DR_MU_3',['../group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5fmsk_993',['RTC_DR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5fpos_994',['RTC_DR_MU_Pos',['../group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_995',['RTC_DR_WDU',['../group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5f0_996',['RTC_DR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5f1_997',['RTC_DR_WDU_1',['../group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5f2_998',['RTC_DR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5fmsk_999',['RTC_DR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5fpos_1000',['RTC_DR_WDU_Pos',['../group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_1001',['RTC_DR_YT',['../group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f0_1002',['RTC_DR_YT_0',['../group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f1_1003',['RTC_DR_YT_1',['../group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f2_1004',['RTC_DR_YT_2',['../group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f3_1005',['RTC_DR_YT_3',['../group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5fmsk_1006',['RTC_DR_YT_Msk',['../group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5fpos_1007',['RTC_DR_YT_Pos',['../group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_1008',['RTC_DR_YU',['../group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f0_1009',['RTC_DR_YU_0',['../group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f1_1010',['RTC_DR_YU_1',['../group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f2_1011',['RTC_DR_YU_2',['../group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f3_1012',['RTC_DR_YU_3',['../group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5fmsk_1013',['RTC_DR_YU_Msk',['../group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5fpos_1014',['RTC_DR_YU_Pos',['../group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062',1,'stm32f072xb.h']]],
  ['rtc_5firqn_1015',['RTC_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falraf_1016',['RTC_ISR_ALRAF',['../group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falraf_5fmsk_1017',['RTC_ISR_ALRAF_Msk',['../group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falraf_5fpos_1018',['RTC_ISR_ALRAF_Pos',['../group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falrawf_1019',['RTC_ISR_ALRAWF',['../group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falrawf_5fmsk_1020',['RTC_ISR_ALRAWF_Msk',['../group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falrawf_5fpos_1021',['RTC_ISR_ALRAWF_Pos',['../group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finit_1022',['RTC_ISR_INIT',['../group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finit_5fmsk_1023',['RTC_ISR_INIT_Msk',['../group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finit_5fpos_1024',['RTC_ISR_INIT_Pos',['../group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finitf_1025',['RTC_ISR_INITF',['../group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finitf_5fmsk_1026',['RTC_ISR_INITF_Msk',['../group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finitf_5fpos_1027',['RTC_ISR_INITF_Pos',['../group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finits_1028',['RTC_ISR_INITS',['../group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finits_5fmsk_1029',['RTC_ISR_INITS_Msk',['../group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finits_5fpos_1030',['RTC_ISR_INITS_Pos',['../group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frecalpf_1031',['RTC_ISR_RECALPF',['../group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frecalpf_5fmsk_1032',['RTC_ISR_RECALPF_Msk',['../group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frecalpf_5fpos_1033',['RTC_ISR_RECALPF_Pos',['../group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frsf_1034',['RTC_ISR_RSF',['../group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frsf_5fmsk_1035',['RTC_ISR_RSF_Msk',['../group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frsf_5fpos_1036',['RTC_ISR_RSF_Pos',['../group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fshpf_1037',['RTC_ISR_SHPF',['../group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fshpf_5fmsk_1038',['RTC_ISR_SHPF_Msk',['../group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fshpf_5fpos_1039',['RTC_ISR_SHPF_Pos',['../group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp1f_1040',['RTC_ISR_TAMP1F',['../group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp1f_5fmsk_1041',['RTC_ISR_TAMP1F_Msk',['../group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp1f_5fpos_1042',['RTC_ISR_TAMP1F_Pos',['../group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp2f_1043',['RTC_ISR_TAMP2F',['../group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp2f_5fmsk_1044',['RTC_ISR_TAMP2F_Msk',['../group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp2f_5fpos_1045',['RTC_ISR_TAMP2F_Pos',['../group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp3f_1046',['RTC_ISR_TAMP3F',['../group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp3f_5fmsk_1047',['RTC_ISR_TAMP3F_Msk',['../group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp3f_5fpos_1048',['RTC_ISR_TAMP3F_Pos',['../group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsf_1049',['RTC_ISR_TSF',['../group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsf_5fmsk_1050',['RTC_ISR_TSF_Msk',['../group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsf_5fpos_1051',['RTC_ISR_TSF_Pos',['../group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsovf_1052',['RTC_ISR_TSOVF',['../group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsovf_5fmsk_1053',['RTC_ISR_TSOVF_Msk',['../group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsovf_5fpos_1054',['RTC_ISR_TSOVF_Pos',['../group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutf_1055',['RTC_ISR_WUTF',['../group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutf_5fmsk_1056',['RTC_ISR_WUTF_Msk',['../group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutf_5fpos_1057',['RTC_ISR_WUTF_Pos',['../group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutwf_1058',['RTC_ISR_WUTWF',['../group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutwf_5fmsk_1059',['RTC_ISR_WUTWF_Msk',['../group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutwf_5fpos_1060',['RTC_ISR_WUTWF_Pos',['../group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fa_1061',['RTC_PRER_PREDIV_A',['../group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fa_5fmsk_1062',['RTC_PRER_PREDIV_A_Msk',['../group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fa_5fpos_1063',['RTC_PRER_PREDIV_A_Pos',['../group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fs_1064',['RTC_PRER_PREDIV_S',['../group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fs_5fmsk_1065',['RTC_PRER_PREDIV_S_Msk',['../group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fs_5fpos_1066',['RTC_PRER_PREDIV_S_Pos',['../group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fadd1s_1067',['RTC_SHIFTR_ADD1S',['../group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fadd1s_5fmsk_1068',['RTC_SHIFTR_ADD1S_Msk',['../group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fadd1s_5fpos_1069',['RTC_SHIFTR_ADD1S_Pos',['../group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fsubfs_1070',['RTC_SHIFTR_SUBFS',['../group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fsubfs_5fmsk_1071',['RTC_SHIFTR_SUBFS_Msk',['../group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fsubfs_5fpos_1072',['RTC_SHIFTR_SUBFS_Pos',['../group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318',1,'stm32f072xb.h']]],
  ['rtc_5fssr_5fss_1073',['RTC_SSR_SS',['../group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed',1,'stm32f072xb.h']]],
  ['rtc_5fssr_5fss_5fmsk_1074',['RTC_SSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304',1,'stm32f072xb.h']]],
  ['rtc_5fssr_5fss_5fpos_1075',['RTC_SSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5falarmouttype_1076',['RTC_TAFCR_ALARMOUTTYPE',['../group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13mode_1077',['RTC_TAFCR_PC13MODE',['../group___peripheral___registers___bits___definition.html#ga1b91999c7f1b7e411118ccedec2be4fb',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13mode_5fmsk_1078',['RTC_TAFCR_PC13MODE_Msk',['../group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13mode_5fpos_1079',['RTC_TAFCR_PC13MODE_Pos',['../group___peripheral___registers___bits___definition.html#ga73ac1a8cc14c5c7a9f1518a9272079a5',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13value_1080',['RTC_TAFCR_PC13VALUE',['../group___peripheral___registers___bits___definition.html#ga22f28933f09d066c8404ed3a6a59eba0',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13value_5fmsk_1081',['RTC_TAFCR_PC13VALUE_Msk',['../group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13value_5fpos_1082',['RTC_TAFCR_PC13VALUE_Pos',['../group___peripheral___registers___bits___definition.html#ga5b91f9b7dca215ffd7ace02dfece6ca7',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14mode_1083',['RTC_TAFCR_PC14MODE',['../group___peripheral___registers___bits___definition.html#ga7704d05949a09ed16a35a18900fc8e2e',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14mode_5fmsk_1084',['RTC_TAFCR_PC14MODE_Msk',['../group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14mode_5fpos_1085',['RTC_TAFCR_PC14MODE_Pos',['../group___peripheral___registers___bits___definition.html#gaff0050253c92bb6e9a136a984659a7e6',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14value_1086',['RTC_TAFCR_PC14VALUE',['../group___peripheral___registers___bits___definition.html#ga610cf4335cb75c611a152d4d5ab81ee5',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14value_5fmsk_1087',['RTC_TAFCR_PC14VALUE_Msk',['../group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14value_5fpos_1088',['RTC_TAFCR_PC14VALUE_Pos',['../group___peripheral___registers___bits___definition.html#gaf17a0f5154c26b387c717f2ad37abc71',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15mode_1089',['RTC_TAFCR_PC15MODE',['../group___peripheral___registers___bits___definition.html#ga4489ae67aa0f5da8168ccb3ccc340af0',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15mode_5fmsk_1090',['RTC_TAFCR_PC15MODE_Msk',['../group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15mode_5fpos_1091',['RTC_TAFCR_PC15MODE_Pos',['../group___peripheral___registers___bits___definition.html#ga410fe59e1c009eae03179d93abcf83c8',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15value_1092',['RTC_TAFCR_PC15VALUE',['../group___peripheral___registers___bits___definition.html#ga0694fc4ff9124ee25146aa04d1123034',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15value_5fmsk_1093',['RTC_TAFCR_PC15VALUE_Msk',['../group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15value_5fpos_1094',['RTC_TAFCR_PC15VALUE_Pos',['../group___peripheral___registers___bits___definition.html#ga5b3237b7db87bfbe893aa28c9613f0ea',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1e_1095',['RTC_TAFCR_TAMP1E',['../group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1e_5fmsk_1096',['RTC_TAFCR_TAMP1E_Msk',['../group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1e_5fpos_1097',['RTC_TAFCR_TAMP1E_Pos',['../group___peripheral___registers___bits___definition.html#gae207869690b2ec429b0422006ecae9ee',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1trg_1098',['RTC_TAFCR_TAMP1TRG',['../group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1trg_5fmsk_1099',['RTC_TAFCR_TAMP1TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1trg_5fpos_1100',['RTC_TAFCR_TAMP1TRG_Pos',['../group___peripheral___registers___bits___definition.html#ga6904e60d49c241ecb2347a3da9df8054',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2e_1101',['RTC_TAFCR_TAMP2E',['../group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2e_5fmsk_1102',['RTC_TAFCR_TAMP2E_Msk',['../group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2e_5fpos_1103',['RTC_TAFCR_TAMP2E_Pos',['../group___peripheral___registers___bits___definition.html#gac46ab34c29b3dfa1dc0c3866cb52ce9f',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2trg_1104',['RTC_TAFCR_TAMP2TRG',['../group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2trg_5fmsk_1105',['RTC_TAFCR_TAMP2TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2trg_5fpos_1106',['RTC_TAFCR_TAMP2TRG_Pos',['../group___peripheral___registers___bits___definition.html#ga5d0e27811bd76fcf94c2f802df2a742f',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3e_1107',['RTC_TAFCR_TAMP3E',['../group___peripheral___registers___bits___definition.html#ga4e8b2b80932b84a1bc7d399fba1a311e',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3e_5fmsk_1108',['RTC_TAFCR_TAMP3E_Msk',['../group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3e_5fpos_1109',['RTC_TAFCR_TAMP3E_Pos',['../group___peripheral___registers___bits___definition.html#ga03c38317146110f5353828b463ed5970',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3trg_1110',['RTC_TAFCR_TAMP3TRG',['../group___peripheral___registers___bits___definition.html#ga890a7b3d51af77fd381528eb6639aaf2',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3trg_5fmsk_1111',['RTC_TAFCR_TAMP3TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3trg_5fpos_1112',['RTC_TAFCR_TAMP3TRG_Pos',['../group___peripheral___registers___bits___definition.html#ga21bcc65c63eb34b3fbce7564d54173f7',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_1113',['RTC_TAFCR_TAMPFLT',['../group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5f0_1114',['RTC_TAFCR_TAMPFLT_0',['../group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5f1_1115',['RTC_TAFCR_TAMPFLT_1',['../group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5fmsk_1116',['RTC_TAFCR_TAMPFLT_Msk',['../group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5fpos_1117',['RTC_TAFCR_TAMPFLT_Pos',['../group___peripheral___registers___bits___definition.html#ga978ec86db46d77d83e1627a563e5a622',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_1118',['RTC_TAFCR_TAMPFREQ',['../group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5f0_1119',['RTC_TAFCR_TAMPFREQ_0',['../group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5f1_1120',['RTC_TAFCR_TAMPFREQ_1',['../group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5f2_1121',['RTC_TAFCR_TAMPFREQ_2',['../group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5fmsk_1122',['RTC_TAFCR_TAMPFREQ_Msk',['../group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5fpos_1123',['RTC_TAFCR_TAMPFREQ_Pos',['../group___peripheral___registers___bits___definition.html#ga487bd3ad7900df341c4fe63fb409d2bd',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampie_1124',['RTC_TAFCR_TAMPIE',['../group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampie_5fmsk_1125',['RTC_TAFCR_TAMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampie_5fpos_1126',['RTC_TAFCR_TAMPIE_Pos',['../group___peripheral___registers___bits___definition.html#ga9b58fa23a2a04d3a4a46d42fa4673ec5',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_1127',['RTC_TAFCR_TAMPPRCH',['../group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5f0_1128',['RTC_TAFCR_TAMPPRCH_0',['../group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5f1_1129',['RTC_TAFCR_TAMPPRCH_1',['../group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5fmsk_1130',['RTC_TAFCR_TAMPPRCH_Msk',['../group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5fpos_1131',['RTC_TAFCR_TAMPPRCH_Pos',['../group___peripheral___registers___bits___definition.html#ga0650b78abfcc5a3a6b247fb9791b9292',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamppudis_1132',['RTC_TAFCR_TAMPPUDIS',['../group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamppudis_5fmsk_1133',['RTC_TAFCR_TAMPPUDIS_Msk',['../group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamppudis_5fpos_1134',['RTC_TAFCR_TAMPPUDIS_Pos',['../group___peripheral___registers___bits___definition.html#gad46c537f405a4424f17cf6f47a0bdc7c',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampts_1135',['RTC_TAFCR_TAMPTS',['../group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampts_5fmsk_1136',['RTC_TAFCR_TAMPTS_Msk',['../group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampts_5fpos_1137',['RTC_TAFCR_TAMPTS_Pos',['../group___peripheral___registers___bits___definition.html#ga73e4ad22e6610c5c39fbc548b621b244',1,'stm32f072xb.h']]],
  ['rtc_5ftamper1_5fsupport_1138',['RTC_TAMPER1_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b',1,'stm32f072xb.h']]],
  ['rtc_5ftamper2_5fsupport_1139',['RTC_TAMPER2_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e',1,'stm32f072xb.h']]],
  ['rtc_5ftamper3_5fsupport_1140',['RTC_TAMPER3_SUPPORT',['../group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_1141',['RTC_TR_HT',['../group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5f0_1142',['RTC_TR_HT_0',['../group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5f1_1143',['RTC_TR_HT_1',['../group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5fmsk_1144',['RTC_TR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5fpos_1145',['RTC_TR_HT_Pos',['../group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_1146',['RTC_TR_HU',['../group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f0_1147',['RTC_TR_HU_0',['../group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f1_1148',['RTC_TR_HU_1',['../group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f2_1149',['RTC_TR_HU_2',['../group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f3_1150',['RTC_TR_HU_3',['../group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5fmsk_1151',['RTC_TR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5fpos_1152',['RTC_TR_HU_Pos',['../group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_1153',['RTC_TR_MNT',['../group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5f0_1154',['RTC_TR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5f1_1155',['RTC_TR_MNT_1',['../group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5f2_1156',['RTC_TR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5fmsk_1157',['RTC_TR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5fpos_1158',['RTC_TR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_1159',['RTC_TR_MNU',['../group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f0_1160',['RTC_TR_MNU_0',['../group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f1_1161',['RTC_TR_MNU_1',['../group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f2_1162',['RTC_TR_MNU_2',['../group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f3_1163',['RTC_TR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5fmsk_1164',['RTC_TR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5fpos_1165',['RTC_TR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fpm_1166',['RTC_TR_PM',['../group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fpm_5fmsk_1167',['RTC_TR_PM_Msk',['../group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fpm_5fpos_1168',['RTC_TR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_1169',['RTC_TR_ST',['../group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5f0_1170',['RTC_TR_ST_0',['../group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5f1_1171',['RTC_TR_ST_1',['../group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5f2_1172',['RTC_TR_ST_2',['../group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5fmsk_1173',['RTC_TR_ST_Msk',['../group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5fpos_1174',['RTC_TR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_1175',['RTC_TR_SU',['../group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f0_1176',['RTC_TR_SU_0',['../group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f1_1177',['RTC_TR_SU_1',['../group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f2_1178',['RTC_TR_SU_2',['../group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f3_1179',['RTC_TR_SU_3',['../group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5fmsk_1180',['RTC_TR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5fpos_1181',['RTC_TR_SU_Pos',['../group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_1182',['RTC_TSDR_DT',['../group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5f0_1183',['RTC_TSDR_DT_0',['../group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5f1_1184',['RTC_TSDR_DT_1',['../group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5fmsk_1185',['RTC_TSDR_DT_Msk',['../group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5fpos_1186',['RTC_TSDR_DT_Pos',['../group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_1187',['RTC_TSDR_DU',['../group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f0_1188',['RTC_TSDR_DU_0',['../group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f1_1189',['RTC_TSDR_DU_1',['../group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f2_1190',['RTC_TSDR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f3_1191',['RTC_TSDR_DU_3',['../group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5fmsk_1192',['RTC_TSDR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5fpos_1193',['RTC_TSDR_DU_Pos',['../group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmt_1194',['RTC_TSDR_MT',['../group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmt_5fmsk_1195',['RTC_TSDR_MT_Msk',['../group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmt_5fpos_1196',['RTC_TSDR_MT_Pos',['../group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_1197',['RTC_TSDR_MU',['../group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f0_1198',['RTC_TSDR_MU_0',['../group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f1_1199',['RTC_TSDR_MU_1',['../group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f2_1200',['RTC_TSDR_MU_2',['../group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f3_1201',['RTC_TSDR_MU_3',['../group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5fmsk_1202',['RTC_TSDR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5fpos_1203',['RTC_TSDR_MU_Pos',['../group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_1204',['RTC_TSDR_WDU',['../group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5f0_1205',['RTC_TSDR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5f1_1206',['RTC_TSDR_WDU_1',['../group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5f2_1207',['RTC_TSDR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5fmsk_1208',['RTC_TSDR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5fpos_1209',['RTC_TSDR_WDU_Pos',['../group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33',1,'stm32f072xb.h']]],
  ['rtc_5ftsssr_5fss_1210',['RTC_TSSSR_SS',['../group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9',1,'stm32f072xb.h']]],
  ['rtc_5ftsssr_5fss_5fmsk_1211',['RTC_TSSSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd',1,'stm32f072xb.h']]],
  ['rtc_5ftsssr_5fss_5fpos_1212',['RTC_TSSSR_SS_Pos',['../group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_1213',['RTC_TSTR_HT',['../group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5f0_1214',['RTC_TSTR_HT_0',['../group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5f1_1215',['RTC_TSTR_HT_1',['../group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5fmsk_1216',['RTC_TSTR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5fpos_1217',['RTC_TSTR_HT_Pos',['../group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_1218',['RTC_TSTR_HU',['../group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f0_1219',['RTC_TSTR_HU_0',['../group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f1_1220',['RTC_TSTR_HU_1',['../group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f2_1221',['RTC_TSTR_HU_2',['../group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f3_1222',['RTC_TSTR_HU_3',['../group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5fmsk_1223',['RTC_TSTR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5fpos_1224',['RTC_TSTR_HU_Pos',['../group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_1225',['RTC_TSTR_MNT',['../group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5f0_1226',['RTC_TSTR_MNT_0',['../group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5f1_1227',['RTC_TSTR_MNT_1',['../group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5f2_1228',['RTC_TSTR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5fmsk_1229',['RTC_TSTR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5fpos_1230',['RTC_TSTR_MNT_Pos',['../group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_1231',['RTC_TSTR_MNU',['../group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f0_1232',['RTC_TSTR_MNU_0',['../group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f1_1233',['RTC_TSTR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f2_1234',['RTC_TSTR_MNU_2',['../group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f3_1235',['RTC_TSTR_MNU_3',['../group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5fmsk_1236',['RTC_TSTR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5fpos_1237',['RTC_TSTR_MNU_Pos',['../group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fpm_1238',['RTC_TSTR_PM',['../group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fpm_5fmsk_1239',['RTC_TSTR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fpm_5fpos_1240',['RTC_TSTR_PM_Pos',['../group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_1241',['RTC_TSTR_ST',['../group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5f0_1242',['RTC_TSTR_ST_0',['../group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5f1_1243',['RTC_TSTR_ST_1',['../group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5f2_1244',['RTC_TSTR_ST_2',['../group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5fmsk_1245',['RTC_TSTR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5fpos_1246',['RTC_TSTR_ST_Pos',['../group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_1247',['RTC_TSTR_SU',['../group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f0_1248',['RTC_TSTR_SU_0',['../group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f1_1249',['RTC_TSTR_SU_1',['../group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f2_1250',['RTC_TSTR_SU_2',['../group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f3_1251',['RTC_TSTR_SU_3',['../group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5fmsk_1252',['RTC_TSTR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5fpos_1253',['RTC_TSTR_SU_Pos',['../group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4',1,'stm32f072xb.h']]],
  ['rtc_5ftypedef_1254',['RTC_TypeDef',['../struct_r_t_c___type_def.html',1,'']]],
  ['rtc_5fwakeup_5fsupport_1255',['RTC_WAKEUP_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272',1,'stm32f072xb.h']]],
  ['rtc_5fwpr_5fkey_1256',['RTC_WPR_KEY',['../group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07',1,'stm32f072xb.h']]],
  ['rtc_5fwpr_5fkey_5fmsk_1257',['RTC_WPR_KEY_Msk',['../group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1',1,'stm32f072xb.h']]],
  ['rtc_5fwpr_5fkey_5fpos_1258',['RTC_WPR_KEY_Pos',['../group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846',1,'stm32f072xb.h']]],
  ['rtc_5fwutr_5fwut_1259',['RTC_WUTR_WUT',['../group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb',1,'stm32f072xb.h']]],
  ['rtc_5fwutr_5fwut_5fmsk_1260',['RTC_WUTR_WUT_Msk',['../group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0',1,'stm32f072xb.h']]],
  ['rtc_5fwutr_5fwut_5fpos_1261',['RTC_WUTR_WUT_Pos',['../group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e',1,'stm32f072xb.h']]],
  ['rtor_1262',['RTOR',['../struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8',1,'USART_TypeDef']]],
  ['rtsr_1263',['RTSR',['../struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675',1,'EXTI_TypeDef']]],
  ['rx_5faddr_1264',['RX_Addr',['../app_s_x1272_8h.html#af18ec3b2a4ab573d584ee95f6c6dd251',1,'appSX1272.h']]],
  ['rxcrcr_1265',['RXCRCR',['../struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0',1,'SPI_TypeDef']]],
  ['rxdr_1266',['RXDR',['../struct_c_e_c___type_def.html#ae2bc7566d4fe07776fc8e5b2ace32981',1,'CEC_TypeDef::RXDR'],['../struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12',1,'I2C_TypeDef::RXDR']]]
];
