Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug  9 11:29:30 2022
| Host         : WINDOWS-LUUTAQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_timing_summary_routed.rpt -pb hdmi_colorbar_timing_summary_routed.pb -rpx hdmi_colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.404        0.000                      0                  153        0.121        0.000                      0                  153        6.408        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  par_clk_clk_wiz_0   {0.000 20.000}       40.000          25.000          
  ser_clk_clk_wiz_0   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  
  par_clk_clk_wiz_0        36.404        0.000                      0                  153        0.121        0.000                      0                  153       19.500        0.000                       0                   119  
  ser_clk_clk_wiz_0                                                                                                                                                     6.408        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  par_clk_clk_wiz_0
  To Clock:  par_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.404ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_1_r/n1q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_r/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.972ns (27.895%)  route 2.513ns (72.105%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 39.218 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.736    -0.290    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X111Y117       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/n1q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.348     0.058 r  hdmi_ctrl_inst/encode_1_r/n1q_m_reg[1]/Q
                         net (fo=15, routed)          1.244     1.302    hdmi_ctrl_inst/encode_1_r/n1q_m[1]
    SLICE_X110Y116       LUT5 (Prop_lut5_I1_O)        0.252     1.554 r  hdmi_ctrl_inst/encode_1_r/cnt[4]_i_18/O
                         net (fo=1, routed)           0.339     1.893    hdmi_ctrl_inst/encode_1_r/cnt[4]_i_18_n_0
    SLICE_X110Y116       LUT5 (Prop_lut5_I0_O)        0.267     2.160 r  hdmi_ctrl_inst/encode_1_r/cnt[4]_i_5/O
                         net (fo=4, routed)           0.929     3.090    hdmi_ctrl_inst/encode_1_r/cnt[4]_i_5_n_0
    SLICE_X108Y117       LUT6 (Prop_lut6_I4_O)        0.105     3.195 r  hdmi_ctrl_inst/encode_1_r/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.195    hdmi_ctrl_inst/encode_1_r/cnt[4]_i_1_n_0
    SLICE_X108Y117       FDCE                                         r  hdmi_ctrl_inst/encode_1_r/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561    39.218    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X108Y117       FDCE                                         r  hdmi_ctrl_inst/encode_1_r/cnt_reg[4]/C
                         clock pessimism              0.429    39.646    
                         clock uncertainty           -0.123    39.523    
    SLICE_X108Y117       FDCE (Setup_fdce_C_D)        0.076    39.599    hdmi_ctrl_inst/encode_1_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.599    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 36.404    

Slack (MET) :             36.516ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.973ns (29.246%)  route 2.354ns (70.754%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 39.217 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.735    -0.291    vga_ctrl_inst/CLK
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDCE (Prop_fdce_C_Q)         0.348     0.057 r  vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=9, routed)           0.751     0.808    vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X106Y117       LUT5 (Prop_lut5_I0_O)        0.253     1.061 r  vga_ctrl_inst/din_q[4]_i_3/O
                         net (fo=2, routed)           0.805     1.866    vga_ctrl_inst/din_q[4]_i_3_n_0
    SLICE_X106Y118       LUT6 (Prop_lut6_I0_O)        0.267     2.133 f  vga_ctrl_inst/pix_data[12]_i_4/O
                         net (fo=7, routed)           0.798     2.931    vga_ctrl_inst/pix_data[12]_i_4_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I1_O)        0.105     3.036 r  vga_ctrl_inst/pix_data[10]_i_1/O
                         net (fo=1, routed)           0.000     3.036    vga_pic_inst/pix_data_reg[12]_0[4]
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.560    39.217    vga_pic_inst/par_clk
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[10]/C
                         clock pessimism              0.429    39.645    
                         clock uncertainty           -0.123    39.522    
    SLICE_X110Y120       FDCE (Setup_fdce_C_D)        0.030    39.552    vga_pic_inst/pix_data_reg[10]
  -------------------------------------------------------------------
                         required time                         39.552    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                 36.516    

Slack (MET) :             36.521ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_1_g/n0q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_g/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.874ns (25.972%)  route 2.491ns (74.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 39.218 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.731    -0.295    hdmi_ctrl_inst/encode_1_g/par_clk
    SLICE_X110Y128       FDRE                                         r  hdmi_ctrl_inst/encode_1_g/n0q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.379     0.084 r  hdmi_ctrl_inst/encode_1_g/n0q_m_reg[1]/Q
                         net (fo=17, routed)          1.063     1.148    hdmi_ctrl_inst/encode_1_g/n0q_m_reg_n_0_[1]
    SLICE_X110Y131       LUT5 (Prop_lut5_I4_O)        0.115     1.263 r  hdmi_ctrl_inst/encode_1_g/cnt[4]_i_15__0/O
                         net (fo=2, routed)           0.821     2.084    hdmi_ctrl_inst/encode_1_g/cnt[4]_i_15__0_n_0
    SLICE_X110Y129       LUT6 (Prop_lut6_I3_O)        0.275     2.359 f  hdmi_ctrl_inst/encode_1_g/cnt[4]_i_4__0/O
                         net (fo=1, routed)           0.607     2.966    hdmi_ctrl_inst/encode_1_g/cnt[4]_i_4__0_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I3_O)        0.105     3.071 r  hdmi_ctrl_inst/encode_1_g/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.071    hdmi_ctrl_inst/encode_1_g/cnt[4]_i_1__0_n_0
    SLICE_X111Y130       FDCE                                         r  hdmi_ctrl_inst/encode_1_g/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561    39.218    hdmi_ctrl_inst/encode_1_g/par_clk
    SLICE_X111Y130       FDCE                                         r  hdmi_ctrl_inst/encode_1_g/cnt_reg[4]/C
                         clock pessimism              0.466    39.683    
                         clock uncertainty           -0.123    39.560    
    SLICE_X111Y130       FDCE (Setup_fdce_C_D)        0.032    39.592    hdmi_ctrl_inst/encode_1_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         39.592    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 36.521    

Slack (MET) :             36.525ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.973ns (29.314%)  route 2.346ns (70.686%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 39.217 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.735    -0.291    vga_ctrl_inst/CLK
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDCE (Prop_fdce_C_Q)         0.348     0.057 r  vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=9, routed)           0.751     0.808    vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X106Y117       LUT5 (Prop_lut5_I0_O)        0.253     1.061 r  vga_ctrl_inst/din_q[4]_i_3/O
                         net (fo=2, routed)           0.805     1.866    vga_ctrl_inst/din_q[4]_i_3_n_0
    SLICE_X106Y118       LUT6 (Prop_lut6_I0_O)        0.267     2.133 f  vga_ctrl_inst/pix_data[12]_i_4/O
                         net (fo=7, routed)           0.790     2.924    vga_ctrl_inst/pix_data[12]_i_4_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I4_O)        0.105     3.029 r  vga_ctrl_inst/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000     3.029    vga_pic_inst/pix_data_reg[12]_0[2]
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.560    39.217    vga_pic_inst/par_clk
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[6]/C
                         clock pessimism              0.429    39.645    
                         clock uncertainty           -0.123    39.522    
    SLICE_X110Y120       FDCE (Setup_fdce_C_D)        0.032    39.554    vga_pic_inst/pix_data_reg[6]
  -------------------------------------------------------------------
                         required time                         39.554    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 36.525    

Slack (MET) :             36.547ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.104ns (33.413%)  route 2.200ns (66.587%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.730    -0.296    vga_ctrl_inst/CLK
    SLICE_X108Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433     0.137 r  vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=10, routed)          0.699     0.836    vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X109Y119       LUT4 (Prop_lut4_I2_O)        0.119     0.955 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=5, routed)           0.683     1.638    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X110Y119       LUT5 (Prop_lut5_I3_O)        0.277     1.915 r  vga_ctrl_inst/pix_data[12]_i_7/O
                         net (fo=7, routed)           0.818     2.734    vga_ctrl_inst/pix_data[12]_i_7_n_0
    SLICE_X110Y118       LUT6 (Prop_lut6_I5_O)        0.275     3.009 r  vga_ctrl_inst/pix_data[12]_i_1/O
                         net (fo=1, routed)           0.000     3.009    vga_pic_inst/pix_data_reg[12]_0[6]
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.562    39.219    vga_pic_inst/par_clk
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[12]/C
                         clock pessimism              0.429    39.647    
                         clock uncertainty           -0.123    39.524    
    SLICE_X110Y118       FDCE (Setup_fdce_C_D)        0.032    39.556    vga_pic_inst/pix_data_reg[12]
  -------------------------------------------------------------------
                         required time                         39.556    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                 36.547    

Slack (MET) :             36.549ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.104ns (33.422%)  route 2.199ns (66.578%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.730    -0.296    vga_ctrl_inst/CLK
    SLICE_X108Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433     0.137 r  vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=10, routed)          0.699     0.836    vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X109Y119       LUT4 (Prop_lut4_I2_O)        0.119     0.955 r  vga_ctrl_inst/pix_data[12]_i_8/O
                         net (fo=5, routed)           0.683     1.638    vga_ctrl_inst/pix_data[12]_i_8_n_0
    SLICE_X110Y119       LUT5 (Prop_lut5_I3_O)        0.277     1.915 f  vga_ctrl_inst/pix_data[12]_i_7/O
                         net (fo=7, routed)           0.817     2.733    vga_ctrl_inst/pix_data[12]_i_7_n_0
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.275     3.008 r  vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.008    vga_pic_inst/pix_data_reg[12]_0[1]
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.562    39.219    vga_pic_inst/par_clk
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.429    39.647    
                         clock uncertainty           -0.123    39.524    
    SLICE_X110Y118       FDCE (Setup_fdce_C_D)        0.033    39.557    vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -3.008    
  -------------------------------------------------------------------
                         slack                                 36.549    

Slack (MET) :             36.579ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_1_r/n1q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_r/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.972ns (29.405%)  route 2.334ns (70.595%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 39.218 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.290ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.736    -0.290    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X111Y117       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/n1q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.348     0.058 r  hdmi_ctrl_inst/encode_1_r/n1q_m_reg[1]/Q
                         net (fo=15, routed)          1.244     1.302    hdmi_ctrl_inst/encode_1_r/n1q_m[1]
    SLICE_X110Y116       LUT5 (Prop_lut5_I1_O)        0.252     1.554 r  hdmi_ctrl_inst/encode_1_r/cnt[4]_i_18/O
                         net (fo=1, routed)           0.339     1.893    hdmi_ctrl_inst/encode_1_r/cnt[4]_i_18_n_0
    SLICE_X110Y116       LUT5 (Prop_lut5_I0_O)        0.267     2.160 r  hdmi_ctrl_inst/encode_1_r/cnt[4]_i_5/O
                         net (fo=4, routed)           0.750     2.911    hdmi_ctrl_inst/encode_1_r/cnt[4]_i_5_n_0
    SLICE_X108Y117       LUT4 (Prop_lut4_I2_O)        0.105     3.016 r  hdmi_ctrl_inst/encode_1_r/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.016    hdmi_ctrl_inst/encode_1_r/cnt[2]_i_1_n_0
    SLICE_X108Y117       FDCE                                         r  hdmi_ctrl_inst/encode_1_r/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.561    39.218    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X108Y117       FDCE                                         r  hdmi_ctrl_inst/encode_1_r/cnt_reg[2]/C
                         clock pessimism              0.429    39.646    
                         clock uncertainty           -0.123    39.523    
    SLICE_X108Y117       FDCE (Setup_fdce_C_D)        0.072    39.595    hdmi_ctrl_inst/encode_1_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.595    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                 36.579    

Slack (MET) :             36.623ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.973ns (30.206%)  route 2.248ns (69.794%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 39.217 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.735    -0.291    vga_ctrl_inst/CLK
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y115       FDCE (Prop_fdce_C_Q)         0.348     0.057 r  vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=9, routed)           0.751     0.808    vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X106Y117       LUT5 (Prop_lut5_I0_O)        0.253     1.061 r  vga_ctrl_inst/din_q[4]_i_3/O
                         net (fo=2, routed)           0.805     1.866    vga_ctrl_inst/din_q[4]_i_3_n_0
    SLICE_X106Y118       LUT6 (Prop_lut6_I0_O)        0.267     2.133 f  vga_ctrl_inst/pix_data[12]_i_4/O
                         net (fo=7, routed)           0.692     2.826    vga_ctrl_inst/pix_data[12]_i_4_n_0
    SLICE_X110Y120       LUT6 (Prop_lut6_I4_O)        0.105     2.931 r  vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.931    vga_pic_inst/pix_data_reg[12]_0[3]
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.560    39.217    vga_pic_inst/par_clk
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.429    39.645    
                         clock uncertainty           -0.123    39.522    
    SLICE_X110Y120       FDCE (Setup_fdce_C_D)        0.032    39.554    vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         39.554    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                 36.623    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/cnt_v_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.924ns (30.341%)  route 2.121ns (69.659%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.730    -0.296    vga_ctrl_inst/CLK
    SLICE_X108Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433     0.137 r  vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=7, routed)           0.709     0.847    vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X110Y119       LUT2 (Prop_lut2_I1_O)        0.119     0.966 r  vga_ctrl_inst/cnt_h[9]_i_4/O
                         net (fo=2, routed)           0.459     1.425    vga_ctrl_inst/cnt_h[9]_i_4_n_0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.267     1.692 f  vga_ctrl_inst/cnt_h[5]_i_2/O
                         net (fo=2, routed)           0.356     2.047    vga_ctrl_inst/cnt_h[5]_i_2_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     2.152 r  vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.597     2.750    vga_ctrl_inst/cnt_v0
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.562    39.219    vga_ctrl_inst/CLK
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.465    39.683    
                         clock uncertainty           -0.123    39.560    
    SLICE_X106Y115       FDCE (Setup_fdce_C_CE)      -0.168    39.392    vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 36.642    

Slack (MET) :             36.642ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/cnt_v_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (par_clk_clk_wiz_0 rise@40.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.924ns (30.341%)  route 2.121ns (69.659%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.730    -0.296    vga_ctrl_inst/CLK
    SLICE_X108Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDCE (Prop_fdce_C_Q)         0.433     0.137 r  vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=7, routed)           0.709     0.847    vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X110Y119       LUT2 (Prop_lut2_I1_O)        0.119     0.966 r  vga_ctrl_inst/cnt_h[9]_i_4/O
                         net (fo=2, routed)           0.459     1.425    vga_ctrl_inst/cnt_h[9]_i_4_n_0
    SLICE_X109Y118       LUT6 (Prop_lut6_I1_O)        0.267     1.692 f  vga_ctrl_inst/cnt_h[5]_i_2/O
                         net (fo=2, routed)           0.356     2.047    vga_ctrl_inst/cnt_h[5]_i_2_n_0
    SLICE_X109Y118       LUT2 (Prop_lut2_I1_O)        0.105     2.152 r  vga_ctrl_inst/cnt_v[9]_i_1/O
                         net (fo=10, routed)          0.597     2.750    vga_ctrl_inst/cnt_v0
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    41.363 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.367    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    36.125 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    37.580    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.657 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         1.562    39.219    vga_ctrl_inst/CLK
    SLICE_X106Y115       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism              0.465    39.683    
                         clock uncertainty           -0.123    39.560    
    SLICE_X106Y115       FDCE (Setup_fdce_C_CE)      -0.168    39.392    vga_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                         39.392    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                 36.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_1_r/de_q_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_r/de_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.710    -0.472    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X111Y119       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/de_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  hdmi_ctrl_inst/encode_1_r/de_q_reg/Q
                         net (fo=1, routed)           0.055    -0.276    hdmi_ctrl_inst/encode_1_r/de_q
    SLICE_X111Y119       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/de_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.984    -0.708    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X111Y119       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/de_reg_reg/C
                         clock pessimism              0.236    -0.472    
    SLICE_X111Y119       FDRE (Hold_fdre_C_D)         0.075    -0.397    hdmi_ctrl_inst/encode_1_r/de_reg_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga_pic_inst/pix_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_b/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.189ns (69.006%)  route 0.085ns (30.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.711    -0.471    vga_pic_inst/par_clk
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  vga_pic_inst/pix_data_reg[0]/Q
                         net (fo=2, routed)           0.085    -0.245    vga_pic_inst/pix_data[0]
    SLICE_X111Y118       LUT3 (Prop_lut3_I1_O)        0.048    -0.197 r  vga_pic_inst/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    hdmi_ctrl_inst/encode_1_b/n1d_reg[2]_0
    SLICE_X111Y118       FDRE                                         r  hdmi_ctrl_inst/encode_1_b/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.985    -0.707    hdmi_ctrl_inst/encode_1_b/par_clk
    SLICE_X111Y118       FDRE                                         r  hdmi_ctrl_inst/encode_1_b/n1d_reg[2]/C
                         clock pessimism              0.249    -0.458    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.107    -0.351    hdmi_ctrl_inst/encode_1_b/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vga_pic_inst/pix_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_b/din_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.711    -0.471    vga_pic_inst/par_clk
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  vga_pic_inst/pix_data_reg[0]/Q
                         net (fo=2, routed)           0.085    -0.245    vga_pic_inst/pix_data[0]
    SLICE_X111Y118       LUT2 (Prop_lut2_I0_O)        0.045    -0.200 r  vga_pic_inst/din_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    hdmi_ctrl_inst/encode_1_b/din_q_reg[3]_0[0]
    SLICE_X111Y118       FDRE                                         r  hdmi_ctrl_inst/encode_1_b/din_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.985    -0.707    hdmi_ctrl_inst/encode_1_b/par_clk
    SLICE_X111Y118       FDRE                                         r  hdmi_ctrl_inst/encode_1_b/din_q_reg[3]/C
                         clock pessimism              0.249    -0.458    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.091    -0.367    hdmi_ctrl_inst/encode_1_b/din_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.756%)  route 0.120ns (39.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.708    -0.474    vga_ctrl_inst/CLK
    SLICE_X109Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=9, routed)           0.120    -0.213    vga_ctrl_inst/cnt_h_reg_n_0_[8]
    SLICE_X108Y120       LUT4 (Prop_lut4_I1_O)        0.045    -0.168 r  vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_inst/cnt_h[9]
    SLICE_X108Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.980    -0.712    vga_ctrl_inst/CLK
    SLICE_X108Y120       FDCE                                         r  vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism              0.251    -0.461    
    SLICE_X108Y120       FDCE (Hold_fdce_C_D)         0.120    -0.341    vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_1_g/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_g/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.709    -0.473    hdmi_ctrl_inst/encode_1_g/par_clk
    SLICE_X111Y129       FDRE                                         r  hdmi_ctrl_inst/encode_1_g/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  hdmi_ctrl_inst/encode_1_g/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.198    hdmi_ctrl_inst/encode_1_g/q_m_reg_reg_n_0_[1]
    SLICE_X112Y129       LUT5 (Prop_lut5_I0_O)        0.045    -0.153 r  hdmi_ctrl_inst/encode_1_g/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.153    hdmi_ctrl_inst/encode_1_g/dout[1]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  hdmi_ctrl_inst/encode_1_g/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.983    -0.709    hdmi_ctrl_inst/encode_1_g/par_clk
    SLICE_X112Y129       FDCE                                         r  hdmi_ctrl_inst/encode_1_g/dout_reg[1]/C
                         clock pessimism              0.250    -0.459    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.121    -0.338    hdmi_ctrl_inst/encode_1_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_1_r/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_r/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.711%)  route 0.082ns (28.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.713    -0.469    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X112Y116       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  hdmi_ctrl_inst/encode_1_r/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.082    -0.223    hdmi_ctrl_inst/encode_1_r/q_m_reg[1]
    SLICE_X113Y116       LUT4 (Prop_lut4_I0_O)        0.045    -0.178 r  hdmi_ctrl_inst/encode_1_r/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    hdmi_ctrl_inst/encode_1_r/dout[1]
    SLICE_X113Y116       FDCE                                         r  hdmi_ctrl_inst/encode_1_r/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.987    -0.705    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X113Y116       FDCE                                         r  hdmi_ctrl_inst/encode_1_r/dout_reg[1]/C
                         clock pessimism              0.249    -0.456    
    SLICE_X113Y116       FDCE (Hold_fdce_C_D)         0.092    -0.364    hdmi_ctrl_inst/encode_1_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_pic_inst/pix_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_r/din_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.485%)  route 0.156ns (52.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.711    -0.471    vga_pic_inst/par_clk
    SLICE_X110Y118       FDCE                                         r  vga_pic_inst/pix_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  vga_pic_inst/pix_data_reg[12]/Q
                         net (fo=2, routed)           0.156    -0.174    hdmi_ctrl_inst/encode_1_r/Q[0]
    SLICE_X110Y117       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/din_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.986    -0.706    hdmi_ctrl_inst/encode_1_r/par_clk
    SLICE_X110Y117       FDRE                                         r  hdmi_ctrl_inst/encode_1_r/din_q_reg[4]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.066    -0.390    hdmi_ctrl_inst/encode_1_r/din_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_pic_inst/pix_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_g/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.196%)  route 0.147ns (43.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.709    -0.473    vga_pic_inst/par_clk
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.332 r  vga_pic_inst/pix_data_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.185    vga_pic_inst/pix_data[6]
    SLICE_X110Y121       LUT4 (Prop_lut4_I1_O)        0.048    -0.137 r  vga_pic_inst/n1d[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.137    hdmi_ctrl_inst/encode_1_g/n1d_reg[2]_0
    SLICE_X110Y121       FDRE                                         r  hdmi_ctrl_inst/encode_1_g/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.982    -0.710    hdmi_ctrl_inst/encode_1_g/par_clk
    SLICE_X110Y121       FDRE                                         r  hdmi_ctrl_inst/encode_1_g/n1d_reg[2]/C
                         clock pessimism              0.250    -0.460    
    SLICE_X110Y121       FDRE (Hold_fdre_C_D)         0.107    -0.353    hdmi_ctrl_inst/encode_1_g/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.711    -0.471    vga_ctrl_inst/CLK
    SLICE_X106Y117       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=7, routed)           0.143    -0.187    vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X106Y118       LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_ctrl_inst/p_0_in[8]
    SLICE_X106Y118       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.982    -0.710    vga_ctrl_inst/CLK
    SLICE_X106Y118       FDCE                                         r  vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.252    -0.458    
    SLICE_X106Y118       FDCE (Hold_fdce_C_D)         0.091    -0.367    vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_pic_inst/pix_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_1_g/din_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             par_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk_clk_wiz_0 rise@0.000ns - par_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.801%)  route 0.147ns (44.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.709    -0.473    vga_pic_inst/par_clk
    SLICE_X110Y120       FDCE                                         r  vga_pic_inst/pix_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDCE (Prop_fdce_C_Q)         0.141    -0.332 r  vga_pic_inst/pix_data_reg[6]/Q
                         net (fo=2, routed)           0.147    -0.185    vga_pic_inst/pix_data[6]
    SLICE_X110Y121       LUT2 (Prop_lut2_I0_O)        0.045    -0.140 r  vga_pic_inst/din_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    hdmi_ctrl_inst/encode_1_g/din_q_reg[2]_0[0]
    SLICE_X110Y121       FDRE                                         r  hdmi_ctrl_inst/encode_1_g/din_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_gen_inst/inst/par_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=117, routed)         0.982    -0.710    hdmi_ctrl_inst/encode_1_g/par_clk
    SLICE_X110Y121       FDRE                                         r  hdmi_ctrl_inst/encode_1_g/din_q_reg[2]/C
                         clock pessimism              0.250    -0.460    
    SLICE_X110Y121       FDRE (Hold_fdre_C_D)         0.091    -0.369    hdmi_ctrl_inst/encode_1_g/din_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y114    hdmi_ctrl_inst/par_to_ser_blue/OSERDESE2_marster_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y122    hdmi_ctrl_inst/par_to_ser_clk/OSERDESE2_marster_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y121    hdmi_ctrl_inst/par_to_ser_clk/OSERDESE2_slave_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y130    hdmi_ctrl_inst/par_to_ser_green/OSERDESE2_marster_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y129    hdmi_ctrl_inst/par_to_ser_green/OSERDESE2_slave_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y116    hdmi_ctrl_inst/par_to_ser_red/OSERDESE2_marster_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y115    hdmi_ctrl_inst/par_to_ser_red/OSERDESE2_slave_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         40.000      38.529     OLOGIC_X1Y113    hdmi_ctrl_inst/par_to_ser_blue/OSERDESE2_slave_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y112   hdmi_ctrl_inst/encode_1_b/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y112   hdmi_ctrl_inst/encode_1_b/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X110Y112   hdmi_ctrl_inst/encode_1_b/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y112   hdmi_ctrl_inst/encode_1_b/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y117   hdmi_ctrl_inst/encode_1_b/din_q_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y114   hdmi_ctrl_inst/encode_1_b/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y114   hdmi_ctrl_inst/encode_1_b/dout_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n0q_m_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n0q_m_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n0q_m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y114   hdmi_ctrl_inst/encode_1_b/dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X112Y114   hdmi_ctrl_inst/encode_1_b/dout_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n0q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n0q_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n0q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n1q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/n1q_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y114   hdmi_ctrl_inst/encode_1_b/q_m_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/q_m_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y114   hdmi_ctrl_inst/encode_1_b/q_m_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk_clk_wiz_0
  To Clock:  ser_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   clk_gen_inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y114    hdmi_ctrl_inst/par_to_ser_blue/OSERDESE2_marster_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y122    hdmi_ctrl_inst/par_to_ser_clk/OSERDESE2_marster_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y121    hdmi_ctrl_inst/par_to_ser_clk/OSERDESE2_slave_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y130    hdmi_ctrl_inst/par_to_ser_green/OSERDESE2_marster_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y129    hdmi_ctrl_inst/par_to_ser_green/OSERDESE2_slave_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y116    hdmi_ctrl_inst/par_to_ser_red/OSERDESE2_marster_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y115    hdmi_ctrl_inst/par_to_ser_red/OSERDESE2_slave_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         8.000       6.529      OLOGIC_X1Y113    hdmi_ctrl_inst/par_to_ser_blue/OSERDESE2_slave_inst/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT1



