#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 00:14:41 2018
# Process ID: 3117
# Current directory: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1
# Command line: vivado -log microblaze_arm_microblaze_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_arm_microblaze_0_5.tcl
# Log file: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/microblaze_arm_microblaze_0_5.vds
# Journal file: /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/vivado.jou
#-----------------------------------------------------------
source microblaze_arm_microblaze_0_5.tcl -notrace
Command: synth_design -top microblaze_arm_microblaze_0_5 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3173 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1297.836 ; gain = 82.738 ; free physical = 180 ; free virtual = 2681
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_arm_microblaze_0_5' [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/synth/microblaze_arm_microblaze_0_5.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblaze_arm_microblaze_0_5 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 15 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000010000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000011111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 15 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/synth/microblaze_arm_microblaze_0_5.vhd:958]
INFO: [Synth 8-256] done synthesizing module 'microblaze_arm_microblaze_0_5' (60#1) [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/synth/microblaze_arm_microblaze_0_5.vhd:190]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_DVM_Message_Type[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_DVM_Message_Type[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_DVM_Message_Type[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Exclusive
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Non_Secure
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Privileged
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Addr[30]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Addr[31]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Snoop_Cmd[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Snoop_Cmd[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Snoop_Cmd[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Non_Secure
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Privileged
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Byte
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_HalfWord
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Data_Cnt[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Data_Cnt[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[3]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[4]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[5]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[6]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[7]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Cache_Done
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_TLB_Done
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_BTC_Done
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACVALID
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[31]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[30]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[29]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[28]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[27]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[26]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[25]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[24]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[23]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[22]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[21]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[20]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[19]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[18]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[17]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[16]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[15]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[14]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[13]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[12]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[11]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[10]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[9]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[8]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[7]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[6]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[5]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[4]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[3]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[3]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACPROT[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACPROT[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACPROT[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_CRREADY
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_CDREADY
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[0]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[1]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[2]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[3]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[4]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[5]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[6]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[7]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[8]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[9]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[10]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[11]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[12]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[13]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[14]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[15]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[16]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[17]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[18]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[19]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[20]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[21]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[22]
WARNING: [Synth 8-3331] design cache_valid_bit_detect has unconnected port Check_Addr[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1480.461 ; gain = 265.363 ; free physical = 232 ; free virtual = 2628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1480.461 ; gain = 265.363 ; free physical = 244 ; free virtual = 2639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1480.461 ; gain = 265.363 ; free physical = 244 ; free virtual = 2639
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc] for cell 'U0'
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_arm_microblaze_0_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_arm_microblaze_0_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 363 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 68 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 118 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1760.688 ; gain = 0.000 ; free physical = 116 ; free virtual = 2339
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 238 ; free virtual = 2461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:17 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 238 ; free virtual = 2461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:18 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 237 ; free virtual = 2460
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 174 ; free virtual = 2398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 19    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 252   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 270   
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 81    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_1_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_CLK_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_pause_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/of_Pause_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[4]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[3]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[2]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[1]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[0]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2983]' (FDR) to 'U0/LOCKSTEP_Out_reg[2891]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2982]' (FDR) to 'U0/LOCKSTEP_Out_reg[2890]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2981]' (FDR) to 'U0/LOCKSTEP_Out_reg[2889]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2980]' (FDR) to 'U0/LOCKSTEP_Out_reg[2888]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2979]' (FDR) to 'U0/LOCKSTEP_Out_reg[2887]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2861]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2860]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2859]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2858]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2857]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2848]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2847]' (FDR) to 'U0/LOCKSTEP_Out_reg[2846]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2846]' (FDR) to 'U0/LOCKSTEP_Out_reg[2845]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2838]' (FDR) to 'U0/LOCKSTEP_Out_reg[2837]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2154]' (FDR) to 'U0/LOCKSTEP_Out_reg[2153]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2062]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2061]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2060]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2059]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2058]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2049]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2048]' (FDR) to 'U0/LOCKSTEP_Out_reg[2047]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2047]' (FDR) to 'U0/LOCKSTEP_Out_reg[2046]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2039]' (FDR) to 'U0/LOCKSTEP_Out_reg[2038]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/EX_delayslot_Instr_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Read_Req_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/icache_Drop_Request_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_cmd_done_occurred_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/snoop_dvm_complete_occurred_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Use_XX_Accesses.ICACHE_Exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[13].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[10].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[9].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[7].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.waiting_for_bresp_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_with_response_done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Data_Addr_1_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Data_Addr_1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Addr_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Addr_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Addr_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/CacheLine_Addr_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[36]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[37]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[38]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[39]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[40]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:34 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 181 ; free virtual = 2414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 112 ; free virtual = 2294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:49 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 107 ; free virtual = 2290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:51 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 123 ; free virtual = 2285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:52 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 122 ; free virtual = 2284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:52 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 122 ; free virtual = 2284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 122 ; free virtual = 2284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 122 ; free virtual = 2284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 122 ; free virtual = 2284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 122 ; free virtual = 2284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     3|
|2     |LUT1       |    17|
|3     |LUT2       |    70|
|4     |LUT3       |   248|
|5     |LUT4       |   268|
|6     |LUT5       |   137|
|7     |LUT6       |   352|
|8     |LUT6_2     |    68|
|9     |MULT_AND   |     2|
|10    |MUXCY_L    |   116|
|11    |MUXF7      |    37|
|12    |RAM32X1D   |    64|
|13    |RAMB36E1   |     2|
|14    |RAMB36E1_1 |     4|
|15    |SRL16E     |   155|
|16    |SRLC16E    |     8|
|17    |XORCY      |    67|
|18    |FD         |    32|
|19    |FDCE       |   142|
|20    |FDE        |    64|
|21    |FDR        |     1|
|22    |FDRE       |  1432|
|23    |FDS        |     3|
|24    |FDSE       |    58|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                          |Module                                  |Cells |
+------+----------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                               |                                        |  3350|
|2     |  U0                                                                              |MicroBlaze                              |  3350|
|3     |    MicroBlaze_Core_I                                                             |MicroBlaze_Core                         |  2842|
|4     |      \Area.Core                                                                  |MicroBlaze_Area                         |  2834|
|5     |        Byte_Doublet_Handle_I                                                     |Byte_Doublet_Handle                     |     5|
|6     |          BYTE_0_1_I                                                              |MB_LUT6_2__parameterized8               |     1|
|7     |          BYTE_2_3_I                                                              |MB_LUT6_2__parameterized10              |     1|
|8     |          LOW_ADDR_OUT_LUT6                                                       |MB_LUT6_2__parameterized12              |     1|
|9     |          byte_selects_i_INST                                                     |MB_LUT6_2__parameterized6               |     1|
|10    |          low_addr_i_INST                                                         |MB_LUT6_2__parameterized4               |     1|
|11    |        Data_Flow_I                                                               |Data_Flow                               |   839|
|12    |          ALU_I                                                                   |ALU                                     |   104|
|13    |            \No_Carry_Decoding.CarryIn_MUXCY                                      |MB_MUXCY_872                            |     1|
|14    |            \No_Carry_Decoding.alu_carry_select_LUT                               |MB_LUT3__parameterized7                 |     1|
|15    |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                    |ALU_Bit__parameterized2                 |     6|
|16    |              \Last_Bit.I_ALU_LUT_2                                               |MB_LUT4__parameterized13                |     1|
|17    |              \Last_Bit.I_ALU_LUT_V5                                              |MB_LUT6                                 |     1|
|18    |              \Last_Bit.MULT_AND_I                                                |MB_MULT_AND_964                         |     1|
|19    |              \Last_Bit.MUXCY_XOR_I                                               |MB_MUXCY_XORCY_965                      |     2|
|20    |              \Last_Bit.Pre_MUXCY_I                                               |MB_MUXCY_966                            |     1|
|21    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                   |ALU_Bit                                 |     3|
|22    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_962           |     1|
|23    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_963                      |     2|
|24    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                   |ALU_Bit_873                             |     3|
|25    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_960           |     1|
|26    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_961                      |     2|
|27    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                   |ALU_Bit_874                             |     3|
|28    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_958           |     1|
|29    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_959                      |     2|
|30    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                   |ALU_Bit_875                             |     3|
|31    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_956           |     1|
|32    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_957                      |     2|
|33    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                   |ALU_Bit_876                             |     3|
|34    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_954           |     1|
|35    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_955                      |     2|
|36    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                   |ALU_Bit_877                             |     3|
|37    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_952           |     1|
|38    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_953                      |     2|
|39    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                   |ALU_Bit_878                             |     3|
|40    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_950           |     1|
|41    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_951                      |     2|
|42    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                   |ALU_Bit_879                             |     3|
|43    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_948           |     1|
|44    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_949                      |     2|
|45    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                   |ALU_Bit_880                             |     3|
|46    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_946           |     1|
|47    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_947                      |     2|
|48    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                   |ALU_Bit_881                             |     3|
|49    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_944           |     1|
|50    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_945                      |     2|
|51    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                    |ALU_Bit_882                             |     4|
|52    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_942           |     1|
|53    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_943                      |     3|
|54    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                   |ALU_Bit_883                             |     3|
|55    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_940           |     1|
|56    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_941                      |     2|
|57    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                   |ALU_Bit_884                             |     3|
|58    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_938           |     1|
|59    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_939                      |     2|
|60    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                   |ALU_Bit_885                             |     3|
|61    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_936           |     1|
|62    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_937                      |     2|
|63    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                   |ALU_Bit_886                             |     3|
|64    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_934           |     1|
|65    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_935                      |     2|
|66    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                   |ALU_Bit_887                             |     3|
|67    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_932           |     1|
|68    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_933                      |     2|
|69    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                   |ALU_Bit_888                             |     3|
|70    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_930           |     1|
|71    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_931                      |     2|
|72    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                   |ALU_Bit_889                             |     3|
|73    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_928           |     1|
|74    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_929                      |     2|
|75    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                   |ALU_Bit_890                             |     3|
|76    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_926           |     1|
|77    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_927                      |     2|
|78    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                   |ALU_Bit_891                             |     3|
|79    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_924           |     1|
|80    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_925                      |     2|
|81    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                   |ALU_Bit_892                             |     3|
|82    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_922           |     1|
|83    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_923                      |     2|
|84    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                    |ALU_Bit_893                             |     3|
|85    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_920           |     1|
|86    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_921                      |     2|
|87    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                   |ALU_Bit_894                             |     3|
|88    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_918           |     1|
|89    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_919                      |     2|
|90    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                   |ALU_Bit_895                             |     3|
|91    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_916           |     1|
|92    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_917                      |     2|
|93    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                    |ALU_Bit_896                             |     5|
|94    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_914           |     1|
|95    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_915                      |     4|
|96    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                    |ALU_Bit_897                             |     3|
|97    |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_912           |     1|
|98    |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_913                      |     2|
|99    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                    |ALU_Bit_898                             |     3|
|100   |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_910           |     1|
|101   |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_911                      |     2|
|102   |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                    |ALU_Bit_899                             |     3|
|103   |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_908           |     1|
|104   |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_909                      |     2|
|105   |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                    |ALU_Bit_900                             |     3|
|106   |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_906           |     1|
|107   |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_907                      |     2|
|108   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                    |ALU_Bit_901                             |     3|
|109   |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2_904           |     1|
|110   |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_905                      |     2|
|111   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                    |ALU_Bit_902                             |     3|
|112   |              \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2__parameterized2               |     1|
|113   |              \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_903                      |     2|
|114   |          MSR_Reg_I                                                               |MSR_Reg                                 |     6|
|115   |            \MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                         |MSR_Reg_Bit                             |     1|
|116   |              MSR_I                                                               |MB_FDRSE_871                            |     1|
|117   |            \MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                         |MSR_Reg_Bit_863                         |     2|
|118   |              MSR_I                                                               |MB_FDRSE_870                            |     2|
|119   |            \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                         |MSR_Reg_Bit_864                         |     1|
|120   |              MSR_I                                                               |MB_FDRSE_869                            |     1|
|121   |            \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                         |MSR_Reg_Bit_865                         |     1|
|122   |              MSR_I                                                               |MB_FDRSE_868                            |     1|
|123   |            \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                         |MSR_Reg_Bit_866                         |     1|
|124   |              MSR_I                                                               |MB_FDRSE_867                            |     1|
|125   |          Operand_Select_I                                                        |Operand_Select                          |   180|
|126   |            \OpSelect_Bits[0].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized12     |     7|
|127   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_859                           |     1|
|128   |              Op1_DFF                                                             |MB_FDRE_860                             |     4|
|129   |              Op1_Reg_DFF                                                         |MB_FDRE_861                             |     1|
|130   |              Op2_DFF                                                             |MB_FDE_862                              |     1|
|131   |            \OpSelect_Bits[10].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10     |     5|
|132   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_855                           |     1|
|133   |              Op1_DFF                                                             |MB_FDRE_856                             |     2|
|134   |              Op1_Reg_DFF                                                         |MB_FDRE_857                             |     1|
|135   |              Op2_DFF                                                             |MB_FDE_858                              |     1|
|136   |            \OpSelect_Bits[11].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_711 |     5|
|137   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_851                           |     1|
|138   |              Op1_DFF                                                             |MB_FDRE_852                             |     2|
|139   |              Op1_Reg_DFF                                                         |MB_FDRE_853                             |     1|
|140   |              Op2_DFF                                                             |MB_FDE_854                              |     1|
|141   |            \OpSelect_Bits[12].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_712 |     5|
|142   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_847                           |     1|
|143   |              Op1_DFF                                                             |MB_FDRE_848                             |     2|
|144   |              Op1_Reg_DFF                                                         |MB_FDRE_849                             |     1|
|145   |              Op2_DFF                                                             |MB_FDE_850                              |     1|
|146   |            \OpSelect_Bits[13].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_713 |     5|
|147   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_843                           |     1|
|148   |              Op1_DFF                                                             |MB_FDRE_844                             |     2|
|149   |              Op1_Reg_DFF                                                         |MB_FDRE_845                             |     1|
|150   |              Op2_DFF                                                             |MB_FDE_846                              |     1|
|151   |            \OpSelect_Bits[14].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_714 |     5|
|152   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_839                           |     1|
|153   |              Op1_DFF                                                             |MB_FDRE_840                             |     2|
|154   |              Op1_Reg_DFF                                                         |MB_FDRE_841                             |     1|
|155   |              Op2_DFF                                                             |MB_FDE_842                              |     1|
|156   |            \OpSelect_Bits[15].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_715 |     5|
|157   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_835                           |     1|
|158   |              Op1_DFF                                                             |MB_FDRE_836                             |     2|
|159   |              Op1_Reg_DFF                                                         |MB_FDRE_837                             |     1|
|160   |              Op2_DFF                                                             |MB_FDE_838                              |     1|
|161   |            \OpSelect_Bits[16].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8      |     6|
|162   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_831                           |     1|
|163   |              Op1_DFF                                                             |MB_FDRE_832                             |     3|
|164   |              Op1_Reg_DFF                                                         |MB_FDRE_833                             |     1|
|165   |              Op2_DFF                                                             |MB_FDE_834                              |     1|
|166   |            \OpSelect_Bits[17].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_716  |     5|
|167   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_827                           |     1|
|168   |              Op1_DFF                                                             |MB_FDRE_828                             |     2|
|169   |              Op1_Reg_DFF                                                         |MB_FDRE_829                             |     1|
|170   |              Op2_DFF                                                             |MB_FDE_830                              |     1|
|171   |            \OpSelect_Bits[18].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_717  |     5|
|172   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_823                           |     1|
|173   |              Op1_DFF                                                             |MB_FDRE_824                             |     2|
|174   |              Op1_Reg_DFF                                                         |MB_FDRE_825                             |     1|
|175   |              Op2_DFF                                                             |MB_FDE_826                              |     1|
|176   |            \OpSelect_Bits[19].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_718  |     5|
|177   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_819                           |     1|
|178   |              Op1_DFF                                                             |MB_FDRE_820                             |     2|
|179   |              Op1_Reg_DFF                                                         |MB_FDRE_821                             |     1|
|180   |              Op2_DFF                                                             |MB_FDE_822                              |     1|
|181   |            \OpSelect_Bits[1].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_719 |     5|
|182   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_815                           |     1|
|183   |              Op1_DFF                                                             |MB_FDRE_816                             |     2|
|184   |              Op1_Reg_DFF                                                         |MB_FDRE_817                             |     1|
|185   |              Op2_DFF                                                             |MB_FDE_818                              |     1|
|186   |            \OpSelect_Bits[20].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_720  |     5|
|187   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_811                           |     1|
|188   |              Op1_DFF                                                             |MB_FDRE_812                             |     2|
|189   |              Op1_Reg_DFF                                                         |MB_FDRE_813                             |     1|
|190   |              Op2_DFF                                                             |MB_FDE_814                              |     1|
|191   |            \OpSelect_Bits[21].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_721  |     5|
|192   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_807                           |     1|
|193   |              Op1_DFF                                                             |MB_FDRE_808                             |     2|
|194   |              Op1_Reg_DFF                                                         |MB_FDRE_809                             |     1|
|195   |              Op2_DFF                                                             |MB_FDE_810                              |     1|
|196   |            \OpSelect_Bits[22].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_722  |     5|
|197   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_803                           |     1|
|198   |              Op1_DFF                                                             |MB_FDRE_804                             |     2|
|199   |              Op1_Reg_DFF                                                         |MB_FDRE_805                             |     1|
|200   |              Op2_DFF                                                             |MB_FDE_806                              |     1|
|201   |            \OpSelect_Bits[23].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized8_723  |     5|
|202   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_799                           |     1|
|203   |              Op1_DFF                                                             |MB_FDRE_800                             |     2|
|204   |              Op1_Reg_DFF                                                         |MB_FDRE_801                             |     1|
|205   |              Op2_DFF                                                             |MB_FDE_802                              |     1|
|206   |            \OpSelect_Bits[24].Operand_Select_Bit_I                               |Operand_Select_Bit                      |     5|
|207   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_795                           |     1|
|208   |              Op1_DFF                                                             |MB_FDRE_796                             |     2|
|209   |              Op1_Reg_DFF                                                         |MB_FDRE_797                             |     1|
|210   |              Op2_DFF                                                             |MB_FDE_798                              |     1|
|211   |            \OpSelect_Bits[25].Operand_Select_Bit_I                               |Operand_Select_Bit_724                  |     5|
|212   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_791                           |     1|
|213   |              Op1_DFF                                                             |MB_FDRE_792                             |     2|
|214   |              Op1_Reg_DFF                                                         |MB_FDRE_793                             |     1|
|215   |              Op2_DFF                                                             |MB_FDE_794                              |     1|
|216   |            \OpSelect_Bits[26].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized6      |     5|
|217   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_787                           |     1|
|218   |              Op1_DFF                                                             |MB_FDRE_788                             |     2|
|219   |              Op1_Reg_DFF                                                         |MB_FDRE_789                             |     1|
|220   |              Op2_DFF                                                             |MB_FDE_790                              |     1|
|221   |            \OpSelect_Bits[27].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized4      |     5|
|222   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_783                           |     1|
|223   |              Op1_DFF                                                             |MB_FDRE_784                             |     2|
|224   |              Op1_Reg_DFF                                                         |MB_FDRE_785                             |     1|
|225   |              Op2_DFF                                                             |MB_FDE_786                              |     1|
|226   |            \OpSelect_Bits[28].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized2      |     5|
|227   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_779                           |     1|
|228   |              Op1_DFF                                                             |MB_FDRE_780                             |     2|
|229   |              Op1_Reg_DFF                                                         |MB_FDRE_781                             |     1|
|230   |              Op2_DFF                                                             |MB_FDE_782                              |     1|
|231   |            \OpSelect_Bits[29].Operand_Select_Bit_I                               |Operand_Select_Bit_725                  |     5|
|232   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_775                           |     1|
|233   |              Op1_DFF                                                             |MB_FDRE_776                             |     2|
|234   |              Op1_Reg_DFF                                                         |MB_FDRE_777                             |     1|
|235   |              Op2_DFF                                                             |MB_FDE_778                              |     1|
|236   |            \OpSelect_Bits[2].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_726 |     5|
|237   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_771                           |     1|
|238   |              Op1_DFF                                                             |MB_FDRE_772                             |     2|
|239   |              Op1_Reg_DFF                                                         |MB_FDRE_773                             |     1|
|240   |              Op2_DFF                                                             |MB_FDE_774                              |     1|
|241   |            \OpSelect_Bits[30].Operand_Select_Bit_I                               |Operand_Select_Bit_727                  |     6|
|242   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_767                           |     1|
|243   |              Op1_DFF                                                             |MB_FDRE_768                             |     2|
|244   |              Op1_Reg_DFF                                                         |MB_FDRE_769                             |     2|
|245   |              Op2_DFF                                                             |MB_FDE_770                              |     1|
|246   |            \OpSelect_Bits[31].Operand_Select_Bit_I                               |Operand_Select_Bit_728                  |     5|
|247   |              \Both_PC_and_MSR.Op1_LUT6                                           |MB_LUT6_2_763                           |     1|
|248   |              Op1_DFF                                                             |MB_FDRE_764                             |     2|
|249   |              Op1_Reg_DFF                                                         |MB_FDRE_765                             |     1|
|250   |              Op2_DFF                                                             |MB_FDE_766                              |     1|
|251   |            \OpSelect_Bits[3].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_729 |     5|
|252   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_759                           |     1|
|253   |              Op1_DFF                                                             |MB_FDRE_760                             |     2|
|254   |              Op1_Reg_DFF                                                         |MB_FDRE_761                             |     1|
|255   |              Op2_DFF                                                             |MB_FDE_762                              |     1|
|256   |            \OpSelect_Bits[4].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_730 |     5|
|257   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_755                           |     1|
|258   |              Op1_DFF                                                             |MB_FDRE_756                             |     2|
|259   |              Op1_Reg_DFF                                                         |MB_FDRE_757                             |     1|
|260   |              Op2_DFF                                                             |MB_FDE_758                              |     1|
|261   |            \OpSelect_Bits[5].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_731 |     5|
|262   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_751                           |     1|
|263   |              Op1_DFF                                                             |MB_FDRE_752                             |     2|
|264   |              Op1_Reg_DFF                                                         |MB_FDRE_753                             |     1|
|265   |              Op2_DFF                                                             |MB_FDE_754                              |     1|
|266   |            \OpSelect_Bits[6].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_732 |     5|
|267   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_747                           |     1|
|268   |              Op1_DFF                                                             |MB_FDRE_748                             |     2|
|269   |              Op1_Reg_DFF                                                         |MB_FDRE_749                             |     1|
|270   |              Op2_DFF                                                             |MB_FDE_750                              |     1|
|271   |            \OpSelect_Bits[7].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_733 |     5|
|272   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_743                           |     1|
|273   |              Op1_DFF                                                             |MB_FDRE_744                             |     2|
|274   |              Op1_Reg_DFF                                                         |MB_FDRE_745                             |     1|
|275   |              Op2_DFF                                                             |MB_FDE_746                              |     1|
|276   |            \OpSelect_Bits[8].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_734 |     5|
|277   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2_739                           |     1|
|278   |              Op1_DFF                                                             |MB_FDRE_740                             |     2|
|279   |              Op1_Reg_DFF                                                         |MB_FDRE_741                             |     1|
|280   |              Op2_DFF                                                             |MB_FDE_742                              |     1|
|281   |            \OpSelect_Bits[9].Operand_Select_Bit_I                                |Operand_Select_Bit__parameterized10_735 |     5|
|282   |              \Only_PC.Op1_LUT6                                                   |MB_LUT6_2                               |     1|
|283   |              Op1_DFF                                                             |MB_FDRE_736                             |     2|
|284   |              Op1_Reg_DFF                                                         |MB_FDRE_737                             |     1|
|285   |              Op2_DFF                                                             |MB_FDE_738                              |     1|
|286   |          PC_Module_I                                                             |PC_Module                               |   260|
|287   |            \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                               |PC_Bit__parameterized2                  |     8|
|288   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_705                      |     1|
|289   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_706            |     2|
|290   |              PC_EX_DFF                                                           |MB_FDE_707                              |     1|
|291   |              PC_OF_Buffer                                                        |MB_SRL16E_708                           |     2|
|292   |              SUM_I                                                               |MB_LUT4__parameterized21_709            |     1|
|293   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_710                             |     1|
|294   |            \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                              |PC_Bit__parameterized2_492              |     8|
|295   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_699                      |     2|
|296   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_700            |     2|
|297   |              PC_EX_DFF                                                           |MB_FDE_701                              |     1|
|298   |              PC_OF_Buffer                                                        |MB_SRL16E_702                           |     1|
|299   |              SUM_I                                                               |MB_LUT4__parameterized21_703            |     1|
|300   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_704                             |     1|
|301   |            \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                              |PC_Bit__parameterized2_493              |     8|
|302   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_693                      |     2|
|303   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_694            |     2|
|304   |              PC_EX_DFF                                                           |MB_FDE_695                              |     1|
|305   |              PC_OF_Buffer                                                        |MB_SRL16E_696                           |     1|
|306   |              SUM_I                                                               |MB_LUT4__parameterized21_697            |     1|
|307   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_698                             |     1|
|308   |            \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                              |PC_Bit__parameterized2_494              |     8|
|309   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_687                      |     2|
|310   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_688            |     2|
|311   |              PC_EX_DFF                                                           |MB_FDE_689                              |     1|
|312   |              PC_OF_Buffer                                                        |MB_SRL16E_690                           |     1|
|313   |              SUM_I                                                               |MB_LUT4__parameterized21_691            |     1|
|314   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_692                             |     1|
|315   |            \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                              |PC_Bit__parameterized2_495              |     8|
|316   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_681                      |     2|
|317   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_682            |     2|
|318   |              PC_EX_DFF                                                           |MB_FDE_683                              |     1|
|319   |              PC_OF_Buffer                                                        |MB_SRL16E_684                           |     1|
|320   |              SUM_I                                                               |MB_LUT4__parameterized21_685            |     1|
|321   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_686                             |     1|
|322   |            \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                              |PC_Bit__parameterized2_496              |     8|
|323   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_675                      |     2|
|324   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_676            |     2|
|325   |              PC_EX_DFF                                                           |MB_FDE_677                              |     1|
|326   |              PC_OF_Buffer                                                        |MB_SRL16E_678                           |     1|
|327   |              SUM_I                                                               |MB_LUT4__parameterized21_679            |     1|
|328   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_680                             |     1|
|329   |            \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                              |PC_Bit__parameterized2_497              |     8|
|330   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_669                      |     2|
|331   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_670            |     2|
|332   |              PC_EX_DFF                                                           |MB_FDE_671                              |     1|
|333   |              PC_OF_Buffer                                                        |MB_SRL16E_672                           |     1|
|334   |              SUM_I                                                               |MB_LUT4__parameterized21_673            |     1|
|335   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_674                             |     1|
|336   |            \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                              |PC_Bit__parameterized2_498              |     8|
|337   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_663                      |     2|
|338   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_664            |     2|
|339   |              PC_EX_DFF                                                           |MB_FDE_665                              |     1|
|340   |              PC_OF_Buffer                                                        |MB_SRL16E_666                           |     1|
|341   |              SUM_I                                                               |MB_LUT4__parameterized21_667            |     1|
|342   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_668                             |     1|
|343   |            \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                              |PC_Bit__parameterized2_499              |     8|
|344   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_657                      |     2|
|345   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_658            |     2|
|346   |              PC_EX_DFF                                                           |MB_FDE_659                              |     1|
|347   |              PC_OF_Buffer                                                        |MB_SRL16E_660                           |     1|
|348   |              SUM_I                                                               |MB_LUT4__parameterized21_661            |     1|
|349   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_662                             |     1|
|350   |            \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                              |PC_Bit__parameterized2_500              |     8|
|351   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_651                      |     2|
|352   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_652            |     2|
|353   |              PC_EX_DFF                                                           |MB_FDE_653                              |     1|
|354   |              PC_OF_Buffer                                                        |MB_SRL16E_654                           |     1|
|355   |              SUM_I                                                               |MB_LUT4__parameterized21_655            |     1|
|356   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_656                             |     1|
|357   |            \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                              |PC_Bit__parameterized2_501              |     8|
|358   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_645                      |     2|
|359   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_646            |     2|
|360   |              PC_EX_DFF                                                           |MB_FDE_647                              |     1|
|361   |              PC_OF_Buffer                                                        |MB_SRL16E_648                           |     1|
|362   |              SUM_I                                                               |MB_LUT4__parameterized21_649            |     1|
|363   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_650                             |     1|
|364   |            \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                               |PC_Bit__parameterized2_502              |     8|
|365   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_639                      |     2|
|366   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_640            |     2|
|367   |              PC_EX_DFF                                                           |MB_FDE_641                              |     1|
|368   |              PC_OF_Buffer                                                        |MB_SRL16E_642                           |     1|
|369   |              SUM_I                                                               |MB_LUT4__parameterized21_643            |     1|
|370   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_644                             |     1|
|371   |            \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                              |PC_Bit__parameterized2_503              |     8|
|372   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_633                      |     2|
|373   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_634            |     2|
|374   |              PC_EX_DFF                                                           |MB_FDE_635                              |     1|
|375   |              PC_OF_Buffer                                                        |MB_SRL16E_636                           |     1|
|376   |              SUM_I                                                               |MB_LUT4__parameterized21_637            |     1|
|377   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_638                             |     1|
|378   |            \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                              |PC_Bit__parameterized2_504              |     8|
|379   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_627                      |     2|
|380   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_628            |     2|
|381   |              PC_EX_DFF                                                           |MB_FDE_629                              |     1|
|382   |              PC_OF_Buffer                                                        |MB_SRL16E_630                           |     1|
|383   |              SUM_I                                                               |MB_LUT4__parameterized21_631            |     1|
|384   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_632                             |     1|
|385   |            \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                              |PC_Bit__parameterized2_505              |     8|
|386   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_621                      |     2|
|387   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_622            |     2|
|388   |              PC_EX_DFF                                                           |MB_FDE_623                              |     1|
|389   |              PC_OF_Buffer                                                        |MB_SRL16E_624                           |     1|
|390   |              SUM_I                                                               |MB_LUT4__parameterized21_625            |     1|
|391   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_626                             |     1|
|392   |            \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                              |PC_Bit__parameterized2_506              |     8|
|393   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_615                      |     2|
|394   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_616            |     2|
|395   |              PC_EX_DFF                                                           |MB_FDE_617                              |     1|
|396   |              PC_OF_Buffer                                                        |MB_SRL16E_618                           |     1|
|397   |              SUM_I                                                               |MB_LUT4__parameterized21_619            |     1|
|398   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_620                             |     1|
|399   |            \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                              |PC_Bit__parameterized2_507              |     9|
|400   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_609                      |     2|
|401   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_610            |     2|
|402   |              PC_EX_DFF                                                           |MB_FDE_611                              |     1|
|403   |              PC_OF_Buffer                                                        |MB_SRL16E_612                           |     2|
|404   |              SUM_I                                                               |MB_LUT4__parameterized21_613            |     1|
|405   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_614                             |     1|
|406   |            \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                              |PC_Bit__parameterized2_508              |     8|
|407   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_603                      |     2|
|408   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_604            |     2|
|409   |              PC_EX_DFF                                                           |MB_FDE_605                              |     1|
|410   |              PC_OF_Buffer                                                        |MB_SRL16E_606                           |     1|
|411   |              SUM_I                                                               |MB_LUT4__parameterized21_607            |     1|
|412   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_608                             |     1|
|413   |            \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                              |PC_Bit__parameterized2_509              |     9|
|414   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_597                      |     2|
|415   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_598            |     2|
|416   |              PC_EX_DFF                                                           |MB_FDE_599                              |     1|
|417   |              PC_OF_Buffer                                                        |MB_SRL16E_600                           |     2|
|418   |              SUM_I                                                               |MB_LUT4__parameterized21_601            |     1|
|419   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_602                             |     1|
|420   |            \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                              |PC_Bit__parameterized2_510              |     8|
|421   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_591                      |     2|
|422   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_592            |     2|
|423   |              PC_EX_DFF                                                           |MB_FDE_593                              |     1|
|424   |              PC_OF_Buffer                                                        |MB_SRL16E_594                           |     1|
|425   |              SUM_I                                                               |MB_LUT4__parameterized21_595            |     1|
|426   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_596                             |     1|
|427   |            \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                              |PC_Bit__parameterized2_511              |     9|
|428   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_585                      |     2|
|429   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_586            |     2|
|430   |              PC_EX_DFF                                                           |MB_FDE_587                              |     1|
|431   |              PC_OF_Buffer                                                        |MB_SRL16E_588                           |     2|
|432   |              SUM_I                                                               |MB_LUT4__parameterized21_589            |     1|
|433   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_590                             |     1|
|434   |            \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                              |PC_Bit__parameterized2_512              |     9|
|435   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_579                      |     2|
|436   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_580            |     2|
|437   |              PC_EX_DFF                                                           |MB_FDE_581                              |     1|
|438   |              PC_OF_Buffer                                                        |MB_SRL16E_582                           |     2|
|439   |              SUM_I                                                               |MB_LUT4__parameterized21_583            |     1|
|440   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_584                             |     1|
|441   |            \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                               |PC_Bit__parameterized2_513              |     8|
|442   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_573                      |     2|
|443   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_574            |     2|
|444   |              PC_EX_DFF                                                           |MB_FDE_575                              |     1|
|445   |              PC_OF_Buffer                                                        |MB_SRL16E_576                           |     1|
|446   |              SUM_I                                                               |MB_LUT4__parameterized21_577            |     1|
|447   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_578                             |     1|
|448   |            \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                              |PC_Bit                                  |     8|
|449   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_567                      |     2|
|450   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_568            |     1|
|451   |              PC_EX_DFF                                                           |MB_FDE_569                              |     1|
|452   |              PC_OF_Buffer                                                        |MB_SRL16E_570                           |     2|
|453   |              \Reset_DFF.PC_IF_DFF                                                |MB_FDRE_571                             |     1|
|454   |              SUM_I                                                               |MB_LUT4__parameterized21_572            |     1|
|455   |            \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                              |PC_Bit_514                              |     7|
|456   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_561                      |     2|
|457   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_562            |     1|
|458   |              PC_EX_DFF                                                           |MB_FDE_563                              |     1|
|459   |              PC_OF_Buffer                                                        |MB_SRL16E_564                           |     1|
|460   |              \Reset_DFF.PC_IF_DFF                                                |MB_FDRE_565                             |     1|
|461   |              SUM_I                                                               |MB_LUT4__parameterized21_566            |     1|
|462   |            \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                               |PC_Bit__parameterized2_515              |     9|
|463   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_555                      |     2|
|464   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_556            |     3|
|465   |              PC_EX_DFF                                                           |MB_FDE_557                              |     1|
|466   |              PC_OF_Buffer                                                        |MB_SRL16E_558                           |     1|
|467   |              SUM_I                                                               |MB_LUT4__parameterized21_559            |     1|
|468   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_560                             |     1|
|469   |            \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                               |PC_Bit__parameterized2_516              |     8|
|470   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_549                      |     2|
|471   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_550            |     2|
|472   |              PC_EX_DFF                                                           |MB_FDE_551                              |     1|
|473   |              PC_OF_Buffer                                                        |MB_SRL16E_552                           |     1|
|474   |              SUM_I                                                               |MB_LUT4__parameterized21_553            |     1|
|475   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_554                             |     1|
|476   |            \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                               |PC_Bit__parameterized2_517              |     8|
|477   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_543                      |     2|
|478   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_544            |     2|
|479   |              PC_EX_DFF                                                           |MB_FDE_545                              |     1|
|480   |              PC_OF_Buffer                                                        |MB_SRL16E_546                           |     1|
|481   |              SUM_I                                                               |MB_LUT4__parameterized21_547            |     1|
|482   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_548                             |     1|
|483   |            \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                               |PC_Bit__parameterized2_518              |     8|
|484   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_537                      |     2|
|485   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_538            |     2|
|486   |              PC_EX_DFF                                                           |MB_FDE_539                              |     1|
|487   |              PC_OF_Buffer                                                        |MB_SRL16E_540                           |     1|
|488   |              SUM_I                                                               |MB_LUT4__parameterized21_541            |     1|
|489   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_542                             |     1|
|490   |            \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                               |PC_Bit__parameterized2_519              |     8|
|491   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_531                      |     2|
|492   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_532            |     2|
|493   |              PC_EX_DFF                                                           |MB_FDE_533                              |     1|
|494   |              PC_OF_Buffer                                                        |MB_SRL16E_534                           |     1|
|495   |              SUM_I                                                               |MB_LUT4__parameterized21_535            |     1|
|496   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_536                             |     1|
|497   |            \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                               |PC_Bit__parameterized2_520              |     8|
|498   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_525                      |     2|
|499   |              NewPC_Mux                                                           |MB_LUT4__parameterized23_526            |     2|
|500   |              PC_EX_DFF                                                           |MB_FDE_527                              |     1|
|501   |              PC_OF_Buffer                                                        |MB_SRL16E_528                           |     1|
|502   |              SUM_I                                                               |MB_LUT4__parameterized21_529            |     1|
|503   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_530                             |     1|
|504   |            \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                               |PC_Bit__parameterized2_521              |     8|
|505   |              MUXCY_XOR_I                                                         |MB_MUXCY_XORCY_522                      |     2|
|506   |              NewPC_Mux                                                           |MB_LUT4__parameterized23                |     2|
|507   |              PC_EX_DFF                                                           |MB_FDE                                  |     1|
|508   |              PC_OF_Buffer                                                        |MB_SRL16E_523                           |     1|
|509   |              SUM_I                                                               |MB_LUT4__parameterized21                |     1|
|510   |              \Set_DFF.PC_IF_DFF                                                  |MB_FDSE_524                             |     1|
|511   |          Register_File_I                                                         |Register_File                           |    64|
|512   |            \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                        |Register_File_Bit                       |     2|
|513   |              RegFile_X1                                                          |MB_RAM32X1D_490                         |     1|
|514   |              RegFile_X2                                                          |MB_RAM32X1D_491                         |     1|
|515   |            \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                       |Register_File_Bit_398                   |     2|
|516   |              RegFile_X1                                                          |MB_RAM32X1D_488                         |     1|
|517   |              RegFile_X2                                                          |MB_RAM32X1D_489                         |     1|
|518   |            \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                       |Register_File_Bit_399                   |     2|
|519   |              RegFile_X1                                                          |MB_RAM32X1D_486                         |     1|
|520   |              RegFile_X2                                                          |MB_RAM32X1D_487                         |     1|
|521   |            \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                       |Register_File_Bit_400                   |     2|
|522   |              RegFile_X1                                                          |MB_RAM32X1D_484                         |     1|
|523   |              RegFile_X2                                                          |MB_RAM32X1D_485                         |     1|
|524   |            \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                       |Register_File_Bit_401                   |     2|
|525   |              RegFile_X1                                                          |MB_RAM32X1D_482                         |     1|
|526   |              RegFile_X2                                                          |MB_RAM32X1D_483                         |     1|
|527   |            \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                       |Register_File_Bit_402                   |     2|
|528   |              RegFile_X1                                                          |MB_RAM32X1D_480                         |     1|
|529   |              RegFile_X2                                                          |MB_RAM32X1D_481                         |     1|
|530   |            \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                       |Register_File_Bit_403                   |     2|
|531   |              RegFile_X1                                                          |MB_RAM32X1D_478                         |     1|
|532   |              RegFile_X2                                                          |MB_RAM32X1D_479                         |     1|
|533   |            \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                       |Register_File_Bit_404                   |     2|
|534   |              RegFile_X1                                                          |MB_RAM32X1D_476                         |     1|
|535   |              RegFile_X2                                                          |MB_RAM32X1D_477                         |     1|
|536   |            \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                       |Register_File_Bit_405                   |     2|
|537   |              RegFile_X1                                                          |MB_RAM32X1D_474                         |     1|
|538   |              RegFile_X2                                                          |MB_RAM32X1D_475                         |     1|
|539   |            \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                       |Register_File_Bit_406                   |     2|
|540   |              RegFile_X1                                                          |MB_RAM32X1D_472                         |     1|
|541   |              RegFile_X2                                                          |MB_RAM32X1D_473                         |     1|
|542   |            \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                       |Register_File_Bit_407                   |     2|
|543   |              RegFile_X1                                                          |MB_RAM32X1D_470                         |     1|
|544   |              RegFile_X2                                                          |MB_RAM32X1D_471                         |     1|
|545   |            \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                        |Register_File_Bit_408                   |     2|
|546   |              RegFile_X1                                                          |MB_RAM32X1D_468                         |     1|
|547   |              RegFile_X2                                                          |MB_RAM32X1D_469                         |     1|
|548   |            \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                       |Register_File_Bit_409                   |     2|
|549   |              RegFile_X1                                                          |MB_RAM32X1D_466                         |     1|
|550   |              RegFile_X2                                                          |MB_RAM32X1D_467                         |     1|
|551   |            \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                       |Register_File_Bit_410                   |     2|
|552   |              RegFile_X1                                                          |MB_RAM32X1D_464                         |     1|
|553   |              RegFile_X2                                                          |MB_RAM32X1D_465                         |     1|
|554   |            \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                       |Register_File_Bit_411                   |     2|
|555   |              RegFile_X1                                                          |MB_RAM32X1D_462                         |     1|
|556   |              RegFile_X2                                                          |MB_RAM32X1D_463                         |     1|
|557   |            \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                       |Register_File_Bit_412                   |     2|
|558   |              RegFile_X1                                                          |MB_RAM32X1D_460                         |     1|
|559   |              RegFile_X2                                                          |MB_RAM32X1D_461                         |     1|
|560   |            \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                       |Register_File_Bit_413                   |     2|
|561   |              RegFile_X1                                                          |MB_RAM32X1D_458                         |     1|
|562   |              RegFile_X2                                                          |MB_RAM32X1D_459                         |     1|
|563   |            \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                       |Register_File_Bit_414                   |     2|
|564   |              RegFile_X1                                                          |MB_RAM32X1D_456                         |     1|
|565   |              RegFile_X2                                                          |MB_RAM32X1D_457                         |     1|
|566   |            \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                       |Register_File_Bit_415                   |     2|
|567   |              RegFile_X1                                                          |MB_RAM32X1D_454                         |     1|
|568   |              RegFile_X2                                                          |MB_RAM32X1D_455                         |     1|
|569   |            \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                       |Register_File_Bit_416                   |     2|
|570   |              RegFile_X1                                                          |MB_RAM32X1D_452                         |     1|
|571   |              RegFile_X2                                                          |MB_RAM32X1D_453                         |     1|
|572   |            \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                       |Register_File_Bit_417                   |     2|
|573   |              RegFile_X1                                                          |MB_RAM32X1D_450                         |     1|
|574   |              RegFile_X2                                                          |MB_RAM32X1D_451                         |     1|
|575   |            \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                       |Register_File_Bit_418                   |     2|
|576   |              RegFile_X1                                                          |MB_RAM32X1D_448                         |     1|
|577   |              RegFile_X2                                                          |MB_RAM32X1D_449                         |     1|
|578   |            \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                        |Register_File_Bit_419                   |     2|
|579   |              RegFile_X1                                                          |MB_RAM32X1D_446                         |     1|
|580   |              RegFile_X2                                                          |MB_RAM32X1D_447                         |     1|
|581   |            \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                       |Register_File_Bit_420                   |     2|
|582   |              RegFile_X1                                                          |MB_RAM32X1D_444                         |     1|
|583   |              RegFile_X2                                                          |MB_RAM32X1D_445                         |     1|
|584   |            \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                       |Register_File_Bit_421                   |     2|
|585   |              RegFile_X1                                                          |MB_RAM32X1D_442                         |     1|
|586   |              RegFile_X2                                                          |MB_RAM32X1D_443                         |     1|
|587   |            \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                        |Register_File_Bit_422                   |     2|
|588   |              RegFile_X1                                                          |MB_RAM32X1D_440                         |     1|
|589   |              RegFile_X2                                                          |MB_RAM32X1D_441                         |     1|
|590   |            \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                        |Register_File_Bit_423                   |     2|
|591   |              RegFile_X1                                                          |MB_RAM32X1D_438                         |     1|
|592   |              RegFile_X2                                                          |MB_RAM32X1D_439                         |     1|
|593   |            \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                        |Register_File_Bit_424                   |     2|
|594   |              RegFile_X1                                                          |MB_RAM32X1D_436                         |     1|
|595   |              RegFile_X2                                                          |MB_RAM32X1D_437                         |     1|
|596   |            \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                        |Register_File_Bit_425                   |     2|
|597   |              RegFile_X1                                                          |MB_RAM32X1D_434                         |     1|
|598   |              RegFile_X2                                                          |MB_RAM32X1D_435                         |     1|
|599   |            \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                        |Register_File_Bit_426                   |     2|
|600   |              RegFile_X1                                                          |MB_RAM32X1D_432                         |     1|
|601   |              RegFile_X2                                                          |MB_RAM32X1D_433                         |     1|
|602   |            \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                        |Register_File_Bit_427                   |     2|
|603   |              RegFile_X1                                                          |MB_RAM32X1D_430                         |     1|
|604   |              RegFile_X2                                                          |MB_RAM32X1D_431                         |     1|
|605   |            \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                        |Register_File_Bit_428                   |     2|
|606   |              RegFile_X1                                                          |MB_RAM32X1D                             |     1|
|607   |              RegFile_X2                                                          |MB_RAM32X1D_429                         |     1|
|608   |          Result_Mux_I                                                            |Result_Mux                              |   117|
|609   |            \Result_Mux_Bits[0].Result_Mux_Bit_I                                  |Result_Mux_Bit                          |     4|
|610   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_395             |     2|
|611   |              EX_Result_DFF                                                       |MB_FD_396                               |     1|
|612   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_397            |     1|
|613   |            \Result_Mux_Bits[10].Result_Mux_Bit_I                                 |Result_Mux_Bit_274                      |     4|
|614   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_392             |     2|
|615   |              EX_Result_DFF                                                       |MB_FD_393                               |     1|
|616   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_394            |     1|
|617   |            \Result_Mux_Bits[11].Result_Mux_Bit_I                                 |Result_Mux_Bit_275                      |     4|
|618   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_389             |     2|
|619   |              EX_Result_DFF                                                       |MB_FD_390                               |     1|
|620   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_391            |     1|
|621   |            \Result_Mux_Bits[12].Result_Mux_Bit_I                                 |Result_Mux_Bit_276                      |     4|
|622   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_386             |     2|
|623   |              EX_Result_DFF                                                       |MB_FD_387                               |     1|
|624   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_388            |     1|
|625   |            \Result_Mux_Bits[13].Result_Mux_Bit_I                                 |Result_Mux_Bit_277                      |     4|
|626   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_383             |     2|
|627   |              EX_Result_DFF                                                       |MB_FD_384                               |     1|
|628   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_385            |     1|
|629   |            \Result_Mux_Bits[14].Result_Mux_Bit_I                                 |Result_Mux_Bit_278                      |     4|
|630   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_380             |     2|
|631   |              EX_Result_DFF                                                       |MB_FD_381                               |     1|
|632   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_382            |     1|
|633   |            \Result_Mux_Bits[15].Result_Mux_Bit_I                                 |Result_Mux_Bit_279                      |     4|
|634   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_377             |     2|
|635   |              EX_Result_DFF                                                       |MB_FD_378                               |     1|
|636   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_379            |     1|
|637   |            \Result_Mux_Bits[16].Result_Mux_Bit_I                                 |Result_Mux_Bit_280                      |     3|
|638   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_374             |     1|
|639   |              EX_Result_DFF                                                       |MB_FD_375                               |     1|
|640   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_376            |     1|
|641   |            \Result_Mux_Bits[17].Result_Mux_Bit_I                                 |Result_Mux_Bit_281                      |     3|
|642   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_371             |     1|
|643   |              EX_Result_DFF                                                       |MB_FD_372                               |     1|
|644   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_373            |     1|
|645   |            \Result_Mux_Bits[18].Result_Mux_Bit_I                                 |Result_Mux_Bit_282                      |     3|
|646   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_368             |     1|
|647   |              EX_Result_DFF                                                       |MB_FD_369                               |     1|
|648   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_370            |     1|
|649   |            \Result_Mux_Bits[19].Result_Mux_Bit_I                                 |Result_Mux_Bit_283                      |     3|
|650   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_365             |     1|
|651   |              EX_Result_DFF                                                       |MB_FD_366                               |     1|
|652   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_367            |     1|
|653   |            \Result_Mux_Bits[1].Result_Mux_Bit_I                                  |Result_Mux_Bit_284                      |     4|
|654   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_362             |     2|
|655   |              EX_Result_DFF                                                       |MB_FD_363                               |     1|
|656   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_364            |     1|
|657   |            \Result_Mux_Bits[20].Result_Mux_Bit_I                                 |Result_Mux_Bit_285                      |     3|
|658   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_359             |     1|
|659   |              EX_Result_DFF                                                       |MB_FD_360                               |     1|
|660   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_361            |     1|
|661   |            \Result_Mux_Bits[21].Result_Mux_Bit_I                                 |Result_Mux_Bit_286                      |     3|
|662   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_356             |     1|
|663   |              EX_Result_DFF                                                       |MB_FD_357                               |     1|
|664   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_358            |     1|
|665   |            \Result_Mux_Bits[22].Result_Mux_Bit_I                                 |Result_Mux_Bit_287                      |     3|
|666   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_353             |     1|
|667   |              EX_Result_DFF                                                       |MB_FD_354                               |     1|
|668   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_355            |     1|
|669   |            \Result_Mux_Bits[23].Result_Mux_Bit_I                                 |Result_Mux_Bit_288                      |     3|
|670   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_350             |     1|
|671   |              EX_Result_DFF                                                       |MB_FD_351                               |     1|
|672   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_352            |     1|
|673   |            \Result_Mux_Bits[24].Result_Mux_Bit_I                                 |Result_Mux_Bit_289                      |     4|
|674   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_347             |     1|
|675   |              EX_Result_DFF                                                       |MB_FD_348                               |     2|
|676   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_349            |     1|
|677   |            \Result_Mux_Bits[25].Result_Mux_Bit_I                                 |Result_Mux_Bit_290                      |     3|
|678   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_344             |     1|
|679   |              EX_Result_DFF                                                       |MB_FD_345                               |     1|
|680   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_346            |     1|
|681   |            \Result_Mux_Bits[26].Result_Mux_Bit_I                                 |Result_Mux_Bit_291                      |     4|
|682   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_341             |     1|
|683   |              EX_Result_DFF                                                       |MB_FD_342                               |     2|
|684   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_343            |     1|
|685   |            \Result_Mux_Bits[27].Result_Mux_Bit_I                                 |Result_Mux_Bit_292                      |     3|
|686   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_338             |     1|
|687   |              EX_Result_DFF                                                       |MB_FD_339                               |     1|
|688   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_340            |     1|
|689   |            \Result_Mux_Bits[28].Result_Mux_Bit_I                                 |Result_Mux_Bit_293                      |     4|
|690   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_335             |     1|
|691   |              EX_Result_DFF                                                       |MB_FD_336                               |     2|
|692   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_337            |     1|
|693   |            \Result_Mux_Bits[29].Result_Mux_Bit_I                                 |Result_Mux_Bit_294                      |     4|
|694   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_332             |     1|
|695   |              EX_Result_DFF                                                       |MB_FD_333                               |     2|
|696   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_334            |     1|
|697   |            \Result_Mux_Bits[2].Result_Mux_Bit_I                                  |Result_Mux_Bit_295                      |     4|
|698   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_329             |     2|
|699   |              EX_Result_DFF                                                       |MB_FD_330                               |     1|
|700   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_331            |     1|
|701   |            \Result_Mux_Bits[30].Result_Mux_Bit_I                                 |Result_Mux_Bit_296                      |     4|
|702   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_326             |     1|
|703   |              EX_Result_DFF                                                       |MB_FD_327                               |     2|
|704   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_328            |     1|
|705   |            \Result_Mux_Bits[31].Result_Mux_Bit_I                                 |Result_Mux_Bit_297                      |     3|
|706   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_323             |     1|
|707   |              EX_Result_DFF                                                       |MB_FD_324                               |     1|
|708   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_325            |     1|
|709   |            \Result_Mux_Bits[3].Result_Mux_Bit_I                                  |Result_Mux_Bit_298                      |     4|
|710   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_320             |     2|
|711   |              EX_Result_DFF                                                       |MB_FD_321                               |     1|
|712   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_322            |     1|
|713   |            \Result_Mux_Bits[4].Result_Mux_Bit_I                                  |Result_Mux_Bit_299                      |     4|
|714   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_317             |     2|
|715   |              EX_Result_DFF                                                       |MB_FD_318                               |     1|
|716   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_319            |     1|
|717   |            \Result_Mux_Bits[5].Result_Mux_Bit_I                                  |Result_Mux_Bit_300                      |     4|
|718   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_314             |     2|
|719   |              EX_Result_DFF                                                       |MB_FD_315                               |     1|
|720   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_316            |     1|
|721   |            \Result_Mux_Bits[6].Result_Mux_Bit_I                                  |Result_Mux_Bit_301                      |     4|
|722   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_311             |     2|
|723   |              EX_Result_DFF                                                       |MB_FD_312                               |     1|
|724   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_313            |     1|
|725   |            \Result_Mux_Bits[7].Result_Mux_Bit_I                                  |Result_Mux_Bit_302                      |     4|
|726   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_308             |     2|
|727   |              EX_Result_DFF                                                       |MB_FD_309                               |     1|
|728   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_310            |     1|
|729   |            \Result_Mux_Bits[8].Result_Mux_Bit_I                                  |Result_Mux_Bit_303                      |     4|
|730   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1_305             |     2|
|731   |              EX_Result_DFF                                                       |MB_FD_306                               |     1|
|732   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19_307            |     1|
|733   |            \Result_Mux_Bits[9].Result_Mux_Bit_I                                  |Result_Mux_Bit_304                      |     4|
|734   |              Data_Shift_Mux                                                      |MB_LUT6__parameterized1                 |     2|
|735   |              EX_Result_DFF                                                       |MB_FD                                   |     1|
|736   |              Mul_ALU_Mux                                                         |MB_LUT4__parameterized19                |     1|
|737   |          Shift_Logic_Module_I                                                    |Shift_Logic_Module                      |    96|
|738   |            \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                |Shift_Logic_Bit                         |     3|
|739   |              Logic_LUT                                                           |MB_LUT4__parameterized15_271            |     1|
|740   |              Shift_LUT                                                           |MB_LUT4__parameterized17_272            |     1|
|741   |              Shift_Logic_Mux                                                     |MB_MUXF7_273                            |     1|
|742   |            \Shift_Logic_Bits[10].Shift_Logic_Bit_I                               |Shift_Logic_Bit_150                     |     3|
|743   |              Logic_LUT                                                           |MB_LUT4__parameterized15_268            |     1|
|744   |              Shift_LUT                                                           |MB_LUT4__parameterized17_269            |     1|
|745   |              Shift_Logic_Mux                                                     |MB_MUXF7_270                            |     1|
|746   |            \Shift_Logic_Bits[11].Shift_Logic_Bit_I                               |Shift_Logic_Bit_151                     |     3|
|747   |              Logic_LUT                                                           |MB_LUT4__parameterized15_265            |     1|
|748   |              Shift_LUT                                                           |MB_LUT4__parameterized17_266            |     1|
|749   |              Shift_Logic_Mux                                                     |MB_MUXF7_267                            |     1|
|750   |            \Shift_Logic_Bits[12].Shift_Logic_Bit_I                               |Shift_Logic_Bit_152                     |     3|
|751   |              Logic_LUT                                                           |MB_LUT4__parameterized15_262            |     1|
|752   |              Shift_LUT                                                           |MB_LUT4__parameterized17_263            |     1|
|753   |              Shift_Logic_Mux                                                     |MB_MUXF7_264                            |     1|
|754   |            \Shift_Logic_Bits[13].Shift_Logic_Bit_I                               |Shift_Logic_Bit_153                     |     3|
|755   |              Logic_LUT                                                           |MB_LUT4__parameterized15_259            |     1|
|756   |              Shift_LUT                                                           |MB_LUT4__parameterized17_260            |     1|
|757   |              Shift_Logic_Mux                                                     |MB_MUXF7_261                            |     1|
|758   |            \Shift_Logic_Bits[14].Shift_Logic_Bit_I                               |Shift_Logic_Bit_154                     |     3|
|759   |              Logic_LUT                                                           |MB_LUT4__parameterized15_256            |     1|
|760   |              Shift_LUT                                                           |MB_LUT4__parameterized17_257            |     1|
|761   |              Shift_Logic_Mux                                                     |MB_MUXF7_258                            |     1|
|762   |            \Shift_Logic_Bits[15].Shift_Logic_Bit_I                               |Shift_Logic_Bit_155                     |     3|
|763   |              Logic_LUT                                                           |MB_LUT4__parameterized15_253            |     1|
|764   |              Shift_LUT                                                           |MB_LUT4__parameterized17_254            |     1|
|765   |              Shift_Logic_Mux                                                     |MB_MUXF7_255                            |     1|
|766   |            \Shift_Logic_Bits[16].Shift_Logic_Bit_I                               |Shift_Logic_Bit_156                     |     3|
|767   |              Logic_LUT                                                           |MB_LUT4__parameterized15_250            |     1|
|768   |              Shift_LUT                                                           |MB_LUT4__parameterized17_251            |     1|
|769   |              Shift_Logic_Mux                                                     |MB_MUXF7_252                            |     1|
|770   |            \Shift_Logic_Bits[17].Shift_Logic_Bit_I                               |Shift_Logic_Bit_157                     |     3|
|771   |              Logic_LUT                                                           |MB_LUT4__parameterized15_247            |     1|
|772   |              Shift_LUT                                                           |MB_LUT4__parameterized17_248            |     1|
|773   |              Shift_Logic_Mux                                                     |MB_MUXF7_249                            |     1|
|774   |            \Shift_Logic_Bits[18].Shift_Logic_Bit_I                               |Shift_Logic_Bit_158                     |     3|
|775   |              Logic_LUT                                                           |MB_LUT4__parameterized15_244            |     1|
|776   |              Shift_LUT                                                           |MB_LUT4__parameterized17_245            |     1|
|777   |              Shift_Logic_Mux                                                     |MB_MUXF7_246                            |     1|
|778   |            \Shift_Logic_Bits[19].Shift_Logic_Bit_I                               |Shift_Logic_Bit_159                     |     3|
|779   |              Logic_LUT                                                           |MB_LUT4__parameterized15_241            |     1|
|780   |              Shift_LUT                                                           |MB_LUT4__parameterized17_242            |     1|
|781   |              Shift_Logic_Mux                                                     |MB_MUXF7_243                            |     1|
|782   |            \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                |Shift_Logic_Bit_160                     |     3|
|783   |              Logic_LUT                                                           |MB_LUT4__parameterized15_238            |     1|
|784   |              Shift_LUT                                                           |MB_LUT4__parameterized17_239            |     1|
|785   |              Shift_Logic_Mux                                                     |MB_MUXF7_240                            |     1|
|786   |            \Shift_Logic_Bits[20].Shift_Logic_Bit_I                               |Shift_Logic_Bit_161                     |     3|
|787   |              Logic_LUT                                                           |MB_LUT4__parameterized15_235            |     1|
|788   |              Shift_LUT                                                           |MB_LUT4__parameterized17_236            |     1|
|789   |              Shift_Logic_Mux                                                     |MB_MUXF7_237                            |     1|
|790   |            \Shift_Logic_Bits[21].Shift_Logic_Bit_I                               |Shift_Logic_Bit_162                     |     3|
|791   |              Logic_LUT                                                           |MB_LUT4__parameterized15_232            |     1|
|792   |              Shift_LUT                                                           |MB_LUT4__parameterized17_233            |     1|
|793   |              Shift_Logic_Mux                                                     |MB_MUXF7_234                            |     1|
|794   |            \Shift_Logic_Bits[22].Shift_Logic_Bit_I                               |Shift_Logic_Bit_163                     |     3|
|795   |              Logic_LUT                                                           |MB_LUT4__parameterized15_229            |     1|
|796   |              Shift_LUT                                                           |MB_LUT4__parameterized17_230            |     1|
|797   |              Shift_Logic_Mux                                                     |MB_MUXF7_231                            |     1|
|798   |            \Shift_Logic_Bits[23].Shift_Logic_Bit_I                               |Shift_Logic_Bit_164                     |     3|
|799   |              Logic_LUT                                                           |MB_LUT4__parameterized15_226            |     1|
|800   |              Shift_LUT                                                           |MB_LUT4__parameterized17_227            |     1|
|801   |              Shift_Logic_Mux                                                     |MB_MUXF7_228                            |     1|
|802   |            \Shift_Logic_Bits[24].Shift_Logic_Bit_I                               |Shift_Logic_Bit_165                     |     3|
|803   |              Logic_LUT                                                           |MB_LUT4__parameterized15_223            |     1|
|804   |              Shift_LUT                                                           |MB_LUT4__parameterized17_224            |     1|
|805   |              Shift_Logic_Mux                                                     |MB_MUXF7_225                            |     1|
|806   |            \Shift_Logic_Bits[25].Shift_Logic_Bit_I                               |Shift_Logic_Bit_166                     |     3|
|807   |              Logic_LUT                                                           |MB_LUT4__parameterized15_220            |     1|
|808   |              Shift_LUT                                                           |MB_LUT4__parameterized17_221            |     1|
|809   |              Shift_Logic_Mux                                                     |MB_MUXF7_222                            |     1|
|810   |            \Shift_Logic_Bits[26].Shift_Logic_Bit_I                               |Shift_Logic_Bit_167                     |     3|
|811   |              Logic_LUT                                                           |MB_LUT4__parameterized15_217            |     1|
|812   |              Shift_LUT                                                           |MB_LUT4__parameterized17_218            |     1|
|813   |              Shift_Logic_Mux                                                     |MB_MUXF7_219                            |     1|
|814   |            \Shift_Logic_Bits[27].Shift_Logic_Bit_I                               |Shift_Logic_Bit_168                     |     3|
|815   |              Logic_LUT                                                           |MB_LUT4__parameterized15_214            |     1|
|816   |              Shift_LUT                                                           |MB_LUT4__parameterized17_215            |     1|
|817   |              Shift_Logic_Mux                                                     |MB_MUXF7_216                            |     1|
|818   |            \Shift_Logic_Bits[28].Shift_Logic_Bit_I                               |Shift_Logic_Bit_169                     |     3|
|819   |              Logic_LUT                                                           |MB_LUT4__parameterized15_211            |     1|
|820   |              Shift_LUT                                                           |MB_LUT4__parameterized17_212            |     1|
|821   |              Shift_Logic_Mux                                                     |MB_MUXF7_213                            |     1|
|822   |            \Shift_Logic_Bits[29].Shift_Logic_Bit_I                               |Shift_Logic_Bit_170                     |     3|
|823   |              Logic_LUT                                                           |MB_LUT4__parameterized15_208            |     1|
|824   |              Shift_LUT                                                           |MB_LUT4__parameterized17_209            |     1|
|825   |              Shift_Logic_Mux                                                     |MB_MUXF7_210                            |     1|
|826   |            \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                |Shift_Logic_Bit_171                     |     3|
|827   |              Logic_LUT                                                           |MB_LUT4__parameterized15_205            |     1|
|828   |              Shift_LUT                                                           |MB_LUT4__parameterized17_206            |     1|
|829   |              Shift_Logic_Mux                                                     |MB_MUXF7_207                            |     1|
|830   |            \Shift_Logic_Bits[30].Shift_Logic_Bit_I                               |Shift_Logic_Bit_172                     |     3|
|831   |              Logic_LUT                                                           |MB_LUT4__parameterized15_202            |     1|
|832   |              Shift_LUT                                                           |MB_LUT4__parameterized17_203            |     1|
|833   |              Shift_Logic_Mux                                                     |MB_MUXF7_204                            |     1|
|834   |            \Shift_Logic_Bits[31].Shift_Logic_Bit_I                               |Shift_Logic_Bit_173                     |     3|
|835   |              Logic_LUT                                                           |MB_LUT4__parameterized15_199            |     1|
|836   |              Shift_LUT                                                           |MB_LUT4__parameterized17_200            |     1|
|837   |              Shift_Logic_Mux                                                     |MB_MUXF7_201                            |     1|
|838   |            \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                |Shift_Logic_Bit_174                     |     3|
|839   |              Logic_LUT                                                           |MB_LUT4__parameterized15_196            |     1|
|840   |              Shift_LUT                                                           |MB_LUT4__parameterized17_197            |     1|
|841   |              Shift_Logic_Mux                                                     |MB_MUXF7_198                            |     1|
|842   |            \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                |Shift_Logic_Bit_175                     |     3|
|843   |              Logic_LUT                                                           |MB_LUT4__parameterized15_193            |     1|
|844   |              Shift_LUT                                                           |MB_LUT4__parameterized17_194            |     1|
|845   |              Shift_Logic_Mux                                                     |MB_MUXF7_195                            |     1|
|846   |            \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                |Shift_Logic_Bit_176                     |     3|
|847   |              Logic_LUT                                                           |MB_LUT4__parameterized15_190            |     1|
|848   |              Shift_LUT                                                           |MB_LUT4__parameterized17_191            |     1|
|849   |              Shift_Logic_Mux                                                     |MB_MUXF7_192                            |     1|
|850   |            \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                |Shift_Logic_Bit_177                     |     3|
|851   |              Logic_LUT                                                           |MB_LUT4__parameterized15_187            |     1|
|852   |              Shift_LUT                                                           |MB_LUT4__parameterized17_188            |     1|
|853   |              Shift_Logic_Mux                                                     |MB_MUXF7_189                            |     1|
|854   |            \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                |Shift_Logic_Bit_178                     |     3|
|855   |              Logic_LUT                                                           |MB_LUT4__parameterized15_184            |     1|
|856   |              Shift_LUT                                                           |MB_LUT4__parameterized17_185            |     1|
|857   |              Shift_Logic_Mux                                                     |MB_MUXF7_186                            |     1|
|858   |            \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                |Shift_Logic_Bit_179                     |     3|
|859   |              Logic_LUT                                                           |MB_LUT4__parameterized15_181            |     1|
|860   |              Shift_LUT                                                           |MB_LUT4__parameterized17_182            |     1|
|861   |              Shift_Logic_Mux                                                     |MB_MUXF7_183                            |     1|
|862   |            \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                |Shift_Logic_Bit_180                     |     3|
|863   |              Logic_LUT                                                           |MB_LUT4__parameterized15                |     1|
|864   |              Shift_LUT                                                           |MB_LUT4__parameterized17                |     1|
|865   |              Shift_Logic_Mux                                                     |MB_MUXF7                                |     1|
|866   |          Zero_Detect_I                                                           |Zero_Detect                             |    12|
|867   |            Part_Of_Zero_Carry_Start                                              |MB_MUXCY_143                            |     1|
|868   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                              |MB_MUXCY_144                            |     1|
|869   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                              |MB_MUXCY_145                            |     1|
|870   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                              |MB_MUXCY_146                            |     1|
|871   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                              |MB_MUXCY_147                            |     1|
|872   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                              |MB_MUXCY_148                            |     1|
|873   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                              |MB_MUXCY_149                            |     1|
|874   |        Decode_I                                                                  |Decode                                  |   400|
|875   |          PreFetch_Buffer_I                                                       |PreFetch_Buffer                         |   153|
|876   |            \Buffer_DFFs[1].FDS_I                                                 |MB_FDS                                  |     2|
|877   |            \Buffer_DFFs[1].MUXCY_XOR_I                                           |MB_MUXCY_XORCY                          |     1|
|878   |            \Buffer_DFFs[2].FDS_I                                                 |MB_FDS_108                              |     1|
|879   |            \Buffer_DFFs[2].MUXCY_XOR_I                                           |MB_MUXCY_XORCY_109                      |     2|
|880   |            \Buffer_DFFs[3].FDS_I                                                 |MB_FDS_110                              |     1|
|881   |            \Buffer_DFFs[3].MUXCY_XOR_I                                           |MB_MUXCY_XORCY_111                      |     2|
|882   |            \PreFetch_Buffers[0].SRL16E_I                                         |MB_SRL16E                               |     6|
|883   |            \PreFetch_Buffers[10].SRL16E_I                                        |MB_SRL16E_112                           |     1|
|884   |            \PreFetch_Buffers[11].SRL16E_I                                        |MB_SRL16E_113                           |     4|
|885   |            \PreFetch_Buffers[12].SRL16E_I                                        |MB_SRL16E_114                           |     3|
|886   |            \PreFetch_Buffers[13].SRL16E_I                                        |MB_SRL16E_115                           |     1|
|887   |            \PreFetch_Buffers[14].SRL16E_I                                        |MB_SRL16E_116                           |     2|
|888   |            \PreFetch_Buffers[15].SRL16E_I                                        |MB_SRL16E_117                           |     1|
|889   |            \PreFetch_Buffers[16].SRL16E_I                                        |MB_SRL16E_118                           |    18|
|890   |            \PreFetch_Buffers[17].SRL16E_I                                        |MB_SRL16E_119                           |     2|
|891   |            \PreFetch_Buffers[18].SRL16E_I                                        |MB_SRL16E_120                           |     2|
|892   |            \PreFetch_Buffers[19].SRL16E_I                                        |MB_SRL16E_121                           |     2|
|893   |            \PreFetch_Buffers[1].SRL16E_I                                         |MB_SRL16E_122                           |    18|
|894   |            \PreFetch_Buffers[20].SRL16E_I                                        |MB_SRL16E_123                           |     6|
|895   |            \PreFetch_Buffers[21].SRL16E_I                                        |MB_SRL16E_124                           |     2|
|896   |            \PreFetch_Buffers[22].SRL16E_I                                        |MB_SRL16E_125                           |     3|
|897   |            \PreFetch_Buffers[23].SRL16E_I                                        |MB_SRL16E_126                           |     2|
|898   |            \PreFetch_Buffers[24].SRL16E_I                                        |MB_SRL16E_127                           |     3|
|899   |            \PreFetch_Buffers[25].SRL16E_I                                        |MB_SRL16E_128                           |     3|
|900   |            \PreFetch_Buffers[26].SRL16E_I                                        |MB_SRL16E_129                           |     4|
|901   |            \PreFetch_Buffers[27].SRL16E_I                                        |MB_SRL16E_130                           |     3|
|902   |            \PreFetch_Buffers[28].SRL16E_I                                        |MB_SRL16E_131                           |     4|
|903   |            \PreFetch_Buffers[29].SRL16E_I                                        |MB_SRL16E_132                           |     5|
|904   |            \PreFetch_Buffers[2].SRL16E_I                                         |MB_SRL16E_133                           |     3|
|905   |            \PreFetch_Buffers[30].SRL16E_I                                        |MB_SRL16E_134                           |     3|
|906   |            \PreFetch_Buffers[31].SRL16E_I                                        |MB_SRL16E_135                           |     6|
|907   |            \PreFetch_Buffers[3].SRL16E_I                                         |MB_SRL16E_136                           |     3|
|908   |            \PreFetch_Buffers[4].SRL16E_I                                         |MB_SRL16E_137                           |    11|
|909   |            \PreFetch_Buffers[5].SRL16E_I                                         |MB_SRL16E_138                           |     4|
|910   |            \PreFetch_Buffers[6].SRL16E_I                                         |MB_SRL16E_139                           |     3|
|911   |            \PreFetch_Buffers[7].SRL16E_I                                         |MB_SRL16E_140                           |     2|
|912   |            \PreFetch_Buffers[8].SRL16E_I                                         |MB_SRL16E_141                           |     4|
|913   |            \PreFetch_Buffers[9].SRL16E_I                                         |MB_SRL16E_142                           |     3|
|914   |            of_valid_FDR_I                                                        |MB_FDR                                  |     6|
|915   |          \Using_FPGA.ALU_Carry_FDRE                                              |MB_FDRE_79                              |     1|
|916   |          \Using_FPGA.ALU_Carry_MUXCY                                             |MB_MUXCY_80                             |     1|
|917   |          \Using_FPGA.ALU_OP0_FDRE                                                |MB_FDRE_81                              |     1|
|918   |          \Using_FPGA.ALU_OP1_FDRE                                                |MB_FDRE_82                              |     1|
|919   |          \Using_FPGA.Correct_Carry_MUXCY                                         |MB_MUXCY_83                             |     4|
|920   |          \Using_FPGA.Force1_FDRE                                                 |MB_FDRE_84                              |     1|
|921   |          \Using_FPGA.Force2_FDRE                                                 |MB_FDRE_85                              |     1|
|922   |          \Using_FPGA.Force_Val1_FDRE                                             |MB_FDRE_86                              |     1|
|923   |          \Using_FPGA.Force_Val2_FDRSE                                            |MB_FDRSE_87                             |     1|
|924   |          \Using_FPGA.I_correct_Carry_Select                                      |MB_LUT4__parameterized9                 |     1|
|925   |          \Using_FPGA.Intr_Carry_MUXCY                                            |MB_MUXCY_88                             |     1|
|926   |          \Using_FPGA.MULT_AND_I                                                  |MB_MULT_AND                             |     1|
|927   |          \Using_FPGA.MUXCY_JUMP_CARRY                                            |MB_MUXCY_89                             |     1|
|928   |          \Using_FPGA.MUXCY_JUMP_CARRY2                                           |MB_MUXCY_90                             |     1|
|929   |          \Using_FPGA.MUXCY_JUMP_CARRY3                                           |MB_MUXCY_91                             |     8|
|930   |          \Using_FPGA.New_Carry_MUXCY                                             |MB_MUXCY_92                             |     2|
|931   |          \Using_FPGA.OpSel1_SPR_Select_LUT_1                                     |MB_LUT4__parameterized1                 |     1|
|932   |          \Using_FPGA.OpSel1_SPR_Select_LUT_2                                     |MB_LUT4__parameterized3                 |     1|
|933   |          \Using_FPGA.OpSel1_SPR_Select_LUT_3                                     |MB_LUT3                                 |     1|
|934   |          \Using_FPGA.OpSel1_SPR_Select_LUT_4                                     |MB_LUT3__parameterized1                 |     1|
|935   |          \Using_FPGA.Reg_Test_Equal_FDSE                                         |MB_FDSE                                 |     1|
|936   |          \Using_FPGA.Reg_Test_Equal_N_FDRE                                       |MB_FDRE_93                              |     1|
|937   |          \Using_FPGA.Res_Forward1_LUT1                                           |MB_LUT4__parameterized5                 |     1|
|938   |          \Using_FPGA.Res_Forward1_LUT2                                           |MB_LUT4__parameterized5_94              |     1|
|939   |          \Using_FPGA.Res_Forward1_LUT3                                           |MB_LUT3__parameterized3                 |     1|
|940   |          \Using_FPGA.Res_Forward1_LUT4                                           |MB_LUT4__parameterized7                 |     1|
|941   |          \Using_FPGA.Res_Forward2_LUT1                                           |MB_LUT4__parameterized5_95              |     1|
|942   |          \Using_FPGA.Res_Forward2_LUT2                                           |MB_LUT4__parameterized5_96              |     1|
|943   |          \Using_FPGA.Res_Forward2_LUT3                                           |MB_LUT3__parameterized3_97              |     1|
|944   |          \Using_FPGA.Res_Forward2_LUT4                                           |MB_LUT4__parameterized7_98              |     1|
|945   |          \Using_FPGA.Use_Reg_Neg_DI_FDRE                                         |MB_FDRE_99                              |     1|
|946   |          \Using_FPGA.Use_Reg_Neg_S_FDRE                                          |MB_FDRE_100                             |     1|
|947   |          \Using_FPGA.clean_iReady_MuxCY                                          |MB_MUXCY_101                            |     1|
|948   |          \Using_FPGA.force_di1_LUT3                                              |MB_LUT3__parameterized5                 |     1|
|949   |          \Using_FPGA.force_di2_LUT4                                              |MB_LUT4__parameterized11                |     1|
|950   |          \Using_FPGA.force_jump1_LUT3                                            |MB_LUT3__parameterized5_102             |     1|
|951   |          \Using_FPGA.force_jump2_LUT4                                            |MB_LUT4__parameterized3_103             |     1|
|952   |          \Using_FPGA.iFetch_MuxCY_1                                              |MB_MUXCY_104                            |     1|
|953   |          \Using_FPGA.iFetch_MuxCY_2                                              |MB_MUXCY_105                            |     4|
|954   |          \Using_FPGA.iFetch_MuxCY_3                                              |MB_MUXCY_106                            |     2|
|955   |          \Using_FPGA.of_PipeRun_MuxCY_1                                          |MB_MUXCY_107                            |    16|
|956   |          \Using_FPGA.of_PipeRun_Select_LUT5                                      |MB_LUT5                                 |     1|
|957   |          \Using_FPGA.of_PipeRun_without_dready_LUT5                              |MB_LUT5__parameterized1                 |     1|
|958   |          write_Reg_I_LUT                                                         |MB_LUT4                                 |     2|
|959   |        \Implement_Debug_Logic.Master_Core.Debug_Area                             |Debug                                   |   459|
|960   |          \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                |MB_FDRSE                                |     6|
|961   |          \Area_Debug_Control.Stop_CPU_FDRSE                                      |MB_FDRSE_37                             |     3|
|962   |          \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                              |MB_FDRSE_38                             |    35|
|963   |          \Serial_Dbg_Intf.SRL16E_1                                               |MB_SRL16E__parameterized2               |     1|
|964   |          \Serial_Dbg_Intf.SRL16E_2                                               |MB_SRL16E__parameterized4               |     1|
|965   |          \Serial_Dbg_Intf.SRL16E_3                                               |MB_SRL16E__parameterized12              |     1|
|966   |          \Serial_Dbg_Intf.SRL16E_4                                               |MB_SRL16E__parameterized14              |     6|
|967   |          \Serial_Dbg_Intf.SRL16E_7                                               |MB_SRL16E__parameterized4_39            |     1|
|968   |          \Serial_Dbg_Intf.SRL16E_8                                               |MB_SRL16E__parameterized4_40            |     1|
|969   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                  |MB_SRL16E__parameterized6               |     1|
|970   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                  |MB_SRL16E__parameterized8               |     2|
|971   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                  |MB_SRL16E__parameterized4_41            |     1|
|972   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                  |MB_SRL16E__parameterized10              |     1|
|973   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                  |MB_SRL16E__parameterized6_42            |     1|
|974   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                  |MB_SRL16E__parameterized8_43            |     2|
|975   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                  |MB_SRL16E__parameterized4_44            |     1|
|976   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                  |MB_SRL16E__parameterized10_45           |     1|
|977   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                       |mb_sync_bit__parameterized2             |     1|
|978   |          \Serial_Dbg_Intf.sync_dbg_hit                                           |mb_sync_vec                             |     2|
|979   |            \sync_bits[0].sync_bit                                                |mb_sync_bit__parameterized2_78          |     2|
|980   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                        |mb_sync_bit__parameterized4             |     2|
|981   |          \Serial_Dbg_Intf.sync_pause                                             |mb_sync_bit__parameterized2_46          |     1|
|982   |          \Serial_Dbg_Intf.sync_running_clock                                     |mb_sync_bit__parameterized2_47          |     1|
|983   |          \Serial_Dbg_Intf.sync_sample                                            |mb_sync_vec__parameterized1             |    30|
|984   |            \sync_bits[0].sync_bit                                                |mb_sync_bit_68                          |     3|
|985   |            \sync_bits[1].sync_bit                                                |mb_sync_bit_69                          |     3|
|986   |            \sync_bits[2].sync_bit                                                |mb_sync_bit_70                          |     5|
|987   |            \sync_bits[3].sync_bit                                                |mb_sync_bit_71                          |     3|
|988   |            \sync_bits[4].sync_bit                                                |mb_sync_bit_72                          |     3|
|989   |            \sync_bits[5].sync_bit                                                |mb_sync_bit_73                          |     3|
|990   |            \sync_bits[6].sync_bit                                                |mb_sync_bit_74                          |     3|
|991   |            \sync_bits[7].sync_bit                                                |mb_sync_bit_75                          |     3|
|992   |            \sync_bits[8].sync_bit                                                |mb_sync_bit_76                          |     2|
|993   |            \sync_bits[9].sync_bit                                                |mb_sync_bit_77                          |     2|
|994   |          \Serial_Dbg_Intf.sync_sleep                                             |mb_sync_bit__parameterized2_48          |     1|
|995   |          \Serial_Dbg_Intf.sync_stop_CPU                                          |mb_sync_bit__parameterized2_49          |     1|
|996   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I   |address_hit                             |    21|
|997   |            \Compare[0].MUXCY_I                                                   |MB_MUXCY_52                             |     1|
|998   |            \Compare[0].SRLC16E_I                                                 |MB_SRLC16E                              |     4|
|999   |            \Compare[1].MUXCY_I                                                   |MB_MUXCY_53                             |     1|
|1000  |            \Compare[1].SRLC16E_I                                                 |MB_SRLC16E_54                           |     1|
|1001  |            \Compare[2].MUXCY_I                                                   |MB_MUXCY_55                             |     1|
|1002  |            \Compare[2].SRLC16E_I                                                 |MB_SRLC16E_56                           |     1|
|1003  |            \Compare[3].MUXCY_I                                                   |MB_MUXCY_57                             |     1|
|1004  |            \Compare[3].SRLC16E_I                                                 |MB_SRLC16E_58                           |     1|
|1005  |            \Compare[4].MUXCY_I                                                   |MB_MUXCY_59                             |     1|
|1006  |            \Compare[4].SRLC16E_I                                                 |MB_SRLC16E_60                           |     1|
|1007  |            \Compare[5].MUXCY_I                                                   |MB_MUXCY_61                             |     1|
|1008  |            \Compare[5].SRLC16E_I                                                 |MB_SRLC16E_62                           |     1|
|1009  |            \Compare[6].MUXCY_I                                                   |MB_MUXCY_63                             |     1|
|1010  |            \Compare[6].SRLC16E_I                                                 |MB_SRLC16E_64                           |     1|
|1011  |            \Compare[7].MUXCY_I                                                   |MB_MUXCY_65                             |     1|
|1012  |            \Compare[7].SRLC16E_I                                                 |MB_SRLC16E_66                           |     1|
|1013  |            \The_First_BreakPoints.MUXCY_Post                                     |MB_MUXCY_67                             |     2|
|1014  |          sync_trig_ack_in_0                                                      |mb_sync_bit__parameterized4_50          |     2|
|1015  |          sync_trig_out_0                                                         |mb_sync_bit__parameterized4_51          |     3|
|1016  |        \Using_DCache.Using_WriteThrough.DCache_I1                                |DCache                                  |   516|
|1017  |          Data_Memory                                                             |RAM_Module__parameterized5              |    98|
|1018  |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36__parameterized1_35            |    49|
|1019  |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36__parameterized1_36            |    49|
|1020  |          Tag_Memory                                                              |RAM_Module__parameterized3              |     7|
|1021  |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36_34                            |     7|
|1022  |          \Using_FPGA_FSL_2.Cache_hit_MUXCY                                       |MB_MUXCY_13                             |     2|
|1023  |          \Using_FPGA_FSL_2.DReady_MUXCY                                          |MB_MUXCY_14                             |     4|
|1024  |          \Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or  |carry_or_15                             |     2|
|1025  |            MUXCY_I                                                               |MB_MUXCY_33                             |     2|
|1026  |          \Using_FPGA_FSL_2.cache_valid_bit_detect_I1                             |cache_valid_bit_detect_16               |     3|
|1027  |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and          |carry_and_31                            |     2|
|1028  |              MUXCY_I                                                             |MB_MUXCY_32                             |     2|
|1029  |          \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                    |Cache_Interface__parameterized1         |   248|
|1030  |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                    |MB_FDSE__parameterized1                 |     2|
|1031  |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                     |MB_LUT6__parameterized3                 |     1|
|1032  |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                    |MB_FDSE__parameterized1_25              |     2|
|1033  |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                     |MB_LUT6__parameterized3_26              |     1|
|1034  |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                    |MB_FDSE__parameterized1_27              |     4|
|1035  |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                     |MB_LUT6__parameterized3_28              |     1|
|1036  |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                    |MB_FDSE__parameterized1_29              |     4|
|1037  |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                     |MB_LUT6__parameterized3_30              |     2|
|1038  |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                               |MB_FDRE                                 |    18|
|1039  |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                                |MB_LUT6__parameterized5                 |     1|
|1040  |          tag_hit_comparator                                                      |comparator_17                           |    14|
|1041  |            \Comp_Carry_Chain[0].MUXCY_I                                          |MB_MUXCY_18                             |     1|
|1042  |            \Comp_Carry_Chain[1].MUXCY_I                                          |MB_MUXCY_19                             |     1|
|1043  |            \Comp_Carry_Chain[2].MUXCY_I                                          |MB_MUXCY_20                             |     1|
|1044  |            \Comp_Carry_Chain[3].MUXCY_I                                          |MB_MUXCY_21                             |     1|
|1045  |            \Comp_Carry_Chain[4].MUXCY_I                                          |MB_MUXCY_22                             |     1|
|1046  |            \Comp_Carry_Chain[5].MUXCY_I                                          |MB_MUXCY_23                             |     8|
|1047  |            \Using_Extra_Carry.MUXCY_EXTRA_I                                      |MB_MUXCY_24                             |     1|
|1048  |        \Using_Ext_Databus.DAXI_Interface_I1                                      |DAXI_interface                          |   108|
|1049  |        \Using_ICache.ICache_I1                                                   |Icache                                  |   360|
|1050  |          Cache_Interface_I1                                                      |Cache_Interface                         |   105|
|1051  |          Data_RAM_Module                                                         |RAM_Module__parameterized1              |    66|
|1052  |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36__parameterized1               |    33|
|1053  |            \Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                   |MB_RAMB36__parameterized1_12            |    33|
|1054  |          Tag_RAM_Module                                                          |RAM_Module                              |     3|
|1055  |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                   |MB_RAMB36                               |     3|
|1056  |          \Using_FPGA_FSL_1.tag_hit_comparator                                    |comparator                              |    16|
|1057  |            \Comp_Carry_Chain[0].MUXCY_I                                          |MB_MUXCY_5                              |     1|
|1058  |            \Comp_Carry_Chain[1].MUXCY_I                                          |MB_MUXCY_6                              |     1|
|1059  |            \Comp_Carry_Chain[2].MUXCY_I                                          |MB_MUXCY_7                              |     1|
|1060  |            \Comp_Carry_Chain[3].MUXCY_I                                          |MB_MUXCY_8                              |     1|
|1061  |            \Comp_Carry_Chain[4].MUXCY_I                                          |MB_MUXCY_9                              |     1|
|1062  |            \Comp_Carry_Chain[5].MUXCY_I                                          |MB_MUXCY_10                             |     5|
|1063  |            \Using_Extra_Carry.MUXCY_EXTRA_I                                      |MB_MUXCY_11                             |     1|
|1064  |          \Using_XX_Access_Part2.carry_or_I1                                      |carry_or_2                              |     3|
|1065  |            MUXCY_I                                                               |MB_MUXCY_4                              |     3|
|1066  |          cache_valid_bit_detect_I1                                               |cache_valid_bit_detect                  |     1|
|1067  |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and          |carry_and                               |     1|
|1068  |              MUXCY_I                                                             |MB_MUXCY_3                              |     1|
|1069  |        \Using_ICache.combined_carry_or_I                                         |carry_or                                |     2|
|1070  |          MUXCY_I                                                                 |MB_MUXCY                                |     2|
|1071  |      Reset_DFF                                                                   |mb_sync_bit                             |     2|
|1072  |      \Using_Async_Wakeup_0.Wakeup_DFF                                            |mb_sync_bit_0                           |     2|
|1073  |      \Using_Async_Wakeup_1.Wakeup_DFF                                            |mb_sync_bit_1                           |     2|
+------+----------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.688 ; gain = 545.590 ; free physical = 121 ; free virtual = 2284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9953 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 1760.688 ; gain = 265.363 ; free physical = 179 ; free virtual = 2341
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:53 . Memory (MB): peak = 1760.695 ; gain = 545.590 ; free physical = 180 ; free virtual = 2342
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 68 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
368 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 1768.691 ; gain = 565.309 ; free physical = 181 ; free virtual = 2345
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/microblaze_arm_microblaze_0_5.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.srcs/sources_1/bd/microblaze_arm/ip/microblaze_arm_microblaze_0_5/microblaze_arm_microblaze_0_5.xci
INFO: [Coretcl 2-1174] Renamed 1072 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/lais/Documentos/ROB307/rob_307/hw_arm_microblaze/hw_arm_microblaze.runs/microblaze_arm_microblaze_0_5_synth_1/microblaze_arm_microblaze_0_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_arm_microblaze_0_5_utilization_synth.rpt -pb microblaze_arm_microblaze_0_5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1784.699 ; gain = 0.000 ; free physical = 172 ; free virtual = 2344
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 00:17:03 2018...
