Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Apr 15 21:13:26 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Switch_0_IBUF
   Switch_1_IBUF
   Switch_2_IBUF
   Switch_3_IBUF


