INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/heera/early_late_bitsync/early_late_bitsync.srcs/sources_1/new/early_late_bitsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module early_late_bitsync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/heera/early_late_bitsync/early_late_bitsync.srcs/sim_1/new/tb_early_late.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_early_late
