\hypertarget{group__PORT__Peripheral__Access__Layer}{}\section{P\+O\+RT Peripheral Access Layer}
\label{group__PORT__Peripheral__Access__Layer}\index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__PORT__Register__Accessor__Macros}{P\+O\+R\+T -\/ Register accessor macros}
\item 
\hyperlink{group__PORT__Register__Masks}{P\+O\+R\+T Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}~(0x40049000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA})\hypertarget{group__PORT__Peripheral__Access__Layer_gaa18ec7594fe603225220ec6eda4a19ce}{}\label{group__PORT__Peripheral__Access__Layer_gaa18ec7594fe603225220ec6eda4a19ce}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}~(0x4004\+A000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB})\hypertarget{group__PORT__Peripheral__Access__Layer_ga585b4782d1ceb44492289af0019480f9}{}\label{group__PORT__Peripheral__Access__Layer_ga585b4782d1ceb44492289af0019480f9}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}~(0x4004\+B000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC})\hypertarget{group__PORT__Peripheral__Access__Layer_ga03c740cdda17711afafc932723871474}{}\label{group__PORT__Peripheral__Access__Layer_ga03c740cdda17711afafc932723871474}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}~(0x4004\+C000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+D\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD})\hypertarget{group__PORT__Peripheral__Access__Layer_ga7f5a263751543810ebfdbde278383276}{}\label{group__PORT__Peripheral__Access__Layer_ga7f5a263751543810ebfdbde278383276}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}~(0x4004\+D000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE})\hypertarget{group__PORT__Peripheral__Access__Layer_gab166fe285bbb15b52de610f408fe25d3}{}\label{group__PORT__Peripheral__Access__Layer_gab166fe285bbb15b52de610f408fe25d3}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga80b01d00368494b63dd2a67eda52b241}{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga54ff5179f8acaef2e1683cedfc0ef453}{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE} \}
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga442cafa4ce211d588393a5f2954198bb}{P\+O\+R\+T\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{P\+O\+R\+T\+A\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3}{P\+O\+R\+T\+B\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8}{P\+O\+R\+T\+C\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487}{P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98}{P\+O\+R\+T\+E\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}~(0x40049000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA})\hypertarget{group__PORT__Peripheral__Access__Layer_gaa18ec7594fe603225220ec6eda4a19ce}{}\label{group__PORT__Peripheral__Access__Layer_gaa18ec7594fe603225220ec6eda4a19ce}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}~(0x4004\+A000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB})\hypertarget{group__PORT__Peripheral__Access__Layer_ga585b4782d1ceb44492289af0019480f9}{}\label{group__PORT__Peripheral__Access__Layer_ga585b4782d1ceb44492289af0019480f9}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}~(0x4004\+B000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC})\hypertarget{group__PORT__Peripheral__Access__Layer_ga03c740cdda17711afafc932723871474}{}\label{group__PORT__Peripheral__Access__Layer_ga03c740cdda17711afafc932723871474}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}~(0x4004\+C000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+D\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD})\hypertarget{group__PORT__Peripheral__Access__Layer_ga7f5a263751543810ebfdbde278383276}{}\label{group__PORT__Peripheral__Access__Layer_ga7f5a263751543810ebfdbde278383276}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}~(0x4004\+D000u)
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE}~((\hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$)\hyperlink{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries P\+O\+R\+T\+E\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE})\hypertarget{group__PORT__Peripheral__Access__Layer_gab166fe285bbb15b52de610f408fe25d3}{}\label{group__PORT__Peripheral__Access__Layer_gab166fe285bbb15b52de610f408fe25d3}

\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga80b01d00368494b63dd2a67eda52b241}{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga54ff5179f8acaef2e1683cedfc0ef453}{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{P\+O\+R\+TA}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{P\+O\+R\+TB}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{P\+O\+R\+TC}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{P\+O\+R\+TD}, \hyperlink{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{P\+O\+R\+TE} \}
\item 
\#define \hyperlink{group__PORT__Peripheral__Access__Layer_ga442cafa4ce211d588393a5f2954198bb}{P\+O\+R\+T\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947}{P\+O\+R\+T\+A\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3}{P\+O\+R\+T\+B\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ac2d6d1282b1f13f862f0edc2cc8cb7a8}{P\+O\+R\+T\+C\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a2ea8b825cd02e7a878084df883934487}{P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}, \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a0d32debde624b9eadf84bc82d31b6d98}{P\+O\+R\+T\+E\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$ {\bfseries P\+O\+R\+T\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__PORT__Peripheral__Access__Layer_gaa0db94574a8e9a7d7de23f9fbecb0347}{}\label{group__PORT__Peripheral__Access__Layer_gaa0db94574a8e9a7d7de23f9fbecb0347}

\item 
typedef struct \hyperlink{structPORT__Type}{P\+O\+R\+T\+\_\+\+Type} $\ast$ {\bfseries P\+O\+R\+T\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__PORT__Peripheral__Access__Layer_gaa0db94574a8e9a7d7de23f9fbecb0347}{}\label{group__PORT__Peripheral__Access__Layer_gaa0db94574a8e9a7d7de23f9fbecb0347}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{PORT_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+E\+\_\+\+B\+A\+SE} \}}\hypertarget{group__PORT__Peripheral__Access__Layer_ga80b01d00368494b63dd2a67eda52b241}{}\label{group__PORT__Peripheral__Access__Layer_ga80b01d00368494b63dd2a67eda52b241}
Array initializer of P\+O\+RT peripheral base addresses \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{PORT_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}, {\bf P\+O\+R\+T\+E\+\_\+\+B\+A\+SE} \}}\hypertarget{group__PORT__Peripheral__Access__Layer_ga80b01d00368494b63dd2a67eda52b241}{}\label{group__PORT__Peripheral__Access__Layer_ga80b01d00368494b63dd2a67eda52b241}
Array initializer of P\+O\+RT peripheral base addresses \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{PORT_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf P\+O\+R\+TA}, {\bf P\+O\+R\+TB}, {\bf P\+O\+R\+TC}, {\bf P\+O\+R\+TD}, {\bf P\+O\+R\+TE} \}}\hypertarget{group__PORT__Peripheral__Access__Layer_ga54ff5179f8acaef2e1683cedfc0ef453}{}\label{group__PORT__Peripheral__Access__Layer_ga54ff5179f8acaef2e1683cedfc0ef453}
Array initializer of P\+O\+RT peripheral base pointers \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{PORT_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf P\+O\+R\+TA}, {\bf P\+O\+R\+TB}, {\bf P\+O\+R\+TC}, {\bf P\+O\+R\+TD}, {\bf P\+O\+R\+TE} \}}\hypertarget{group__PORT__Peripheral__Access__Layer_ga54ff5179f8acaef2e1683cedfc0ef453}{}\label{group__PORT__Peripheral__Access__Layer_ga54ff5179f8acaef2e1683cedfc0ef453}
Array initializer of P\+O\+RT peripheral base pointers \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+\_\+\+I\+R\+QS@{P\+O\+R\+T\+\_\+\+I\+R\+QS}}
\index{P\+O\+R\+T\+\_\+\+I\+R\+QS@{P\+O\+R\+T\+\_\+\+I\+R\+QS}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+I\+R\+QS}{PORT_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+I\+R\+QS~\{ {\bf P\+O\+R\+T\+A\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+B\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+C\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+E\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__PORT__Peripheral__Access__Layer_ga442cafa4ce211d588393a5f2954198bb}{}\label{group__PORT__Peripheral__Access__Layer_ga442cafa4ce211d588393a5f2954198bb}
Interrupt vectors for the P\+O\+RT peripheral type \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+\_\+\+I\+R\+QS@{P\+O\+R\+T\+\_\+\+I\+R\+QS}}
\index{P\+O\+R\+T\+\_\+\+I\+R\+QS@{P\+O\+R\+T\+\_\+\+I\+R\+QS}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+\_\+\+I\+R\+QS}{PORT_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+\_\+\+I\+R\+QS~\{ {\bf P\+O\+R\+T\+A\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+B\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+C\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+D\+\_\+\+I\+R\+Qn}, {\bf P\+O\+R\+T\+E\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__PORT__Peripheral__Access__Layer_ga442cafa4ce211d588393a5f2954198bb}{}\label{group__PORT__Peripheral__Access__Layer_ga442cafa4ce211d588393a5f2954198bb}
Interrupt vectors for the P\+O\+RT peripheral type \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TA@{P\+O\+R\+TA}}
\index{P\+O\+R\+TA@{P\+O\+R\+TA}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TA}{PORTA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TA~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{}\label{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}
Peripheral P\+O\+R\+TA base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TA@{P\+O\+R\+TA}}
\index{P\+O\+R\+TA@{P\+O\+R\+TA}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TA}{PORTA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TA~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+A\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}{}\label{group__PORT__Peripheral__Access__Layer_ga7c8a7f98a98d8cb125dd57a66720ab30}
Peripheral P\+O\+R\+TA base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+A\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}{PORTA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+A\+\_\+\+B\+A\+SE~(0x40049000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{}\label{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}
Peripheral P\+O\+R\+TA base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+A\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+A\+\_\+\+B\+A\+SE}{PORTA_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+A\+\_\+\+B\+A\+SE~(0x40049000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}{}\label{group__PORT__Peripheral__Access__Layer_gae3d20f730f9619aabbf94e2efd1de34c}
Peripheral P\+O\+R\+TA base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TB@{P\+O\+R\+TB}}
\index{P\+O\+R\+TB@{P\+O\+R\+TB}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TB}{PORTB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TB~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+B\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{}\label{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}
Peripheral P\+O\+R\+TB base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TB@{P\+O\+R\+TB}}
\index{P\+O\+R\+TB@{P\+O\+R\+TB}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TB}{PORTB}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TB~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+B\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}{}\label{group__PORT__Peripheral__Access__Layer_ga09a0c85cd3da09d9cdf63a5ac4c39f77}
Peripheral P\+O\+R\+TB base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+B\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}{PORTB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+B\+\_\+\+B\+A\+SE~(0x4004\+A000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{}\label{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}
Peripheral P\+O\+R\+TB base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+B\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+B\+\_\+\+B\+A\+SE}{PORTB_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+B\+\_\+\+B\+A\+SE~(0x4004\+A000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}{}\label{group__PORT__Peripheral__Access__Layer_ga2a668049a5e6c09cf6a7164ffca38a7e}
Peripheral P\+O\+R\+TB base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TC@{P\+O\+R\+TC}}
\index{P\+O\+R\+TC@{P\+O\+R\+TC}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TC}{PORTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TC~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{}\label{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}
Peripheral P\+O\+R\+TC base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TC@{P\+O\+R\+TC}}
\index{P\+O\+R\+TC@{P\+O\+R\+TC}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TC}{PORTC}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TC~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+C\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}{}\label{group__PORT__Peripheral__Access__Layer_ga68fea88642279a70246e026e7221b0a5}
Peripheral P\+O\+R\+TC base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+C\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}{PORTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+C\+\_\+\+B\+A\+SE~(0x4004\+B000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{}\label{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}
Peripheral P\+O\+R\+TC base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+C\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+C\+\_\+\+B\+A\+SE}{PORTC_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+C\+\_\+\+B\+A\+SE~(0x4004\+B000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}{}\label{group__PORT__Peripheral__Access__Layer_ga0018f0edf7f8030868f9cc791275378d}
Peripheral P\+O\+R\+TC base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TD@{P\+O\+R\+TD}}
\index{P\+O\+R\+TD@{P\+O\+R\+TD}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TD}{PORTD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TD~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+D\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{}\label{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}
Peripheral P\+O\+R\+TD base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TD@{P\+O\+R\+TD}}
\index{P\+O\+R\+TD@{P\+O\+R\+TD}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TD}{PORTD}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TD~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+D\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}{}\label{group__PORT__Peripheral__Access__Layer_ga3e6a2517db4f9cb7c9037adf0aefe79b}
Peripheral P\+O\+R\+TD base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+D\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}{PORTD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+D\+\_\+\+B\+A\+SE~(0x4004\+C000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{}\label{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}
Peripheral P\+O\+R\+TD base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+D\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+D\+\_\+\+B\+A\+SE}{PORTD_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+D\+\_\+\+B\+A\+SE~(0x4004\+C000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}{}\label{group__PORT__Peripheral__Access__Layer_gab88c980d0129f396683260eb978daf15}
Peripheral P\+O\+R\+TD base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TE@{P\+O\+R\+TE}}
\index{P\+O\+R\+TE@{P\+O\+R\+TE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TE}{PORTE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TE~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+E\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{}\label{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}
Peripheral P\+O\+R\+TE base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+TE@{P\+O\+R\+TE}}
\index{P\+O\+R\+TE@{P\+O\+R\+TE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+TE}{PORTE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+TE~(({\bf P\+O\+R\+T\+\_\+\+Type} $\ast$){\bf P\+O\+R\+T\+E\+\_\+\+B\+A\+SE})}\hypertarget{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}{}\label{group__PORT__Peripheral__Access__Layer_ga7e2386d3b1084b5b875ae3696f550ba9}
Peripheral P\+O\+R\+TE base pointer \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+E\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}{PORTE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+E\+\_\+\+B\+A\+SE~(0x4004\+D000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{}\label{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}
Peripheral P\+O\+R\+TE base address \index{P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}!P\+O\+R\+T\+E\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}}
\index{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE@{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}!P\+O\+R\+T Peripheral Access Layer@{P\+O\+R\+T Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{P\+O\+R\+T\+E\+\_\+\+B\+A\+SE}{PORTE_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define P\+O\+R\+T\+E\+\_\+\+B\+A\+SE~(0x4004\+D000u)}\hypertarget{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}{}\label{group__PORT__Peripheral__Access__Layer_ga72d490d67d751071845b3532193b4b93}
Peripheral P\+O\+R\+TE base address 