#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c0dd5034a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c0dd5d3230 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7ff9c08b6018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c0dd5d3fb0_0 .net "clk", 0 0, o0x7ff9c08b6018;  0 drivers
o0x7ff9c08b6048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c0dd5d9270_0 .net "data_address", 31 0, o0x7ff9c08b6048;  0 drivers
o0x7ff9c08b6078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c0dd5d95a0_0 .net "data_read", 0 0, o0x7ff9c08b6078;  0 drivers
v0x55c0dd5da300_0 .var "data_readdata", 31 0;
o0x7ff9c08b60d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c0dd5dc930_0 .net "data_write", 0 0, o0x7ff9c08b60d8;  0 drivers
o0x7ff9c08b6108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c0dd5dd650_0 .net "data_writedata", 31 0, o0x7ff9c08b6108;  0 drivers
S_0x55c0dd5ad9f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7ff9c08b6258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c0dd5f4050_0 .net "instr_address", 31 0, o0x7ff9c08b6258;  0 drivers
v0x55c0dd5f4150_0 .var "instr_readdata", 31 0;
S_0x55c0dd5c02e0 .scope module, "multu_tb" "multu_tb" 5 1;
 .timescale 0 0;
v0x55c0dd602500_0 .net "active", 0 0, L_0x55c0dd61c860;  1 drivers
v0x55c0dd6025c0_0 .var "clk", 0 0;
v0x55c0dd602660_0 .var "clk_enable", 0 0;
v0x55c0dd602750_0 .net "data_address", 31 0, L_0x55c0dd61a430;  1 drivers
v0x55c0dd6027f0_0 .net "data_read", 0 0, L_0x55c0dd617fb0;  1 drivers
v0x55c0dd6028e0_0 .var "data_readdata", 31 0;
v0x55c0dd6029b0_0 .net "data_write", 0 0, L_0x55c0dd617dd0;  1 drivers
v0x55c0dd602a80_0 .net "data_writedata", 31 0, L_0x55c0dd61a120;  1 drivers
v0x55c0dd602b50_0 .net "instr_address", 31 0, L_0x55c0dd61b790;  1 drivers
v0x55c0dd602cb0_0 .var "instr_readdata", 31 0;
v0x55c0dd602d50_0 .net "register_v0", 31 0, L_0x55c0dd61a0b0;  1 drivers
v0x55c0dd602e40_0 .var "reset", 0 0;
S_0x55c0dd5c06b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55c0dd5c02e0;
 .timescale 0 0;
v0x55c0dd5f4320_0 .var "expected", 63 0;
v0x55c0dd5f4420_0 .var "funct", 5 0;
v0x55c0dd5f4500_0 .var "i", 4 0;
v0x55c0dd5f45c0_0 .var "imm", 15 0;
v0x55c0dd5f46a0_0 .var "imm_instr", 31 0;
v0x55c0dd5f47d0_0 .var "opcode", 5 0;
v0x55c0dd5f48b0_0 .var "r_instr", 31 0;
v0x55c0dd5f4990_0 .var "rd", 4 0;
v0x55c0dd5f4a70_0 .var "rs", 4 0;
v0x55c0dd5f4b50_0 .var "rt", 4 0;
v0x55c0dd5f4c30_0 .var "shamt", 4 0;
v0x55c0dd5f4d10_0 .var "test", 31 0;
E_0x55c0dd54ce60 .event posedge, v0x55c0dd5f6bb0_0;
S_0x55c0dd5c0ae0 .scope module, "dut" "mips_cpu_harvard" 5 135, 6 1 0, S_0x55c0dd5c02e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c0dd5d3e90 .functor OR 1, L_0x55c0dd6137b0, L_0x55c0dd613a30, C4<0>, C4<0>;
L_0x55c0dd5d9480 .functor BUFZ 1, L_0x55c0dd613210, C4<0>, C4<0>, C4<0>;
L_0x55c0dd5da1e0 .functor BUFZ 1, L_0x55c0dd6133b0, C4<0>, C4<0>, C4<0>;
L_0x55c0dd5dc790 .functor BUFZ 1, L_0x55c0dd6133b0, C4<0>, C4<0>, C4<0>;
L_0x55c0dd613f70 .functor AND 1, L_0x55c0dd613210, L_0x55c0dd614270, C4<1>, C4<1>;
L_0x55c0dd5dd530 .functor OR 1, L_0x55c0dd613f70, L_0x55c0dd613e50, C4<0>, C4<0>;
L_0x55c0dd57dfa0 .functor OR 1, L_0x55c0dd5dd530, L_0x55c0dd614080, C4<0>, C4<0>;
L_0x55c0dd614510 .functor OR 1, L_0x55c0dd57dfa0, L_0x55c0dd615b70, C4<0>, C4<0>;
L_0x55c0dd614620 .functor OR 1, L_0x55c0dd614510, L_0x55c0dd6152d0, C4<0>, C4<0>;
L_0x55c0dd6146e0 .functor BUFZ 1, L_0x55c0dd6134d0, C4<0>, C4<0>, C4<0>;
L_0x55c0dd6151c0 .functor AND 1, L_0x55c0dd614c30, L_0x55c0dd614f90, C4<1>, C4<1>;
L_0x55c0dd6152d0 .functor OR 1, L_0x55c0dd614930, L_0x55c0dd6151c0, C4<0>, C4<0>;
L_0x55c0dd615b70 .functor AND 1, L_0x55c0dd6156a0, L_0x55c0dd615950, C4<1>, C4<1>;
L_0x55c0dd616320 .functor OR 1, L_0x55c0dd615dc0, L_0x55c0dd6160e0, C4<0>, C4<0>;
L_0x55c0dd615430 .functor OR 1, L_0x55c0dd616890, L_0x55c0dd616b90, C4<0>, C4<0>;
L_0x55c0dd616a70 .functor AND 1, L_0x55c0dd6165a0, L_0x55c0dd615430, C4<1>, C4<1>;
L_0x55c0dd617390 .functor OR 1, L_0x55c0dd617020, L_0x55c0dd6172a0, C4<0>, C4<0>;
L_0x55c0dd617690 .functor OR 1, L_0x55c0dd617390, L_0x55c0dd6174a0, C4<0>, C4<0>;
L_0x55c0dd617840 .functor AND 1, L_0x55c0dd613210, L_0x55c0dd617690, C4<1>, C4<1>;
L_0x55c0dd6179f0 .functor AND 1, L_0x55c0dd613210, L_0x55c0dd617900, C4<1>, C4<1>;
L_0x55c0dd617d10 .functor AND 1, L_0x55c0dd613210, L_0x55c0dd6177a0, C4<1>, C4<1>;
L_0x55c0dd617fb0 .functor BUFZ 1, L_0x55c0dd5da1e0, C4<0>, C4<0>, C4<0>;
L_0x55c0dd618c40 .functor AND 1, L_0x55c0dd61c860, L_0x55c0dd614620, C4<1>, C4<1>;
L_0x55c0dd618d50 .functor OR 1, L_0x55c0dd6152d0, L_0x55c0dd615b70, C4<0>, C4<0>;
L_0x55c0dd61a120 .functor BUFZ 32, L_0x55c0dd619fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c0dd61a1e0 .functor BUFZ 32, L_0x55c0dd618f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c0dd61a330 .functor BUFZ 32, L_0x55c0dd619fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c0dd61a430 .functor BUFZ 32, v0x55c0dd5f5c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c0dd61b430 .functor AND 1, v0x55c0dd602660_0, L_0x55c0dd617840, C4<1>, C4<1>;
L_0x55c0dd61b4a0 .functor AND 1, L_0x55c0dd61b430, v0x55c0dd5ff690_0, C4<1>, C4<1>;
L_0x55c0dd61b790 .functor BUFZ 32, v0x55c0dd5f6c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c0dd61c860 .functor BUFZ 1, v0x55c0dd5ff690_0, C4<0>, C4<0>, C4<0>;
L_0x55c0dd61c9e0 .functor AND 1, v0x55c0dd602660_0, v0x55c0dd5ff690_0, C4<1>, C4<1>;
v0x55c0dd5f9990_0 .net *"_ivl_100", 31 0, L_0x55c0dd6154a0;  1 drivers
L_0x7ff9c086d498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5f9a90_0 .net *"_ivl_103", 25 0, L_0x7ff9c086d498;  1 drivers
L_0x7ff9c086d4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5f9b70_0 .net/2u *"_ivl_104", 31 0, L_0x7ff9c086d4e0;  1 drivers
v0x55c0dd5f9c30_0 .net *"_ivl_106", 0 0, L_0x55c0dd6156a0;  1 drivers
v0x55c0dd5f9cf0_0 .net *"_ivl_109", 5 0, L_0x55c0dd6158b0;  1 drivers
L_0x7ff9c086d528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5f9dd0_0 .net/2u *"_ivl_110", 5 0, L_0x7ff9c086d528;  1 drivers
v0x55c0dd5f9eb0_0 .net *"_ivl_112", 0 0, L_0x55c0dd615950;  1 drivers
v0x55c0dd5f9f70_0 .net *"_ivl_116", 31 0, L_0x55c0dd615cd0;  1 drivers
L_0x7ff9c086d570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa050_0 .net *"_ivl_119", 25 0, L_0x7ff9c086d570;  1 drivers
L_0x7ff9c086d0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa130_0 .net/2u *"_ivl_12", 5 0, L_0x7ff9c086d0a8;  1 drivers
L_0x7ff9c086d5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa210_0 .net/2u *"_ivl_120", 31 0, L_0x7ff9c086d5b8;  1 drivers
v0x55c0dd5fa2f0_0 .net *"_ivl_122", 0 0, L_0x55c0dd615dc0;  1 drivers
v0x55c0dd5fa3b0_0 .net *"_ivl_124", 31 0, L_0x55c0dd615ff0;  1 drivers
L_0x7ff9c086d600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa490_0 .net *"_ivl_127", 25 0, L_0x7ff9c086d600;  1 drivers
L_0x7ff9c086d648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa570_0 .net/2u *"_ivl_128", 31 0, L_0x7ff9c086d648;  1 drivers
v0x55c0dd5fa650_0 .net *"_ivl_130", 0 0, L_0x55c0dd6160e0;  1 drivers
v0x55c0dd5fa710_0 .net *"_ivl_134", 31 0, L_0x55c0dd6164b0;  1 drivers
L_0x7ff9c086d690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa900_0 .net *"_ivl_137", 25 0, L_0x7ff9c086d690;  1 drivers
L_0x7ff9c086d6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fa9e0_0 .net/2u *"_ivl_138", 31 0, L_0x7ff9c086d6d8;  1 drivers
v0x55c0dd5faac0_0 .net *"_ivl_140", 0 0, L_0x55c0dd6165a0;  1 drivers
v0x55c0dd5fab80_0 .net *"_ivl_143", 5 0, L_0x55c0dd6167f0;  1 drivers
L_0x7ff9c086d720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fac60_0 .net/2u *"_ivl_144", 5 0, L_0x7ff9c086d720;  1 drivers
v0x55c0dd5fad40_0 .net *"_ivl_146", 0 0, L_0x55c0dd616890;  1 drivers
v0x55c0dd5fae00_0 .net *"_ivl_149", 5 0, L_0x55c0dd616af0;  1 drivers
L_0x7ff9c086d768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5faee0_0 .net/2u *"_ivl_150", 5 0, L_0x7ff9c086d768;  1 drivers
v0x55c0dd5fafc0_0 .net *"_ivl_152", 0 0, L_0x55c0dd616b90;  1 drivers
v0x55c0dd5fb080_0 .net *"_ivl_155", 0 0, L_0x55c0dd615430;  1 drivers
v0x55c0dd5fb140_0 .net *"_ivl_159", 1 0, L_0x55c0dd616f30;  1 drivers
L_0x7ff9c086d0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fb220_0 .net/2u *"_ivl_16", 5 0, L_0x7ff9c086d0f0;  1 drivers
L_0x7ff9c086d7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fb300_0 .net/2u *"_ivl_160", 1 0, L_0x7ff9c086d7b0;  1 drivers
v0x55c0dd5fb3e0_0 .net *"_ivl_162", 0 0, L_0x55c0dd617020;  1 drivers
L_0x7ff9c086d7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fb4a0_0 .net/2u *"_ivl_164", 5 0, L_0x7ff9c086d7f8;  1 drivers
v0x55c0dd5fb580_0 .net *"_ivl_166", 0 0, L_0x55c0dd6172a0;  1 drivers
v0x55c0dd5fb640_0 .net *"_ivl_169", 0 0, L_0x55c0dd617390;  1 drivers
L_0x7ff9c086d840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fb700_0 .net/2u *"_ivl_170", 5 0, L_0x7ff9c086d840;  1 drivers
v0x55c0dd5fb7e0_0 .net *"_ivl_172", 0 0, L_0x55c0dd6174a0;  1 drivers
v0x55c0dd5fb8a0_0 .net *"_ivl_175", 0 0, L_0x55c0dd617690;  1 drivers
L_0x7ff9c086d888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fb960_0 .net/2u *"_ivl_178", 5 0, L_0x7ff9c086d888;  1 drivers
v0x55c0dd5fba40_0 .net *"_ivl_180", 0 0, L_0x55c0dd617900;  1 drivers
L_0x7ff9c086d8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fbb00_0 .net/2u *"_ivl_184", 5 0, L_0x7ff9c086d8d0;  1 drivers
v0x55c0dd5fbbe0_0 .net *"_ivl_186", 0 0, L_0x55c0dd6177a0;  1 drivers
L_0x7ff9c086d918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fbca0_0 .net/2u *"_ivl_190", 0 0, L_0x7ff9c086d918;  1 drivers
v0x55c0dd5fbd80_0 .net *"_ivl_20", 31 0, L_0x55c0dd613670;  1 drivers
L_0x7ff9c086d960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fbe60_0 .net/2u *"_ivl_200", 4 0, L_0x7ff9c086d960;  1 drivers
v0x55c0dd5fbf40_0 .net *"_ivl_203", 4 0, L_0x55c0dd6184d0;  1 drivers
v0x55c0dd5fc020_0 .net *"_ivl_205", 4 0, L_0x55c0dd6186f0;  1 drivers
v0x55c0dd5fc100_0 .net *"_ivl_206", 4 0, L_0x55c0dd618790;  1 drivers
v0x55c0dd5fc1e0_0 .net *"_ivl_213", 0 0, L_0x55c0dd618d50;  1 drivers
L_0x7ff9c086d9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fc2a0_0 .net/2u *"_ivl_214", 31 0, L_0x7ff9c086d9a8;  1 drivers
v0x55c0dd5fc380_0 .net *"_ivl_216", 31 0, L_0x55c0dd618e90;  1 drivers
v0x55c0dd5fc460_0 .net *"_ivl_218", 31 0, L_0x55c0dd619140;  1 drivers
v0x55c0dd5fc540_0 .net *"_ivl_220", 31 0, L_0x55c0dd6192d0;  1 drivers
v0x55c0dd5fc620_0 .net *"_ivl_222", 31 0, L_0x55c0dd619610;  1 drivers
L_0x7ff9c086d138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fc700_0 .net *"_ivl_23", 25 0, L_0x7ff9c086d138;  1 drivers
v0x55c0dd5fc7e0_0 .net *"_ivl_235", 0 0, L_0x55c0dd61b430;  1 drivers
L_0x7ff9c086dac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fc8a0_0 .net/2u *"_ivl_238", 31 0, L_0x7ff9c086dac8;  1 drivers
L_0x7ff9c086d180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fc980_0 .net/2u *"_ivl_24", 31 0, L_0x7ff9c086d180;  1 drivers
v0x55c0dd5fca60_0 .net *"_ivl_243", 15 0, L_0x55c0dd61b8f0;  1 drivers
v0x55c0dd5fcb40_0 .net *"_ivl_244", 17 0, L_0x55c0dd61bb60;  1 drivers
L_0x7ff9c086db10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fcc20_0 .net *"_ivl_247", 1 0, L_0x7ff9c086db10;  1 drivers
v0x55c0dd5fcd00_0 .net *"_ivl_250", 15 0, L_0x55c0dd61bca0;  1 drivers
L_0x7ff9c086db58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fcde0_0 .net *"_ivl_252", 1 0, L_0x7ff9c086db58;  1 drivers
v0x55c0dd5fcec0_0 .net *"_ivl_255", 0 0, L_0x55c0dd61c0b0;  1 drivers
L_0x7ff9c086dba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fcfa0_0 .net/2u *"_ivl_256", 13 0, L_0x7ff9c086dba0;  1 drivers
L_0x7ff9c086dbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fd080_0 .net/2u *"_ivl_258", 13 0, L_0x7ff9c086dbe8;  1 drivers
v0x55c0dd5fd570_0 .net *"_ivl_26", 0 0, L_0x55c0dd6137b0;  1 drivers
v0x55c0dd5fd630_0 .net *"_ivl_260", 13 0, L_0x55c0dd61c390;  1 drivers
v0x55c0dd5fd710_0 .net *"_ivl_28", 31 0, L_0x55c0dd613940;  1 drivers
L_0x7ff9c086d1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fd7f0_0 .net *"_ivl_31", 25 0, L_0x7ff9c086d1c8;  1 drivers
L_0x7ff9c086d210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fd8d0_0 .net/2u *"_ivl_32", 31 0, L_0x7ff9c086d210;  1 drivers
v0x55c0dd5fd9b0_0 .net *"_ivl_34", 0 0, L_0x55c0dd613a30;  1 drivers
v0x55c0dd5fda70_0 .net *"_ivl_4", 31 0, L_0x55c0dd6030b0;  1 drivers
v0x55c0dd5fdb50_0 .net *"_ivl_45", 2 0, L_0x55c0dd613d20;  1 drivers
L_0x7ff9c086d258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fdc30_0 .net/2u *"_ivl_46", 2 0, L_0x7ff9c086d258;  1 drivers
v0x55c0dd5fdd10_0 .net *"_ivl_51", 2 0, L_0x55c0dd613fe0;  1 drivers
L_0x7ff9c086d2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fddf0_0 .net/2u *"_ivl_52", 2 0, L_0x7ff9c086d2a0;  1 drivers
v0x55c0dd5fded0_0 .net *"_ivl_57", 0 0, L_0x55c0dd614270;  1 drivers
v0x55c0dd5fdf90_0 .net *"_ivl_59", 0 0, L_0x55c0dd613f70;  1 drivers
v0x55c0dd5fe050_0 .net *"_ivl_61", 0 0, L_0x55c0dd5dd530;  1 drivers
v0x55c0dd5fe110_0 .net *"_ivl_63", 0 0, L_0x55c0dd57dfa0;  1 drivers
v0x55c0dd5fe1d0_0 .net *"_ivl_65", 0 0, L_0x55c0dd614510;  1 drivers
L_0x7ff9c086d018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fe290_0 .net *"_ivl_7", 25 0, L_0x7ff9c086d018;  1 drivers
v0x55c0dd5fe370_0 .net *"_ivl_70", 31 0, L_0x55c0dd614800;  1 drivers
L_0x7ff9c086d2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fe450_0 .net *"_ivl_73", 25 0, L_0x7ff9c086d2e8;  1 drivers
L_0x7ff9c086d330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fe530_0 .net/2u *"_ivl_74", 31 0, L_0x7ff9c086d330;  1 drivers
v0x55c0dd5fe610_0 .net *"_ivl_76", 0 0, L_0x55c0dd614930;  1 drivers
v0x55c0dd5fe6d0_0 .net *"_ivl_78", 31 0, L_0x55c0dd614aa0;  1 drivers
L_0x7ff9c086d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fe7b0_0 .net/2u *"_ivl_8", 31 0, L_0x7ff9c086d060;  1 drivers
L_0x7ff9c086d378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fe890_0 .net *"_ivl_81", 25 0, L_0x7ff9c086d378;  1 drivers
L_0x7ff9c086d3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fe970_0 .net/2u *"_ivl_82", 31 0, L_0x7ff9c086d3c0;  1 drivers
v0x55c0dd5fea50_0 .net *"_ivl_84", 0 0, L_0x55c0dd614c30;  1 drivers
v0x55c0dd5feb10_0 .net *"_ivl_87", 0 0, L_0x55c0dd614da0;  1 drivers
v0x55c0dd5febf0_0 .net *"_ivl_88", 31 0, L_0x55c0dd614b40;  1 drivers
L_0x7ff9c086d408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fecd0_0 .net *"_ivl_91", 30 0, L_0x7ff9c086d408;  1 drivers
L_0x7ff9c086d450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5fedb0_0 .net/2u *"_ivl_92", 31 0, L_0x7ff9c086d450;  1 drivers
v0x55c0dd5fee90_0 .net *"_ivl_94", 0 0, L_0x55c0dd614f90;  1 drivers
v0x55c0dd5fef50_0 .net *"_ivl_97", 0 0, L_0x55c0dd6151c0;  1 drivers
v0x55c0dd5ff010_0 .net "active", 0 0, L_0x55c0dd61c860;  alias, 1 drivers
v0x55c0dd5ff0d0_0 .net "alu_op1", 31 0, L_0x55c0dd61a1e0;  1 drivers
v0x55c0dd5ff190_0 .net "alu_op2", 31 0, L_0x55c0dd61a330;  1 drivers
v0x55c0dd5ff250_0 .net "alui_instr", 0 0, L_0x55c0dd613e50;  1 drivers
v0x55c0dd5ff310_0 .net "b_flag", 0 0, v0x55c0dd5f5800_0;  1 drivers
v0x55c0dd5ff3b0_0 .net "b_imm", 17 0, L_0x55c0dd61bf70;  1 drivers
v0x55c0dd5ff470_0 .net "b_offset", 31 0, L_0x55c0dd61c520;  1 drivers
v0x55c0dd5ff550_0 .net "clk", 0 0, v0x55c0dd6025c0_0;  1 drivers
v0x55c0dd5ff5f0_0 .net "clk_enable", 0 0, v0x55c0dd602660_0;  1 drivers
v0x55c0dd5ff690_0 .var "cpu_active", 0 0;
v0x55c0dd5ff730_0 .net "curr_addr", 31 0, v0x55c0dd5f6c70_0;  1 drivers
v0x55c0dd5ff820_0 .net "curr_addr_p4", 31 0, L_0x55c0dd61b6f0;  1 drivers
v0x55c0dd5ff8e0_0 .net "data_address", 31 0, L_0x55c0dd61a430;  alias, 1 drivers
v0x55c0dd5ff9c0_0 .net "data_read", 0 0, L_0x55c0dd617fb0;  alias, 1 drivers
v0x55c0dd5ffa80_0 .net "data_readdata", 31 0, v0x55c0dd6028e0_0;  1 drivers
v0x55c0dd5ffb60_0 .net "data_write", 0 0, L_0x55c0dd617dd0;  alias, 1 drivers
v0x55c0dd5ffc20_0 .net "data_writedata", 31 0, L_0x55c0dd61a120;  alias, 1 drivers
v0x55c0dd5ffd00_0 .net "funct_code", 5 0, L_0x55c0dd602f80;  1 drivers
v0x55c0dd5ffde0_0 .net "hi_out", 31 0, v0x55c0dd5f7330_0;  1 drivers
v0x55c0dd5ffed0_0 .net "hl_reg_enable", 0 0, L_0x55c0dd61b4a0;  1 drivers
v0x55c0dd5fff70_0 .net "instr_address", 31 0, L_0x55c0dd61b790;  alias, 1 drivers
v0x55c0dd600030_0 .net "instr_opcode", 5 0, L_0x55c0dd602ee0;  1 drivers
v0x55c0dd600110_0 .net "instr_readdata", 31 0, v0x55c0dd602cb0_0;  1 drivers
v0x55c0dd6001d0_0 .net "j_imm", 0 0, L_0x55c0dd616320;  1 drivers
v0x55c0dd600270_0 .net "j_reg", 0 0, L_0x55c0dd616a70;  1 drivers
v0x55c0dd600330_0 .net "l_type", 0 0, L_0x55c0dd614080;  1 drivers
v0x55c0dd6003f0_0 .net "link_const", 0 0, L_0x55c0dd6152d0;  1 drivers
v0x55c0dd6004b0_0 .net "link_reg", 0 0, L_0x55c0dd615b70;  1 drivers
v0x55c0dd600570_0 .net "lo_out", 31 0, v0x55c0dd5f7b80_0;  1 drivers
v0x55c0dd600660_0 .net "lw", 0 0, L_0x55c0dd6133b0;  1 drivers
v0x55c0dd600700_0 .net "mem_read", 0 0, L_0x55c0dd5da1e0;  1 drivers
v0x55c0dd6007c0_0 .net "mem_to_reg", 0 0, L_0x55c0dd5dc790;  1 drivers
v0x55c0dd601090_0 .net "mem_write", 0 0, L_0x55c0dd6146e0;  1 drivers
v0x55c0dd601150_0 .net "memaddroffset", 31 0, v0x55c0dd5f5c40_0;  1 drivers
v0x55c0dd601240_0 .net "mfhi", 0 0, L_0x55c0dd6179f0;  1 drivers
v0x55c0dd6012e0_0 .net "mflo", 0 0, L_0x55c0dd617d10;  1 drivers
v0x55c0dd6013a0_0 .net "movefrom", 0 0, L_0x55c0dd5d3e90;  1 drivers
v0x55c0dd601460_0 .net "muldiv", 0 0, L_0x55c0dd617840;  1 drivers
v0x55c0dd601520_0 .var "next_instr_addr", 31 0;
v0x55c0dd601610_0 .net "pc_enable", 0 0, L_0x55c0dd61c9e0;  1 drivers
v0x55c0dd6016e0_0 .net "r_format", 0 0, L_0x55c0dd613210;  1 drivers
v0x55c0dd601780_0 .net "reg_a_read_data", 31 0, L_0x55c0dd618f30;  1 drivers
v0x55c0dd601850_0 .net "reg_a_read_index", 4 0, L_0x55c0dd618180;  1 drivers
v0x55c0dd601920_0 .net "reg_b_read_data", 31 0, L_0x55c0dd619fa0;  1 drivers
v0x55c0dd6019f0_0 .net "reg_b_read_index", 4 0, L_0x55c0dd6183e0;  1 drivers
v0x55c0dd601ac0_0 .net "reg_dst", 0 0, L_0x55c0dd5d9480;  1 drivers
v0x55c0dd601b60_0 .net "reg_write", 0 0, L_0x55c0dd614620;  1 drivers
v0x55c0dd601c20_0 .net "reg_write_data", 31 0, L_0x55c0dd6197a0;  1 drivers
v0x55c0dd601d10_0 .net "reg_write_enable", 0 0, L_0x55c0dd618c40;  1 drivers
v0x55c0dd601de0_0 .net "reg_write_index", 4 0, L_0x55c0dd618ab0;  1 drivers
v0x55c0dd601eb0_0 .net "register_v0", 31 0, L_0x55c0dd61a0b0;  alias, 1 drivers
v0x55c0dd601f80_0 .net "reset", 0 0, v0x55c0dd602e40_0;  1 drivers
v0x55c0dd6020b0_0 .net "result", 31 0, v0x55c0dd5f60a0_0;  1 drivers
v0x55c0dd602180_0 .net "result_hi", 31 0, v0x55c0dd5f59a0_0;  1 drivers
v0x55c0dd602220_0 .net "result_lo", 31 0, v0x55c0dd5f5b60_0;  1 drivers
v0x55c0dd6022c0_0 .net "sw", 0 0, L_0x55c0dd6134d0;  1 drivers
E_0x55c0dd54e920/0 .event anyedge, v0x55c0dd5f5800_0, v0x55c0dd5ff820_0, v0x55c0dd5ff470_0, v0x55c0dd6001d0_0;
E_0x55c0dd54e920/1 .event anyedge, v0x55c0dd5f5a80_0, v0x55c0dd600270_0, v0x55c0dd5f8970_0;
E_0x55c0dd54e920 .event/or E_0x55c0dd54e920/0, E_0x55c0dd54e920/1;
L_0x55c0dd602ee0 .part v0x55c0dd602cb0_0, 26, 6;
L_0x55c0dd602f80 .part v0x55c0dd602cb0_0, 0, 6;
L_0x55c0dd6030b0 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d018;
L_0x55c0dd613210 .cmp/eq 32, L_0x55c0dd6030b0, L_0x7ff9c086d060;
L_0x55c0dd6133b0 .cmp/eq 6, L_0x55c0dd602ee0, L_0x7ff9c086d0a8;
L_0x55c0dd6134d0 .cmp/eq 6, L_0x55c0dd602ee0, L_0x7ff9c086d0f0;
L_0x55c0dd613670 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d138;
L_0x55c0dd6137b0 .cmp/eq 32, L_0x55c0dd613670, L_0x7ff9c086d180;
L_0x55c0dd613940 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d1c8;
L_0x55c0dd613a30 .cmp/eq 32, L_0x55c0dd613940, L_0x7ff9c086d210;
L_0x55c0dd613d20 .part L_0x55c0dd602ee0, 3, 3;
L_0x55c0dd613e50 .cmp/eq 3, L_0x55c0dd613d20, L_0x7ff9c086d258;
L_0x55c0dd613fe0 .part L_0x55c0dd602ee0, 3, 3;
L_0x55c0dd614080 .cmp/eq 3, L_0x55c0dd613fe0, L_0x7ff9c086d2a0;
L_0x55c0dd614270 .reduce/nor L_0x55c0dd617840;
L_0x55c0dd614800 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d2e8;
L_0x55c0dd614930 .cmp/eq 32, L_0x55c0dd614800, L_0x7ff9c086d330;
L_0x55c0dd614aa0 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d378;
L_0x55c0dd614c30 .cmp/eq 32, L_0x55c0dd614aa0, L_0x7ff9c086d3c0;
L_0x55c0dd614da0 .part v0x55c0dd602cb0_0, 20, 1;
L_0x55c0dd614b40 .concat [ 1 31 0 0], L_0x55c0dd614da0, L_0x7ff9c086d408;
L_0x55c0dd614f90 .cmp/eq 32, L_0x55c0dd614b40, L_0x7ff9c086d450;
L_0x55c0dd6154a0 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d498;
L_0x55c0dd6156a0 .cmp/eq 32, L_0x55c0dd6154a0, L_0x7ff9c086d4e0;
L_0x55c0dd6158b0 .part v0x55c0dd602cb0_0, 0, 6;
L_0x55c0dd615950 .cmp/eq 6, L_0x55c0dd6158b0, L_0x7ff9c086d528;
L_0x55c0dd615cd0 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d570;
L_0x55c0dd615dc0 .cmp/eq 32, L_0x55c0dd615cd0, L_0x7ff9c086d5b8;
L_0x55c0dd615ff0 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d600;
L_0x55c0dd6160e0 .cmp/eq 32, L_0x55c0dd615ff0, L_0x7ff9c086d648;
L_0x55c0dd6164b0 .concat [ 6 26 0 0], L_0x55c0dd602ee0, L_0x7ff9c086d690;
L_0x55c0dd6165a0 .cmp/eq 32, L_0x55c0dd6164b0, L_0x7ff9c086d6d8;
L_0x55c0dd6167f0 .part v0x55c0dd602cb0_0, 0, 6;
L_0x55c0dd616890 .cmp/eq 6, L_0x55c0dd6167f0, L_0x7ff9c086d720;
L_0x55c0dd616af0 .part v0x55c0dd602cb0_0, 0, 6;
L_0x55c0dd616b90 .cmp/eq 6, L_0x55c0dd616af0, L_0x7ff9c086d768;
L_0x55c0dd616f30 .part L_0x55c0dd602f80, 3, 2;
L_0x55c0dd617020 .cmp/eq 2, L_0x55c0dd616f30, L_0x7ff9c086d7b0;
L_0x55c0dd6172a0 .cmp/eq 6, L_0x55c0dd602f80, L_0x7ff9c086d7f8;
L_0x55c0dd6174a0 .cmp/eq 6, L_0x55c0dd602f80, L_0x7ff9c086d840;
L_0x55c0dd617900 .cmp/eq 6, L_0x55c0dd602f80, L_0x7ff9c086d888;
L_0x55c0dd6177a0 .cmp/eq 6, L_0x55c0dd602f80, L_0x7ff9c086d8d0;
L_0x55c0dd617dd0 .functor MUXZ 1, L_0x7ff9c086d918, L_0x55c0dd6146e0, L_0x55c0dd61c860, C4<>;
L_0x55c0dd618180 .part v0x55c0dd602cb0_0, 21, 5;
L_0x55c0dd6183e0 .part v0x55c0dd602cb0_0, 16, 5;
L_0x55c0dd6184d0 .part v0x55c0dd602cb0_0, 11, 5;
L_0x55c0dd6186f0 .part v0x55c0dd602cb0_0, 16, 5;
L_0x55c0dd618790 .functor MUXZ 5, L_0x55c0dd6186f0, L_0x55c0dd6184d0, L_0x55c0dd5d9480, C4<>;
L_0x55c0dd618ab0 .functor MUXZ 5, L_0x55c0dd618790, L_0x7ff9c086d960, L_0x55c0dd6152d0, C4<>;
L_0x55c0dd618e90 .arith/sum 32, L_0x55c0dd61b6f0, L_0x7ff9c086d9a8;
L_0x55c0dd619140 .functor MUXZ 32, v0x55c0dd5f60a0_0, v0x55c0dd6028e0_0, L_0x55c0dd5dc790, C4<>;
L_0x55c0dd6192d0 .functor MUXZ 32, L_0x55c0dd619140, v0x55c0dd5f7b80_0, L_0x55c0dd617d10, C4<>;
L_0x55c0dd619610 .functor MUXZ 32, L_0x55c0dd6192d0, v0x55c0dd5f7330_0, L_0x55c0dd6179f0, C4<>;
L_0x55c0dd6197a0 .functor MUXZ 32, L_0x55c0dd619610, L_0x55c0dd618e90, L_0x55c0dd618d50, C4<>;
L_0x55c0dd61b6f0 .arith/sum 32, v0x55c0dd5f6c70_0, L_0x7ff9c086dac8;
L_0x55c0dd61b8f0 .part v0x55c0dd602cb0_0, 0, 16;
L_0x55c0dd61bb60 .concat [ 16 2 0 0], L_0x55c0dd61b8f0, L_0x7ff9c086db10;
L_0x55c0dd61bca0 .part L_0x55c0dd61bb60, 0, 16;
L_0x55c0dd61bf70 .concat [ 2 16 0 0], L_0x7ff9c086db58, L_0x55c0dd61bca0;
L_0x55c0dd61c0b0 .part L_0x55c0dd61bf70, 17, 1;
L_0x55c0dd61c390 .functor MUXZ 14, L_0x7ff9c086dbe8, L_0x7ff9c086dba0, L_0x55c0dd61c0b0, C4<>;
L_0x55c0dd61c520 .concat [ 18 14 0 0], L_0x55c0dd61bf70, L_0x55c0dd61c390;
S_0x55c0dd5d2e60 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55c0dd5c0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c0dd5f5190_0 .net *"_ivl_10", 15 0, L_0x55c0dd61adf0;  1 drivers
L_0x7ff9c086da80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5f5290_0 .net/2u *"_ivl_14", 15 0, L_0x7ff9c086da80;  1 drivers
v0x55c0dd5f5370_0 .net *"_ivl_17", 15 0, L_0x55c0dd61b060;  1 drivers
v0x55c0dd5f5430_0 .net *"_ivl_5", 0 0, L_0x55c0dd61a6d0;  1 drivers
v0x55c0dd5f5510_0 .net *"_ivl_6", 15 0, L_0x55c0dd61a770;  1 drivers
v0x55c0dd5f5640_0 .net *"_ivl_9", 15 0, L_0x55c0dd61ab40;  1 drivers
v0x55c0dd5f5720_0 .net "addr_rt", 4 0, L_0x55c0dd61b390;  1 drivers
v0x55c0dd5f5800_0 .var "b_flag", 0 0;
v0x55c0dd5f58c0_0 .net "funct", 5 0, L_0x55c0dd61a630;  1 drivers
v0x55c0dd5f59a0_0 .var "hi", 31 0;
v0x55c0dd5f5a80_0 .net "instructionword", 31 0, v0x55c0dd602cb0_0;  alias, 1 drivers
v0x55c0dd5f5b60_0 .var "lo", 31 0;
v0x55c0dd5f5c40_0 .var "memaddroffset", 31 0;
v0x55c0dd5f5d20_0 .var "multresult", 63 0;
v0x55c0dd5f5e00_0 .net "op1", 31 0, L_0x55c0dd61a1e0;  alias, 1 drivers
v0x55c0dd5f5ee0_0 .net "op2", 31 0, L_0x55c0dd61a330;  alias, 1 drivers
v0x55c0dd5f5fc0_0 .net "opcode", 5 0, L_0x55c0dd61a590;  1 drivers
v0x55c0dd5f60a0_0 .var "result", 31 0;
v0x55c0dd5f6180_0 .net "shamt", 4 0, L_0x55c0dd61b290;  1 drivers
v0x55c0dd5f6260_0 .net/s "sign_op1", 31 0, L_0x55c0dd61a1e0;  alias, 1 drivers
v0x55c0dd5f6320_0 .net/s "sign_op2", 31 0, L_0x55c0dd61a330;  alias, 1 drivers
v0x55c0dd5f63c0_0 .net "simmediatedata", 31 0, L_0x55c0dd61aed0;  1 drivers
v0x55c0dd5f6480_0 .net "simmediatedatas", 31 0, L_0x55c0dd61aed0;  alias, 1 drivers
v0x55c0dd5f6540_0 .net "uimmediatedata", 31 0, L_0x55c0dd61b150;  1 drivers
v0x55c0dd5f6600_0 .net "unsign_op1", 31 0, L_0x55c0dd61a1e0;  alias, 1 drivers
v0x55c0dd5f66c0_0 .net "unsign_op2", 31 0, L_0x55c0dd61a330;  alias, 1 drivers
v0x55c0dd5f67d0_0 .var "unsigned_result", 31 0;
E_0x55c0dd5257b0/0 .event anyedge, v0x55c0dd5f5fc0_0, v0x55c0dd5f58c0_0, v0x55c0dd5f5ee0_0, v0x55c0dd5f6180_0;
E_0x55c0dd5257b0/1 .event anyedge, v0x55c0dd5f5e00_0, v0x55c0dd5f5d20_0, v0x55c0dd5f5720_0, v0x55c0dd5f63c0_0;
E_0x55c0dd5257b0/2 .event anyedge, v0x55c0dd5f6540_0, v0x55c0dd5f67d0_0;
E_0x55c0dd5257b0 .event/or E_0x55c0dd5257b0/0, E_0x55c0dd5257b0/1, E_0x55c0dd5257b0/2;
L_0x55c0dd61a590 .part v0x55c0dd602cb0_0, 26, 6;
L_0x55c0dd61a630 .part v0x55c0dd602cb0_0, 0, 6;
L_0x55c0dd61a6d0 .part v0x55c0dd602cb0_0, 15, 1;
LS_0x55c0dd61a770_0_0 .concat [ 1 1 1 1], L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0;
LS_0x55c0dd61a770_0_4 .concat [ 1 1 1 1], L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0;
LS_0x55c0dd61a770_0_8 .concat [ 1 1 1 1], L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0;
LS_0x55c0dd61a770_0_12 .concat [ 1 1 1 1], L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0, L_0x55c0dd61a6d0;
L_0x55c0dd61a770 .concat [ 4 4 4 4], LS_0x55c0dd61a770_0_0, LS_0x55c0dd61a770_0_4, LS_0x55c0dd61a770_0_8, LS_0x55c0dd61a770_0_12;
L_0x55c0dd61ab40 .part v0x55c0dd602cb0_0, 0, 16;
L_0x55c0dd61adf0 .concat [ 16 0 0 0], L_0x55c0dd61ab40;
L_0x55c0dd61aed0 .concat [ 16 16 0 0], L_0x55c0dd61adf0, L_0x55c0dd61a770;
L_0x55c0dd61b060 .part v0x55c0dd602cb0_0, 0, 16;
L_0x55c0dd61b150 .concat [ 16 16 0 0], L_0x55c0dd61b060, L_0x7ff9c086da80;
L_0x55c0dd61b290 .part v0x55c0dd602cb0_0, 6, 5;
L_0x55c0dd61b390 .part v0x55c0dd602cb0_0, 16, 5;
S_0x55c0dd5f6a00 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55c0dd5c0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c0dd5f6bb0_0 .net "clk", 0 0, v0x55c0dd6025c0_0;  alias, 1 drivers
v0x55c0dd5f6c70_0 .var "curr_addr", 31 0;
v0x55c0dd5f6d50_0 .net "enable", 0 0, L_0x55c0dd61c9e0;  alias, 1 drivers
v0x55c0dd5f6df0_0 .net "next_addr", 31 0, v0x55c0dd601520_0;  1 drivers
v0x55c0dd5f6ed0_0 .net "reset", 0 0, v0x55c0dd602e40_0;  alias, 1 drivers
S_0x55c0dd5f7080 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55c0dd5c0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c0dd5f7260_0 .net "clk", 0 0, v0x55c0dd6025c0_0;  alias, 1 drivers
v0x55c0dd5f7330_0 .var "data", 31 0;
v0x55c0dd5f73f0_0 .net "data_in", 31 0, v0x55c0dd5f59a0_0;  alias, 1 drivers
v0x55c0dd5f74f0_0 .net "data_out", 31 0, v0x55c0dd5f7330_0;  alias, 1 drivers
v0x55c0dd5f75b0_0 .net "enable", 0 0, L_0x55c0dd61b4a0;  alias, 1 drivers
v0x55c0dd5f76c0_0 .net "reset", 0 0, v0x55c0dd602e40_0;  alias, 1 drivers
S_0x55c0dd5f7810 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55c0dd5c0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c0dd5f7a70_0 .net "clk", 0 0, v0x55c0dd6025c0_0;  alias, 1 drivers
v0x55c0dd5f7b80_0 .var "data", 31 0;
v0x55c0dd5f7c60_0 .net "data_in", 31 0, v0x55c0dd5f5b60_0;  alias, 1 drivers
v0x55c0dd5f7d30_0 .net "data_out", 31 0, v0x55c0dd5f7b80_0;  alias, 1 drivers
v0x55c0dd5f7df0_0 .net "enable", 0 0, L_0x55c0dd61b4a0;  alias, 1 drivers
v0x55c0dd5f7ee0_0 .net "reset", 0 0, v0x55c0dd602e40_0;  alias, 1 drivers
S_0x55c0dd5f8050 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55c0dd5c0ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c0dd618f30 .functor BUFZ 32, L_0x55c0dd619b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c0dd619fa0 .functor BUFZ 32, L_0x55c0dd619dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c0dd5f8dd0_2 .array/port v0x55c0dd5f8dd0, 2;
L_0x55c0dd61a0b0 .functor BUFZ 32, v0x55c0dd5f8dd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c0dd5f8280_0 .net *"_ivl_0", 31 0, L_0x55c0dd619b40;  1 drivers
v0x55c0dd5f8380_0 .net *"_ivl_10", 6 0, L_0x55c0dd619e60;  1 drivers
L_0x7ff9c086da38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5f8460_0 .net *"_ivl_13", 1 0, L_0x7ff9c086da38;  1 drivers
v0x55c0dd5f8520_0 .net *"_ivl_2", 6 0, L_0x55c0dd619be0;  1 drivers
L_0x7ff9c086d9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c0dd5f8600_0 .net *"_ivl_5", 1 0, L_0x7ff9c086d9f0;  1 drivers
v0x55c0dd5f8730_0 .net *"_ivl_8", 31 0, L_0x55c0dd619dc0;  1 drivers
v0x55c0dd5f8810_0 .net "r_clk", 0 0, v0x55c0dd6025c0_0;  alias, 1 drivers
v0x55c0dd5f88b0_0 .net "r_clk_enable", 0 0, v0x55c0dd602660_0;  alias, 1 drivers
v0x55c0dd5f8970_0 .net "read_data1", 31 0, L_0x55c0dd618f30;  alias, 1 drivers
v0x55c0dd5f8a50_0 .net "read_data2", 31 0, L_0x55c0dd619fa0;  alias, 1 drivers
v0x55c0dd5f8b30_0 .net "read_reg1", 4 0, L_0x55c0dd618180;  alias, 1 drivers
v0x55c0dd5f8c10_0 .net "read_reg2", 4 0, L_0x55c0dd6183e0;  alias, 1 drivers
v0x55c0dd5f8cf0_0 .net "register_v0", 31 0, L_0x55c0dd61a0b0;  alias, 1 drivers
v0x55c0dd5f8dd0 .array "registers", 0 31, 31 0;
v0x55c0dd5f93a0_0 .net "reset", 0 0, v0x55c0dd602e40_0;  alias, 1 drivers
v0x55c0dd5f9440_0 .net "write_control", 0 0, L_0x55c0dd618c40;  alias, 1 drivers
v0x55c0dd5f9500_0 .net "write_data", 31 0, L_0x55c0dd6197a0;  alias, 1 drivers
v0x55c0dd5f96f0_0 .net "write_reg", 4 0, L_0x55c0dd618ab0;  alias, 1 drivers
L_0x55c0dd619b40 .array/port v0x55c0dd5f8dd0, L_0x55c0dd619be0;
L_0x55c0dd619be0 .concat [ 5 2 0 0], L_0x55c0dd618180, L_0x7ff9c086d9f0;
L_0x55c0dd619dc0 .array/port v0x55c0dd5f8dd0, L_0x55c0dd619e60;
L_0x55c0dd619e60 .concat [ 5 2 0 0], L_0x55c0dd6183e0, L_0x7ff9c086da38;
    .scope S_0x55c0dd5f8050;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c0dd5f8dd0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c0dd5f8050;
T_1 ;
    %wait E_0x55c0dd54ce60;
    %load/vec4 v0x55c0dd5f93a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c0dd5f88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c0dd5f9440_0;
    %load/vec4 v0x55c0dd5f96f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c0dd5f9500_0;
    %load/vec4 v0x55c0dd5f96f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c0dd5f8dd0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c0dd5d2e60;
T_2 ;
    %wait E_0x55c0dd5257b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %load/vec4 v0x55c0dd5f5fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c0dd5f58c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c0dd5f6320_0;
    %ix/getv 4, v0x55c0dd5f6180_0;
    %shiftl 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c0dd5f6320_0;
    %ix/getv 4, v0x55c0dd5f6180_0;
    %shiftr 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c0dd5f6320_0;
    %ix/getv 4, v0x55c0dd5f6180_0;
    %shiftr/s 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c0dd5f6320_0;
    %load/vec4 v0x55c0dd5f6600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c0dd5f6320_0;
    %load/vec4 v0x55c0dd5f6600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c0dd5f6320_0;
    %load/vec4 v0x55c0dd5f6600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %pad/s 64;
    %load/vec4 v0x55c0dd5f6320_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c0dd5f5d20_0, 0, 64;
    %load/vec4 v0x55c0dd5f5d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c0dd5f59a0_0, 0, 32;
    %load/vec4 v0x55c0dd5f5d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c0dd5f5b60_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %pad/u 64;
    %load/vec4 v0x55c0dd5f66c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c0dd5f5d20_0, 0, 64;
    %load/vec4 v0x55c0dd5f5d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c0dd5f59a0_0, 0, 32;
    %load/vec4 v0x55c0dd5f5d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c0dd5f5b60_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f6320_0;
    %mod/s;
    %store/vec4 v0x55c0dd5f59a0_0, 0, 32;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f6320_0;
    %div/s;
    %store/vec4 v0x55c0dd5f5b60_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %mod;
    %store/vec4 v0x55c0dd5f59a0_0, 0, 32;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %div;
    %store/vec4 v0x55c0dd5f5b60_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c0dd5f5e00_0;
    %store/vec4 v0x55c0dd5f59a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c0dd5f5e00_0;
    %store/vec4 v0x55c0dd5f5b60_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f6320_0;
    %add;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %add;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %sub;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %and;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %or;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %xor;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %or;
    %inv;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f6320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f66c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c0dd5f5720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f6320_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f5ee0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd5f5800_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f6480_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f6540_0;
    %and;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f6540_0;
    %or;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c0dd5f6600_0;
    %load/vec4 v0x55c0dd5f6540_0;
    %xor;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c0dd5f6540_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c0dd5f67d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c0dd5f6260_0;
    %load/vec4 v0x55c0dd5f63c0_0;
    %add;
    %store/vec4 v0x55c0dd5f5c40_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c0dd5f67d0_0;
    %store/vec4 v0x55c0dd5f60a0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c0dd5f7810;
T_3 ;
    %wait E_0x55c0dd54ce60;
    %load/vec4 v0x55c0dd5f7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c0dd5f7b80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c0dd5f7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c0dd5f7c60_0;
    %assign/vec4 v0x55c0dd5f7b80_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c0dd5f7080;
T_4 ;
    %wait E_0x55c0dd54ce60;
    %load/vec4 v0x55c0dd5f76c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c0dd5f7330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c0dd5f75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c0dd5f73f0_0;
    %assign/vec4 v0x55c0dd5f7330_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c0dd5f6a00;
T_5 ;
    %wait E_0x55c0dd54ce60;
    %load/vec4 v0x55c0dd5f6ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c0dd5f6c70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c0dd5f6d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c0dd5f6df0_0;
    %assign/vec4 v0x55c0dd5f6c70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c0dd5c0ae0;
T_6 ;
    %wait E_0x55c0dd54ce60;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55c0dd601f80_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c0dd600110_0, v0x55c0dd5ff010_0, v0x55c0dd601b60_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c0dd601850_0, v0x55c0dd6019f0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c0dd601780_0, v0x55c0dd601920_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c0dd601c20_0, v0x55c0dd6020b0_0, v0x55c0dd601de0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c0dd601460_0, v0x55c0dd602220_0, v0x55c0dd602180_0, v0x55c0dd600570_0, v0x55c0dd5ffde0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55c0dd5ff730_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c0dd5c0ae0;
T_7 ;
    %wait E_0x55c0dd54e920;
    %load/vec4 v0x55c0dd5ff310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c0dd5ff820_0;
    %load/vec4 v0x55c0dd5ff470_0;
    %add;
    %store/vec4 v0x55c0dd601520_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c0dd6001d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c0dd5ff820_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c0dd600110_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c0dd601520_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c0dd600270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c0dd601780_0;
    %store/vec4 v0x55c0dd601520_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c0dd5ff820_0;
    %store/vec4 v0x55c0dd601520_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c0dd5c0ae0;
T_8 ;
    %wait E_0x55c0dd54ce60;
    %load/vec4 v0x55c0dd601f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd5ff690_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c0dd5ff730_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c0dd5ff690_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c0dd5c02e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd6025c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c0dd6025c0_0;
    %inv;
    %store/vec4 v0x55c0dd6025c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c0dd5c02e0;
T_10 ;
    %fork t_1, S_0x55c0dd5c06b0;
    %jmp t_0;
    .scope S_0x55c0dd5c06b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd602e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c0dd602660_0, 0, 1;
    %wait E_0x55c0dd54ce60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c0dd602e40_0, 0, 1;
    %wait E_0x55c0dd54ce60;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c0dd5f4500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c0dd6028e0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55c0dd5f47d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4a70_0, 0, 5;
    %load/vec4 v0x55c0dd5f4500_0;
    %store/vec4 v0x55c0dd5f4b50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c0dd5f45c0_0, 0, 16;
    %load/vec4 v0x55c0dd5f47d0_0;
    %load/vec4 v0x55c0dd5f4a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f45c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c0dd5f46a0_0, 0, 32;
    %load/vec4 v0x55c0dd5f46a0_0;
    %store/vec4 v0x55c0dd602cb0_0, 0, 32;
    %wait E_0x55c0dd54ce60;
    %delay 2, 0;
    %load/vec4 v0x55c0dd6029b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55c0dd6027f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55c0dd6028e0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55c0dd6028e0_0, 0, 32;
    %load/vec4 v0x55c0dd5f4500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c0dd5f4500_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c0dd5f4500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55c0dd5f4d10_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c0dd5f47d0_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x55c0dd5f4420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4c30_0, 0, 5;
    %load/vec4 v0x55c0dd5f4500_0;
    %store/vec4 v0x55c0dd5f4a70_0, 0, 5;
    %load/vec4 v0x55c0dd5f4500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c0dd5f4b50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4990_0, 0, 5;
    %load/vec4 v0x55c0dd5f47d0_0;
    %load/vec4 v0x55c0dd5f4a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c0dd5f48b0_0, 0, 32;
    %load/vec4 v0x55c0dd5f48b0_0;
    %store/vec4 v0x55c0dd602cb0_0, 0, 32;
    %load/vec4 v0x55c0dd5f4d10_0;
    %pad/u 64;
    %load/vec4 v0x55c0dd5f4d10_0;
    %addi 3703181876, 0, 32;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c0dd5f4320_0, 0, 64;
    %wait E_0x55c0dd54ce60;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c0dd5f47d0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x55c0dd5f4420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4c30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4b50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c0dd5f4990_0, 0, 5;
    %load/vec4 v0x55c0dd5f47d0_0;
    %load/vec4 v0x55c0dd5f4a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c0dd5f48b0_0, 0, 32;
    %load/vec4 v0x55c0dd5f48b0_0;
    %store/vec4 v0x55c0dd602cb0_0, 0, 32;
    %wait E_0x55c0dd54ce60;
    %delay 2, 0;
    %load/vec4 v0x55c0dd602d50_0;
    %load/vec4 v0x55c0dd5f4320_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55c0dd5f4320_0, 0, 32>, v0x55c0dd602d50_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c0dd5f47d0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x55c0dd5f4420_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4c30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c0dd5f4b50_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c0dd5f4990_0, 0, 5;
    %load/vec4 v0x55c0dd5f47d0_0;
    %load/vec4 v0x55c0dd5f4a70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c0dd5f4420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c0dd5f48b0_0, 0, 32;
    %load/vec4 v0x55c0dd5f48b0_0;
    %store/vec4 v0x55c0dd602cb0_0, 0, 32;
    %wait E_0x55c0dd54ce60;
    %delay 2, 0;
    %load/vec4 v0x55c0dd602d50_0;
    %load/vec4 v0x55c0dd5f4320_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x55c0dd5f4320_0, 32, 32>, v0x55c0dd602d50_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55c0dd5f4d10_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x55c0dd5f4d10_0, 0, 32;
    %load/vec4 v0x55c0dd5f4500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55c0dd5f4500_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55c0dd5c02e0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/multu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
