# ğŸ§  Mini RISC-V Processor (RV32I â€“ Single Cycle)

## ğŸ“Œ Project Overview

This project implements a **Mini RISC-V (RV32I) single-cycle processor** using **Verilog HDL**.
The design follows the standard **Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Writeback** datapath and supports a subset of the RISC-V instruction set.

The goal of this project is to **understand processor architecture**, datapath design, and control logic by building a working CPU from scratch.

---

## ğŸ—ï¸ Architecture Summary

* **ISA**: RISC-V RV32I (subset)
* **Design style**: Single-cycle CPU
* **Word size**: 32-bit
* **Memory model**: Word-addressed
* **Implementation language**: Verilog HDL

---

## ğŸ§© Supported Instructions

### âœ… R-Type Instructions

* `add`
* `sub`
* `and`
* `or`

### âœ… I-Type Instructions

* `lw`
* `addi` *(optional / extendable)*

### âœ… S-Type Instructions

* `sw`

### âœ… B-Type Instructions

* `beq`

> âš ï¸ Instructions like `jal`, `lui`, `jalr` can be added as extensions.

---

## ğŸ§± Processor Blocks

### 1ï¸âƒ£ Program Counter (PC)

* Holds the current instruction address
* Updated every clock cycle
* Supports:

  * `PC + 4`
  * `PC + immediate` (branch)

---

### 2ï¸âƒ£ Instruction Memory

* Stores program instructions
* Word-aligned (`PC[31:2]`)
* Instruction width: 32-bit

---

### 3ï¸âƒ£ Control Unit

* Decodes the **opcode (instruction[6:0])**
* Generates control signals:

  * `RegWrite`
  * `MemRead`
  * `MemWrite`
  * `MemToReg`
  * `ALUSrc`
  * `Branch`
  * `ALUOp`

---

### 4ï¸âƒ£ Register File

* 32 general-purpose registers (`x0â€“x31`)
* Two read ports (`rs1`, `rs2`)
* One write port (`rd`)
* `x0` is always zero

---

### 5ï¸âƒ£ Immediate Generator

* Extracts immediate values from instructions
* Rearranges and sign-extends them to 32 bits
* Supports:

  * I-type
  * S-type
  * B-type immediates

---

### 6ï¸âƒ£ ALU Control

* Uses:

  * `ALUOp`
  * `funct3`
  * `funct7`
* Generates exact ALU operation control signals

---

### 7ï¸âƒ£ ALU

* Performs arithmetic and logic operations
* Supports:

  * Add
  * Subtract
  * AND
  * OR
* Generates `Zero` flag for branch decisions

---

### 8ï¸âƒ£ Data Memory

* Used for `lw` and `sw`
* Address calculated by ALU
* Word-aligned access

---

## ğŸ”„ Instruction Flow (Single Cycle)

```
PC
 â†“
Instruction Memory
 â†“
Decode (Control + Register File + Immediate Generator)
 â†“
Execute (ALU)
 â†“
Memory Access
 â†“
Write Back
```

Each instruction completes **in one clock cycle**.

---

## ğŸ§ª Simulation

* Instruction memory can be initialized using:

  ```verilog
  $readmemh("program.hex", mem);
  ```
* `$display` statements are used for debugging in simulation
* Testbench drives:

  * Clock
  * Reset

---

## ğŸ“ Project Structure (Recommended)

```
Mini_RISC_V/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ immediate_generator.v
â”‚   â”œâ”€â”€ alu_control.v
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ data_memory.v
â”‚   â””â”€â”€ riscv_cpu.v
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb_riscv_cpu.v
â”œâ”€â”€ program.hex
â”œâ”€â”€ README.md
```

---

## ğŸš€ Future Enhancements

* Add `jal`, `jalr`, `lui`
* Pipeline implementation
* Hazard detection & forwarding
* CSR support
* UART / LED debugging output on FPGA

---

## ğŸ“š Learning Outcomes

* Understanding RISC-V instruction formats
* Datapath and control unit design
* Immediate generation and sign extension
* ALU control logic
* Memory addressing and alignment
* FPGA synthesis considerations

---

## ğŸ‘¤ Author

**MD Irfan**
Mini Project â€“ RISC-V Processor Design

---

## ğŸ“œ License

This project is for **educational purposes**.
