INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2025.1.110
INFO     : Compiled: May  7 2025.
INFO     : 
INFO     : Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

INFO     : Reading project database "/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_DEMO.xml"
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(279): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(285): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(294): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(348): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(357): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(364): compiling module 'EFX_LVDS_RX_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(381): compiling module 'EFX_LVDS_TX_V1' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(399): compiling module 'EFX_LVDS_RX_V2' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(426): compiling module 'EFX_LVDS_TX_V2' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v(446): compiling module 'EFX_LVDS_BIDIR_V2' [VERI-1018]
INFO     : Reading project database "/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_DEMO.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v' [VERI-1482]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v' [VERI-1482]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v(2): macro 'CLKS_PER_BIT' is redefined [VERI-1295]
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/Top_design.v' [VERI-1482]
INFO     : Analysis took 0.0147765 seconds.
INFO     : 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 125.416 MB, end = 125.416 MB, delta = 0 MB
INFO     : Analysis resident set memory usage: begin = 75.46 MB, end = 76.908 MB, delta = 1.448 MB
INFO     : 	Analysis peak resident set memory usage = 287 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
INFO     : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/Top_design.v(3): compiling module 'Top_design' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v(4): compiling module 'UART_RX' [VERI-1018]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v(69): expression size 16 truncated to fit in target size 15 [VERI-1209]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v(78): expression size 16 truncated to fit in target size 15 [VERI-1209]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v(88): expression size 4 truncated to fit in target size 3 [VERI-1209]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_RX.v(104): expression size 16 truncated to fit in target size 15 [VERI-1209]
INFO     : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v(3): compiling module 'UART_TX' [VERI-1018]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v(55): expression size 16 truncated to fit in target size 15 [VERI-1209]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v(72): expression size 16 truncated to fit in target size 15 [VERI-1209]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v(81): expression size 4 truncated to fit in target size 3 [VERI-1209]
WARNING  : /media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/UART_TX.v(99): expression size 16 truncated to fit in target size 15 [VERI-1209]
INFO     : Elaboration took 0.00479987 seconds.
INFO     : 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 125.416 MB, end = 126.44 MB, delta = 1.024 MB
INFO     : Elaboration resident set memory usage: begin = 76.908 MB, end = 78.06 MB, delta = 1.152 MB
INFO     : 	Elaboration peak resident set memory usage = 287 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file '/media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : /media/lalli/D_Drive_Deb/Soft_Stuff_Deb/efinity/2025.1/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.0101405 seconds.
INFO     : 	Reading Mapping Library took 0.01 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 127.464 MB, end = 127.464 MB, delta = 0 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 79.452 MB, end = 79.452 MB, delta = 0 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 287 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
INFO     : ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Mapping design "Top_design"
INFO     : ... Hierarchical pre-synthesis "UART_RX" begin
INFO     : ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Hierarchical pre-synthesis "UART_TX" begin
INFO     : ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Hierarchical pre-synthesis "Top_design" begin
INFO     : ... Clock Enable Synthesis Performed on 35 flops.
INFO     : ... Hierarchical pre-synthesis "Top_design" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'i_clk' with 63 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 38 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 102, ed: 338, lv: 4, pw: 173.85
INFO     : ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 287000KB)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'i_clk~i_clk' with 58 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 287000KB)
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.000669083 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 233.528 MB, end = 233.528 MB, delta = 0 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 138.608 MB, end = 138.608 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 287 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_LUT4        : 	102
INFO     : EFX_FF          : 	58
INFO     : EFX_GBUFCE      : 	1
INFO     : =============================== 
INFO     : ... Post-Map Verilog Writer begin
INFO     : Writing netlist 'Top_design' to Verilog file '/media/lalli/D_Drive_Deb/Vicharak_stuff/Codes_download/UART_on_Vaaman/outflow/UART_DEMO.map.v' [VDB-1030]
INFO     : ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 287000KB)
INFO     : The entire flow of EFX_MAP took 7.35269 seconds.
INFO     : 	The entire flow of EFX_MAP took 6.77 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 88.232 MB, end = 233.528 MB, delta = 145.296 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 28.78 MB, end = 138.776 MB, delta = 109.996 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 287 MB
