msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-12 04:06+0000\n"
"Last-Translator: tsy0123 <675526215@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllegacypinsechardware_toplevel/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:7
msgid "SoC toplevel (Pinsec)"
msgstr "SoC顶层(Pinsec)"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:10
msgid "Introduction"
msgstr "简介"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:12
msgid ""
"``Pinsec`` is a little SoC designed for FPGA. It is available in the "
"SpinalHDL library and some documentation could be find :ref:`there "
"<pinsec_introduction>`"
msgstr ""
"``Pinsec`` 是一个专为FPGA设计的小型 SoC。它可以在SpinalHDL库中找到，"
"并且可以在 :ref:`这里 <pinsec_introduction>` 找到一些文档"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:14
msgid ""
"Its toplevel implementation is an interesting example, because it is a mix "
"some design patterns that make it very easy to modify. Adding a new master "
"or a new peripheral to the bus fabric could be done with little effort."
msgstr "它的顶层实现是一个有趣的例子，因为它混合了一些设计模式，使其非常容易修改。可"
"以轻松实现向总线结构添加新的主设备或新的外设。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:16
msgid ""
"The toplevel implementation could be consulted at the links here : "
"`https://github.com/SpinalHDL/SpinalHDL/blob/master/lib/src/main/scala/spinal/lib/soc/pinsec/Pinsec.scala"
" "
"<https://github.com/SpinalHDL/SpinalHDL/blob/master/lib/src/main/scala/spinal/lib/soc/pinsec/Pinsec.scala>`_"
msgstr ""
"可以在以下链接中查阅顶层实现：`https://github.com/SpinalHDL/SpinalHDL/blob/"
"master/lib/src/main/scala/spinal/lib/soc/pinsec/Pinsec.scala <https://github."
"com/SpinalHDL/SpinalHDL/blob/master/lib/src/main/scala/spinal/lib/soc/pinsec/"
"Pinsec.scala>`_"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:19
msgid "This is the Pinsec toplevel hardware diagram :"
msgstr "这是Pinsec顶层硬件图："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:25
msgid "Defining all IO"
msgstr "定义所有IO"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:47
msgid "Clock and resets"
msgstr "时钟和复位"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:49
msgid "Pinsec has three clocks inputs :"
msgstr "Pinsec有三个时钟输入："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:52
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:70
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:73
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:76
msgid "axiClock"
msgstr "axiClock"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:53
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:79
msgid "vgaClock"
msgstr "vgaClock"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:54
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:82
msgid "jtag.tck"
msgstr "jtag.tck"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:56
msgid "And one reset input :"
msgstr "以及一个复位输入："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:59
msgid "asyncReset"
msgstr "asyncReset"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:61
msgid "Which will finally give 5 ClockDomain (clock/reset couple) :"
msgstr "最终将给出5个时钟域(ClockDomain)（时钟/复位对）："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:66
msgid "Name"
msgstr "名称"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:67
msgid "Clock"
msgstr "时钟"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:68
msgid "Description"
msgstr "描述"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:69
msgid "resetCtrlClockDomain"
msgstr "resetCtrlClockDomain"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:71
msgid ""
"Used by the reset controller, Flops of this clock domain are initialized by "
"the FPGA bitstream"
msgstr "由复位控制器使用，该时钟域的触发器由FPGA比特流初始化"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:72
msgid "axiClockDomain"
msgstr "axiClockDomain"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:74
msgid "Used by all component connected to the AXI and the APB interconnect"
msgstr "由连接到AXI和APB互连的所有组件使用"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:75
msgid "coreClockDomain"
msgstr "coreClockDomain"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:77
msgid ""
"The only difference with the axiClockDomain, is the fact that the reset "
"could also be asserted by the debug module"
msgstr "与axiClockDomain的唯一区别是，复位也可以通过调试模块控制"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:78
msgid "vgaClockDomain"
msgstr "vgaClockDomain"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:80
msgid "Used by the VGA controller backend as a pixel clock"
msgstr "被VGA控制器后端用作像素时钟"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:81
msgid "jtagClockDomain"
msgstr "jtagClockDomain"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:83
msgid "Used to clock the frontend of the JTAG controller"
msgstr "用于为JTAG控制器的前端提供时钟"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:87
msgid "Reset controller"
msgstr "复位控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:89
msgid ""
"First we need to define the reset controller clock domain, which has no "
"reset wire, but use the FPGA bitstream loading to setup flipflops."
msgstr "首先我们需要定义复位控制器时钟域，它没有复位线，而是使用FPGA比特流加载来设置"
"触发器。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:100
msgid "Then we can define a simple reset controller under this clock domain."
msgstr "然后我们可以在这个时钟域下定义一个简单的复位控制器。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:131
msgid "Clock domain setup for each system"
msgstr "每个系统的时钟域设置"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:133
msgid ""
"Now that the reset controller is implemented, we can define clock domain for"
" all sub-systems of Pinsec :"
msgstr "现在复位控制器已经实现，我们可以为Pinsec的所有子系统定义时钟域："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:157
msgid ""
"Also all the core system of Pinsec will be defined into a ``axi`` clocked "
"area :"
msgstr "此外，Pinsec的所有核心系统都将在一个 ``axi`` 时钟域里定义："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:166
msgid "Main components"
msgstr "主要组件"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:168
msgid "Pinsec is constituted mainly by 4 main components :"
msgstr "Pinsec主要由4个主要组件构成："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:171
msgid "One RISCV CPU"
msgstr "1个RISCV CPU"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:172
msgid "One SDRAM controller"
msgstr "1个SDRAM控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:173
msgid "One on chip memory"
msgstr "1个片上存储器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:174
msgid "One JTAG controller"
msgstr "1个JTAG控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:177
msgid "RISCV CPU"
msgstr "RISCV CPU"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:179
msgid "The RISCV CPU used in Pinsec as many parametrization possibilities :"
msgstr "Pinsec中使用的RISCV CPU具有多种参数化可能性："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:226
msgid "On chip RAM"
msgstr "片上RAM"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:228
msgid "The instantiation of the AXI4 on chip RAM is very simple."
msgstr "AXI4片上RAM的实例化非常简单。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:230
msgid ""
"In fact it's not an AXI4 but an Axi4Shared, which mean that a ARW channel "
"replace the AR and AW ones. This solution uses less area while being fully "
"interoperable with full AXI4."
msgstr ""
"事实上，它不是AXI4，而是Axi4Shared，这意味着ARW通道取代了AR和AW通道。该解决方"
"案占用的面积更少，同时可与完整的AXI4实现完全互操作。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:242
msgid "SDRAM controller"
msgstr "SDRAM控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:244
msgid ""
"First you need to define the layout and timings of your SDRAM device. On the"
" DE1-SOC, the SDRAM device is an IS42x320D one."
msgstr "首先，您需要定义SDRAM设备的布局和时序。在DE1-SOC上，SDRAM型号是IS42x320D。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:271
msgid ""
"Then you can used those definition to parametrize the SDRAM controller "
"instantiation."
msgstr "然后您可以使用这些定义来参数化SDRAM控制器实例。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:284
msgid "JTAG controller"
msgstr "JTAG控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:286
msgid ""
"The JTAG controller could be used to access memories and debug the CPU from "
"an PC."
msgstr "JTAG控制器可用于在PC访问存储器并调试CPU。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:298
msgid "Peripherals"
msgstr "外设"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:300
msgid "Pinsec has some integrated peripherals :"
msgstr "Pinsec有一些集成的外设："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:303
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:309
msgid "GPIO"
msgstr "GPIO"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:304
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:322
msgid "Timer"
msgstr "计时器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:305
msgid "UART"
msgstr "串口"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:306
msgid "VGA"
msgstr "VGA"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:324
msgid "The Pinsec timer module consists of :"
msgstr "Pinsec定时器模块包括："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:327
msgid "One prescaler"
msgstr "1个预分频器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:328
msgid "One 32 bits timer"
msgstr "1个32位定时器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:329
msgid "Three 16 bits timers"
msgstr "三个16位定时器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:331
msgid "All of them are packed into the PinsecTimerCtrl component."
msgstr "所有这些都被打包到PinsecTimerCtrl组件中。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:338
msgid "UART controller"
msgstr "UART控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:340
msgid "First we need to define a configuration for our UART controller :"
msgstr "首先我们需要为UART控制器定义一个配置："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:356
msgid "Then we can use it to instantiate the UART controller"
msgstr "然后我们可以用它来实例化UART控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:363
msgid "VGA controller"
msgstr "VGA控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:365
msgid "First we need to define a configuration for our VGA controller :"
msgstr "首先我们需要定义VGA控制器的配置："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:379
msgid "Then we can use it to instantiate the VGA controller"
msgstr "然后我们可以用它来实例化VGA控制器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:386
msgid "Bus interconnects"
msgstr "总线互连"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:388
msgid "There is three interconnections components :"
msgstr "共有三个互连组件："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:391
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:409
msgid "AXI4 crossbar"
msgstr "AXI4交叉开关(crossbar)"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:392
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:396
msgid "AXI4 to APB3 bridge"
msgstr "AXI4桥接到APB3"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:393
#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:471
msgid "APB3 decoder"
msgstr "APB3解码器"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:398
msgid ""
"This bridge will be used to connect low bandwidth peripherals to the AXI "
"crossbar."
msgstr "该桥将用于将低带宽外设连接到AXI交叉开关。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:411
msgid ""
"The AXI4 crossbar that interconnect AXI4 masters and slaves together is "
"generated by using an factory. The concept of this factory is to create it, "
"then call many function on it to configure it, and finaly call the ``build``"
" function to ask the factory to generate the corresponding hardware :"
msgstr ""
"将AXI4主端和从端互连在一起的AXI4交叉开关是使用生成器(factory)生成的。这个生成"
"器的概念是先创建它，然后调用它的许多函数来配置，最后调用 ``build`` "
"函数来使生成器生成相应的硬件："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:421
msgid "First you need to populate slaves interfaces :"
msgstr "首先，您需要添加从端接口："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:433
msgid ""
"Then you need to populate a matrix of interconnections between slaves and "
"masters (this sets up visibility) :"
msgstr "然后，您需要添加从端和主端之间的互连矩阵（这展现可见性）："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:446
msgid ""
"Then to reduce combinatorial path length and have a good design FMax, you "
"can ask the factory to insert pipelining stages between itself a given "
"master or slave :"
msgstr "然后，为了减少组合路径长度并拥有良好的设计FMax，您可以要求生成器在给定的主端"
"或从端之间插入流水线级："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst
msgid ""
"``halfPipe`` / >> / << / >/->  in the following code are provided by the "
"Stream bus library."
msgstr "以下代码中的 ``halfPipe`` / >> / << / >/-> 由反压流(Stream)总线库提供。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst
msgid ""
"Some documentation could be find :ref:`there <stream>`. In short, it's just "
"some pipelining and interconnection stuff."
msgstr "可以在 :ref:`这里 <stream>` "
"找到一些文档。简而言之，这只是一些流水线和互连的东西。"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:473
msgid ""
"The interconnection between the APB3 bridge and all peripherals is done via "
"an APB3Decoder :"
msgstr "APB3桥和所有外设之间的互连是通过APB3Decoder完成的："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:490
msgid "Misc"
msgstr "杂项"

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:492
msgid ""
"To connect all toplevel IO to components, the following code is required :"
msgstr "要将所有顶层IO连接到组件，需要以下代码："

#: ../../SpinalHDL/Legacy/pinsec/hardware_toplevel.rst:503
msgid ""
"And finally some connections between components are required like interrupts"
" and core debug module resets"
msgstr "最后需要组件之间的一些连接，例如中断和核心调试模块复位"

#~ msgid "Systems clock domains"
#~ msgstr "系统时钟域"
