library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Decoder is 

	port (a : inout std_logic_vector(1 DOWNTO 0);
			b : inout std_logic_vector(1 DOWNTO 0);
			salida1: out std_logic_vector(1 DOWNTO 0);
			salida2: out std_logic_vector(1 DOWNTO 0);
			salida3: out std_logic_vector(1 DOWNTO 0);
			salida4: out std_logic_vector(1 DOWNTO 0);
			
			);
			
end Decoder;

architecture Decoder_arc of Decoder is 

		salida1 <= (not a(0)) and (not b(0));
		salida2 <= (not a(0)) and b(0);
		salida3 <= a(0) and (not b(0));
		salida4 <= a(0) and b(0);
		
end architecture;