Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr 15 14:30:00 2019
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_bus_skew -warn_on_violation -file ctp7_top_bus_skew_routed.rpt -pb ctp7_top_bus_skew_routed.pb -rpx ctp7_top_bus_skew_routed.rpx
| Design       : ctp7_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   192       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.927      7.303
2   194       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.931      7.299
3   196       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.975      7.255
4   198       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.906      7.324
5   200       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.960      7.270
6   202       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.950      7.280
7   204       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.915      7.315
8   206       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.032      7.198
9   208       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.915      7.315
10  210       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.920      7.310
11  212       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.967      7.263
12  214       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.869      7.361
13  216       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.898      7.332
14  218       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.964      7.266
15  220       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.012      7.218
16  222       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.954      7.276
17  224       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.936      7.294
18  226       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.904      7.326
19  228       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.859      7.371
20  230       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.000      7.230
21  232       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.063      7.167
22  234       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.976      7.254
23  236       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.956      7.274
24  238       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.034      7.196
25  240       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.891      7.339
26  242       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.032      7.198
27  244       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.183      7.047
28  246       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.918      7.312
29  248       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.032      7.198
30  250       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.042      7.188
31  252       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.952      7.278
32  254       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.003      7.227
33  256       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.942      7.288
34  258       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.893      7.337
35  260       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.109      7.121
36  262       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.953      7.277
37  264       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.961      7.269
38  266       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.944      7.286
39  268       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.934      7.296
40  270       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.869      7.361
41  272       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.959      7.271
42  274       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.872      7.358
43  276       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.194      7.036
44  278       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.963      7.267
45  280       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.983      7.247
46  282       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.958      7.272
47  284       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.920      7.310
48  286       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.987      7.243
49  288       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.034      7.196
50  290       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.873      7.357
51  292       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.945      7.285
52  294       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.902      7.328
53  296       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.920      7.310
54  298       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.978      7.252
55  300       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.039      7.191
56  302       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.956      7.274
57  304       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.046      7.184
58  306       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.957      7.273
59  308       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.143      7.087
60  310       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.895      7.335
61  312       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.902      7.328
62  314       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.168      7.062
63  316       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.924      7.306
64  318       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.951      7.279
65  320       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.994      7.236
66  322       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.182      7.048
67  324       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.037      7.193
68  326       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.132      7.098
69  328       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       0.961      7.269
70  330       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.060      7.170
71  332       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.020      7.210
72  334       [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              8.230       1.209      7.021
73  336       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.927      2.406
74  338       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.929      2.404
75  340       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.908      2.425
76  342       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.964      2.369
77  344       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       1.107      2.226
78  346       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.333       0.940      2.393
79  360       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.962      2.371
80  362       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.790      2.543
81  364       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.968      2.365
82  366       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              3.333       0.805      2.528
83  376       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.788      2.545
84  378       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.788      2.545
85  380       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.951      2.382
86  382       [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.795      2.538
87  483       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       1.161      7.069
88  485       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.972      7.258
89  488       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.981      7.249
90  490       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              8.230       0.873      7.357


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.927      7.303


Slack (MET) :             7.303ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.651ns
  Reference Relative Delay:  -3.200ns
  Relative CRPR:             -0.378ns
  Actual Bus Skew:            0.927ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.923    -1.651    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X121Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y45        FDRE (Prop_fdre_C_Q)         0.204    -1.447 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.298    -1.150    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X119Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X119Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty           -0.290     1.590    
    SLICE_X119Y45        FDRE (Setup_fdre_C_D)       -0.089     1.501    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.150    
                         clock arrival                          1.501    
  -------------------------------------------------------------------
                         relative delay                        -2.651    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.781    -1.077    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X121Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y45        FDRE (Prop_fdre_C_Q)         0.178    -0.899 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.238    -0.661    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X118Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X118Y45        FDRE (Hold_fdre_C_D)         0.152     2.539    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.661    
                         clock arrival                          2.539    
  -------------------------------------------------------------------
                         relative delay                        -3.200    



Id: 2
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.931      7.299


Slack (MET) :             7.299ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.967ns
  Reference Relative Delay:  -3.535ns
  Relative CRPR:             -0.363ns
  Actual Bus Skew:            0.931ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.578    -1.996    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X105Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y149       FDRE (Prop_fdre_C_Q)         0.204    -1.792 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.351    -1.441    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X106Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X106Y148       FDRE (Setup_fdre_C_D)       -0.057     1.526    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.441    
                         clock arrival                          1.526    
  -------------------------------------------------------------------
                         relative delay                        -2.967    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.441    -1.417    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X105Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y149       FDRE (Prop_fdre_C_Q)         0.178    -1.239 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.236    -1.004    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X106Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X106Y148       FDRE (Hold_fdre_C_D)         0.153     2.532    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.004    
                         clock arrival                          2.532    
  -------------------------------------------------------------------
                         relative delay                        -3.535    



Id: 3
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.975      7.255


Slack (MET) :             7.255ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.964ns
  Reference Relative Delay:  -3.525ns
  Relative CRPR:             -0.413ns
  Actual Bus Skew:            0.975ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.568    -2.006    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y140       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y140       FDRE (Prop_fdre_C_Q)         0.259    -1.747 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.357    -1.391    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X109Y142       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.548     1.872    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y142       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.872    
                         clock uncertainty           -0.290     1.582    
    SLICE_X109Y142       FDRE (Setup_fdre_C_D)       -0.009     1.573    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.391    
                         clock arrival                          1.573    
  -------------------------------------------------------------------
                         relative delay                        -2.964    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.429    -1.429    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y137       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y137       FDRE (Prop_fdre_C_Q)         0.206    -1.223 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.225    -0.998    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X108Y137       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.592     2.085    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y137       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.085    
                         clock uncertainty            0.290     2.375    
    SLICE_X108Y137       FDRE (Hold_fdre_C_D)         0.152     2.527    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.998    
                         clock arrival                          2.527    
  -------------------------------------------------------------------
                         relative delay                        -3.525    



Id: 4
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.906      7.324


Slack (MET) :             7.324ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.322ns
  Reference Relative Delay:  -3.815ns
  Relative CRPR:             -0.413ns
  Actual Bus Skew:            0.906ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.226    -2.348    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y200       FDRE (Prop_fdre_C_Q)         0.259    -2.089 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.371    -1.718    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X106Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X106Y198       FDRE (Setup_fdre_C_D)        0.021     1.604    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.718    
                         clock arrival                          1.604    
  -------------------------------------------------------------------
                         relative delay                        -3.322    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.093    -1.765    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X107Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y200       FDRE (Prop_fdre_C_Q)         0.178    -1.587 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.269    -1.318    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X107Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X107Y199       FDRE (Hold_fdre_C_D)         0.118     2.497    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.318    
                         clock arrival                          2.497    
  -------------------------------------------------------------------
                         relative delay                        -3.815    



Id: 5
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.960      7.270


Slack (MET) :             7.270ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.263ns
  Reference Relative Delay:  -3.833ns
  Relative CRPR:             -0.390ns
  Actual Bus Skew:            0.960ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.233    -2.341    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y201       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y201       FDRE (Prop_fdre_C_Q)         0.236    -2.105 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369    -1.736    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X116Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty           -0.290     1.589    
    SLICE_X116Y198       FDRE (Setup_fdre_C_D)       -0.062     1.527    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.736    
                         clock arrival                          1.527    
  -------------------------------------------------------------------
                         relative delay                        -3.263    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.099    -1.759    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y201       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y201       FDRE (Prop_fdre_C_Q)         0.206    -1.553 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.258    -1.295    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X116Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.290     2.386    
    SLICE_X116Y199       FDRE (Hold_fdre_C_D)         0.152     2.538    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.295    
                         clock arrival                          2.538    
  -------------------------------------------------------------------
                         relative delay                        -3.833    



Id: 6
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.950      7.280


Slack (MET) :             7.280ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.122ns
  Reference Relative Delay:  -3.660ns
  Relative CRPR:             -0.412ns
  Actual Bus Skew:            0.950ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.400    -2.174    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y193       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y193       FDRE (Prop_fdre_C_Q)         0.204    -1.970 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.377    -1.594    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y193       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.551     1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y193       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.875    
                         clock uncertainty           -0.290     1.585    
    SLICE_X112Y193       FDRE (Setup_fdre_C_D)       -0.057     1.528    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.594    
                         clock arrival                          1.528    
  -------------------------------------------------------------------
                         relative delay                        -3.122    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.265    -1.593    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y193       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y193       FDRE (Prop_fdre_C_Q)         0.178    -1.415 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.253    -1.162    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y192       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.597     2.090    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y192       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.290     2.380    
    SLICE_X111Y192       FDRE (Hold_fdre_C_D)         0.118     2.498    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.162    
                         clock arrival                          2.498    
  -------------------------------------------------------------------
                         relative delay                        -3.660    



Id: 7
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.915      7.315


Slack (MET) :             7.315ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.251ns
  Reference Relative Delay:  -3.778ns
  Relative CRPR:             -0.388ns
  Actual Bus Skew:            0.915ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.235    -2.339    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X124Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y200       FDRE (Prop_fdre_C_Q)         0.236    -2.103 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.383    -1.720    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X124Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.882    
                         clock uncertainty           -0.290     1.592    
    SLICE_X124Y199       FDRE (Setup_fdre_C_D)       -0.061     1.531    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.720    
                         clock arrival                          1.531    
  -------------------------------------------------------------------
                         relative delay                        -3.251    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.102    -1.756    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X124Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y200       FDRE (Prop_fdre_C_Q)         0.189    -1.567 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.230    -1.338    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X125Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.290     2.388    
    SLICE_X125Y199       FDRE (Hold_fdre_C_D)         0.053     2.441    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.338    
                         clock arrival                          2.441    
  -------------------------------------------------------------------
                         relative delay                        -3.778    



Id: 8
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.032      7.198


Slack (MET) :             7.198ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.219ns
  Reference Relative Delay:  -3.858ns
  Relative CRPR:             -0.392ns
  Actual Bus Skew:            1.032ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.226    -2.348    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X107Y244       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y244       FDRE (Prop_fdre_C_Q)         0.204    -2.144 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454    -1.691    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X108Y243       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.548     1.872    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y243       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.872    
                         clock uncertainty           -0.290     1.582    
    SLICE_X108Y243       FDRE (Setup_fdre_C_D)       -0.054     1.528    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.691    
                         clock arrival                          1.528    
  -------------------------------------------------------------------
                         relative delay                        -3.219    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.093    -1.765    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X107Y244       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y244       FDRE (Prop_fdre_C_Q)         0.178    -1.587 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.225    -1.362    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X107Y242       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.595     2.088    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y242       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.088    
                         clock uncertainty            0.290     2.378    
    SLICE_X107Y242       FDRE (Hold_fdre_C_D)         0.118     2.496    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.362    
                         clock arrival                          2.496    
  -------------------------------------------------------------------
                         relative delay                        -3.858    



Id: 9
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.915      7.315


Slack (MET) :             7.315ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.282ns
  Reference Relative Delay:  -3.804ns
  Relative CRPR:             -0.392ns
  Actual Bus Skew:            0.915ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.232    -2.342    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X125Y239       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y239       FDRE (Prop_fdre_C_Q)         0.223    -2.119 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.421    -1.699    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X125Y245       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y245       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.882    
                         clock uncertainty           -0.290     1.592    
    SLICE_X125Y245       FDRE (Setup_fdre_C_D)       -0.009     1.583    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.699    
                         clock arrival                          1.583    
  -------------------------------------------------------------------
                         relative delay                        -3.282    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.099    -1.759    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X125Y239       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y239       FDRE (Prop_fdre_C_Q)         0.162    -1.597 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.231    -1.366    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X125Y242       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y242       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X125Y242       FDRE (Hold_fdre_C_D)         0.051     2.438    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.366    
                         clock arrival                          2.438    
  -------------------------------------------------------------------
                         relative delay                        -3.804    



Id: 10
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.920      7.310


Slack (MET) :             7.310ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.282ns
  Reference Relative Delay:  -3.837ns
  Relative CRPR:             -0.365ns
  Actual Bus Skew:            0.920ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.233    -2.341    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X114Y248       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y248       FDRE (Prop_fdre_C_Q)         0.236    -2.105 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353    -1.752    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X114Y249       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y249       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty           -0.290     1.589    
    SLICE_X114Y249       FDRE (Setup_fdre_C_D)       -0.059     1.530    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.752    
                         clock arrival                          1.530    
  -------------------------------------------------------------------
                         relative delay                        -3.282    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.099    -1.759    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X114Y248       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y248       FDRE (Prop_fdre_C_Q)         0.206    -1.553 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.255    -1.298    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X114Y249       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X114Y249       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.290     2.386    
    SLICE_X114Y249       FDRE (Hold_fdre_C_D)         0.153     2.539    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.298    
                         clock arrival                          2.539    
  -------------------------------------------------------------------
                         relative delay                        -3.837    



Id: 11
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.967      7.263


Slack (MET) :             7.263ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.331ns
  Reference Relative Delay:  -3.859ns
  Relative CRPR:             -0.438ns
  Actual Bus Skew:            0.967ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.235    -2.339    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X120Y247       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y247       FDRE (Prop_fdre_C_Q)         0.259    -2.080 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.361    -1.719    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X118Y248       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y248       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty           -0.290     1.590    
    SLICE_X118Y248       FDRE (Setup_fdre_C_D)        0.021     1.611    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.719    
                         clock arrival                          1.611    
  -------------------------------------------------------------------
                         relative delay                        -3.331    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.100    -1.758    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X119Y245       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y245       FDRE (Prop_fdre_C_Q)         0.178    -1.580 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.260    -1.321    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X118Y247       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y247       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X118Y247       FDRE (Hold_fdre_C_D)         0.152     2.539    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.321    
                         clock arrival                          2.539    
  -------------------------------------------------------------------
                         relative delay                        -3.859    



Id: 12
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.869      7.361


Slack (MET) :             7.361ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.679ns
  Reference Relative Delay:  -3.189ns
  Relative CRPR:             -0.359ns
  Actual Bus Skew:            0.869ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.914    -1.660    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y41        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.204    -1.456 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299    -1.157    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y41        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y41        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)       -0.061     1.522    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.157    
                         clock arrival                          1.522    
  -------------------------------------------------------------------
                         relative delay                        -2.679    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.773    -1.085    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y41        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.178    -0.907 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.249    -0.658    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y41        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y41        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X110Y41        FDRE (Hold_fdre_C_D)         0.152     2.531    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.658    
                         clock arrival                          2.531    
  -------------------------------------------------------------------
                         relative delay                        -3.189    



Id: 13
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.898      7.332


Slack (MET) :             7.332ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.343ns
  Reference Relative Delay:  -3.880ns
  Relative CRPR:             -0.360ns
  Actual Bus Skew:            0.898ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.217    -2.357    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X108Y250       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y250       FDRE (Prop_fdre_C_Q)         0.236    -2.121 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.300    -1.822    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X108Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X108Y251       FDRE (Setup_fdre_C_D)       -0.062     1.521    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.822    
                         clock arrival                          1.521    
  -------------------------------------------------------------------
                         relative delay                        -3.343    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.077    -1.781    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X108Y250       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y250       FDRE (Prop_fdre_C_Q)         0.206    -1.575 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226    -1.349    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X108Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X108Y251       FDRE (Hold_fdre_C_D)         0.152     2.531    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.349    
                         clock arrival                          2.531    
  -------------------------------------------------------------------
                         relative delay                        -3.880    



Id: 14
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.964      7.266


Slack (MET) :             7.266ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.322ns
  Reference Relative Delay:  -3.903ns
  Relative CRPR:             -0.383ns
  Actual Bus Skew:            0.964ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.227    -2.347    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X129Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y252       FDRE (Prop_fdre_C_Q)         0.204    -2.143 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.357    -1.786    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X128Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.882    
                         clock uncertainty           -0.290     1.592    
    SLICE_X128Y252       FDRE (Setup_fdre_C_D)       -0.057     1.535    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.786    
                         clock arrival                          1.535    
  -------------------------------------------------------------------
                         relative delay                        -3.322    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.086    -1.772    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X129Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y252       FDRE (Prop_fdre_C_Q)         0.178    -1.594 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.232    -1.362    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X128Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.606     2.099    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X128Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.099    
                         clock uncertainty            0.290     2.389    
    SLICE_X128Y251       FDRE (Hold_fdre_C_D)         0.152     2.541    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.362    
                         clock arrival                          2.541    
  -------------------------------------------------------------------
                         relative delay                        -3.903    



Id: 15
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.012      7.218


Slack (MET) :             7.218ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.253ns
  Reference Relative Delay:  -3.880ns
  Relative CRPR:             -0.385ns
  Actual Bus Skew:            1.012ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.216    -2.358    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y256       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDRE (Prop_fdre_C_Q)         0.236    -2.122 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362    -1.760    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X107Y256       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.548     1.872    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y256       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.872    
                         clock uncertainty           -0.290     1.582    
    SLICE_X107Y256       FDRE (Setup_fdre_C_D)       -0.089     1.493    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.760    
                         clock arrival                          1.493    
  -------------------------------------------------------------------
                         relative delay                        -3.253    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.076    -1.782    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y256       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y256       FDRE (Prop_fdre_C_Q)         0.206    -1.576 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226    -1.350    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X106Y257       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.595     2.088    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y257       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.088    
                         clock uncertainty            0.290     2.378    
    SLICE_X106Y257       FDRE (Hold_fdre_C_D)         0.152     2.530    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.350    
                         clock arrival                          2.530    
  -------------------------------------------------------------------
                         relative delay                        -3.880    



Id: 16
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.954      7.276


Slack (MET) :             7.276ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.304ns
  Reference Relative Delay:  -3.878ns
  Relative CRPR:             -0.379ns
  Actual Bus Skew:            0.954ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.225    -2.349    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X119Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.204    -2.145 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.370    -1.776    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X118Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty           -0.290     1.590    
    SLICE_X118Y252       FDRE (Setup_fdre_C_D)       -0.062     1.528    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.776    
                         clock arrival                          1.528    
  -------------------------------------------------------------------
                         relative delay                        -3.304    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.084    -1.774    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X119Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y251       FDRE (Prop_fdre_C_Q)         0.178    -1.596 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.223    -1.373    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X119Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X119Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X119Y252       FDRE (Hold_fdre_C_D)         0.118     2.505    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.373    
                         clock arrival                          2.505    
  -------------------------------------------------------------------
                         relative delay                        -3.878    



Id: 17
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.936      7.294


Slack (MET) :             7.294ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.275ns
  Reference Relative Delay:  -3.853ns
  Relative CRPR:             -0.358ns
  Actual Bus Skew:            0.936ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.224    -2.350    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y299       FDRE (Prop_fdre_C_Q)         0.236    -2.114 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.369    -1.745    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X116Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty           -0.290     1.589    
    SLICE_X116Y300       FDRE (Setup_fdre_C_D)       -0.059     1.530    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.745    
                         clock arrival                          1.530    
  -------------------------------------------------------------------
                         relative delay                        -3.275    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.083    -1.775    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X116Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y299       FDRE (Prop_fdre_C_Q)         0.206    -1.569 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.255    -1.314    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X116Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.290     2.386    
    SLICE_X116Y300       FDRE (Hold_fdre_C_D)         0.153     2.539    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.314    
                         clock arrival                          2.539    
  -------------------------------------------------------------------
                         relative delay                        -3.853    



Id: 18
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.904      7.326


Slack (MET) :             7.326ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.266ns
  Reference Relative Delay:  -3.812ns
  Relative CRPR:             -0.358ns
  Actual Bus Skew:            0.904ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.225    -2.349    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X118Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y299       FDRE (Prop_fdre_C_Q)         0.236    -2.113 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381    -1.732    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X118Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty           -0.290     1.590    
    SLICE_X118Y300       FDRE (Setup_fdre_C_D)       -0.057     1.533    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.732    
                         clock arrival                          1.533    
  -------------------------------------------------------------------
                         relative delay                        -3.266    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.084    -1.774    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X118Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y299       FDRE (Prop_fdre_C_Q)         0.206    -1.568 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.297    -1.272    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X118Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X118Y300       FDRE (Hold_fdre_C_D)         0.153     2.540    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.272    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                        -3.812    



Id: 19
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.859      7.371


Slack (MET) :             7.371ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.221ns
  Reference Relative Delay:  -3.750ns
  Relative CRPR:             -0.330ns
  Actual Bus Skew:            0.859ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.385    -2.189    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X124Y306       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y306       FDRE (Prop_fdre_C_Q)         0.236    -1.953 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.266    -1.687    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X124Y304       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y304       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.882    
                         clock uncertainty           -0.290     1.592    
    SLICE_X124Y304       FDRE (Setup_fdre_C_D)       -0.058     1.534    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.687    
                         clock arrival                          1.534    
  -------------------------------------------------------------------
                         relative delay                        -3.221    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.215    -1.643    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X124Y306       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y306       FDRE (Prop_fdre_C_Q)         0.206    -1.437 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.227    -1.210    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X124Y304       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y304       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.290     2.388    
    SLICE_X124Y304       FDRE (Hold_fdre_C_D)         0.152     2.540    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.210    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                        -3.750    



Id: 20
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.000      7.230


Slack (MET) :             7.230ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.112ns
  Reference Relative Delay:  -3.759ns
  Relative CRPR:             -0.353ns
  Actual Bus Skew:            1.000ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.381    -2.193    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X120Y313       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y313       FDRE (Prop_fdre_C_Q)         0.236    -1.957 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.375    -1.583    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X122Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.553     1.877    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.877    
                         clock uncertainty           -0.290     1.587    
    SLICE_X122Y312       FDRE (Setup_fdre_C_D)       -0.058     1.529    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.583    
                         clock arrival                          1.529    
  -------------------------------------------------------------------
                         relative delay                        -3.112    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.211    -1.647    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X123Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y312       FDRE (Prop_fdre_C_Q)         0.178    -1.469 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.247    -1.222    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X122Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.601     2.094    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.094    
                         clock uncertainty            0.290     2.384    
    SLICE_X122Y312       FDRE (Hold_fdre_C_D)         0.153     2.537    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.222    
                         clock arrival                          2.537    
  -------------------------------------------------------------------
                         relative delay                        -3.759    



Id: 21
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.063      7.167


Slack (MET) :             7.167ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.008ns
  Reference Relative Delay:  -3.623ns
  Relative CRPR:             -0.448ns
  Actual Bus Skew:            1.063ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.548    -2.026    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X103Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y352       FDRE (Prop_fdre_C_Q)         0.223    -1.803 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369    -1.434    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X107Y353       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X107Y353       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X107Y353       FDRE (Setup_fdre_C_D)       -0.009     1.574    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.434    
                         clock arrival                          1.574    
  -------------------------------------------------------------------
                         relative delay                        -3.008    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.337    -1.521    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y352       FDRE (Prop_fdre_C_Q)         0.206    -1.315 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.224    -1.091    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X106Y353       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y353       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X106Y353       FDRE (Hold_fdre_C_D)         0.153     2.532    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.091    
                         clock arrival                          2.532    
  -------------------------------------------------------------------
                         relative delay                        -3.623    



Id: 22
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.976      7.254


Slack (MET) :             7.254ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.111ns
  Reference Relative Delay:  -3.734ns
  Relative CRPR:             -0.353ns
  Actual Bus Skew:            0.976ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.386    -2.188    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X121Y349       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y349       FDRE (Prop_fdre_C_Q)         0.204    -1.984 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374    -1.610    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X119Y351       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X119Y351       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty           -0.290     1.590    
    SLICE_X119Y351       FDRE (Setup_fdre_C_D)       -0.089     1.501    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.610    
                         clock arrival                          1.501    
  -------------------------------------------------------------------
                         relative delay                        -3.111    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.215    -1.643    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X121Y349       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y349       FDRE (Prop_fdre_C_Q)         0.178    -1.465 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.236    -1.229    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X119Y350       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X119Y350       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X119Y350       FDRE (Hold_fdre_C_D)         0.118     2.505    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.229    
                         clock arrival                          2.505    
  -------------------------------------------------------------------
                         relative delay                        -3.734    



Id: 23
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.956      7.274


Slack (MET) :             7.274ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.641ns
  Reference Relative Delay:  -3.191ns
  Relative CRPR:             -0.405ns
  Actual Bus Skew:            0.956ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.922    -1.652    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X104Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.259    -1.393 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.357    -1.037    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X106Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X106Y48        FDRE (Setup_fdre_C_D)        0.021     1.604    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.037    
                         clock arrival                          1.604    
  -------------------------------------------------------------------
                         relative delay                        -2.641    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.781    -1.077    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X105Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y48        FDRE (Prop_fdre_C_Q)         0.178    -0.899 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.240    -0.660    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X106Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X106Y47        FDRE (Hold_fdre_C_D)         0.153     2.532    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.660    
                         clock arrival                          2.532    
  -------------------------------------------------------------------
                         relative delay                        -3.191    



Id: 24
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.034      7.196


Slack (MET) :             7.196ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.979ns
  Reference Relative Delay:  -3.641ns
  Relative CRPR:             -0.372ns
  Actual Bus Skew:            1.034ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.536    -2.038    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X107Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y356       FDRE (Prop_fdre_C_Q)         0.204    -1.834 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.345    -1.489    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X109Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.548     1.872    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X109Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.872    
                         clock uncertainty           -0.290     1.582    
    SLICE_X109Y356       FDRE (Setup_fdre_C_D)       -0.092     1.490    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.489    
                         clock arrival                          1.490    
  -------------------------------------------------------------------
                         relative delay                        -2.979    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.336    -1.522    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X109Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y357       FDRE (Prop_fdre_C_Q)         0.178    -1.344 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.235    -1.110    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.597     2.090    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.290     2.380    
    SLICE_X110Y356       FDRE (Hold_fdre_C_D)         0.152     2.532    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.110    
                         clock arrival                          2.532    
  -------------------------------------------------------------------
                         relative delay                        -3.641    



Id: 25
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.891      7.339


Slack (MET) :             7.339ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.052ns
  Reference Relative Delay:  -3.620ns
  Relative CRPR:             -0.323ns
  Actual Bus Skew:            0.891ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.545    -2.029    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X123Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y357       FDRE (Prop_fdre_C_Q)         0.204    -1.825 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301    -1.524    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X122Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.880    
                         clock uncertainty           -0.290     1.590    
    SLICE_X122Y357       FDRE (Setup_fdre_C_D)       -0.062     1.528    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.524    
                         clock arrival                          1.528    
  -------------------------------------------------------------------
                         relative delay                        -3.052    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.344    -1.514    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X123Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y357       FDRE (Prop_fdre_C_Q)         0.178    -1.336 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.221    -1.115    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X121Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X121Y357       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.097    
                         clock uncertainty            0.290     2.387    
    SLICE_X121Y357       FDRE (Hold_fdre_C_D)         0.118     2.505    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.115    
                         clock arrival                          2.505    
  -------------------------------------------------------------------
                         relative delay                        -3.620    



Id: 26
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.032      7.198


Slack (MET) :             7.198ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.958ns
  Reference Relative Delay:  -3.563ns
  Relative CRPR:             -0.427ns
  Actual Bus Skew:            1.032ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.537    -2.037    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y399       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y399       FDRE (Prop_fdre_C_Q)         0.236    -1.801 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369    -1.432    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X106Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X106Y400       FDRE (Setup_fdre_C_D)       -0.057     1.526    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.432    
                         clock arrival                          1.526    
  -------------------------------------------------------------------
                         relative delay                        -2.958    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.345    -1.513    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X105Y399       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y399       FDRE (Prop_fdre_C_Q)         0.178    -1.335 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.303    -1.032    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X106Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X106Y400       FDRE (Hold_fdre_C_D)         0.152     2.531    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.032    
                         clock arrival                          2.531    
  -------------------------------------------------------------------
                         relative delay                        -3.563    



Id: 27
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.183      7.047


Slack (MET) :             7.047ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.849ns
  Reference Relative Delay:  -3.581ns
  Relative CRPR:             -0.451ns
  Actual Bus Skew:            1.183ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.706    -1.868    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X124Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y400       FDRE (Prop_fdre_C_Q)         0.259    -1.609 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.373    -1.237    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X122Y401       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y401       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.881    
                         clock uncertainty           -0.290     1.591    
    SLICE_X122Y401       FDRE (Setup_fdre_C_D)        0.021     1.612    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.237    
                         clock arrival                          1.612    
  -------------------------------------------------------------------
                         relative delay                        -2.849    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.346    -1.512    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X124Y399       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y399       FDRE (Prop_fdre_C_Q)         0.206    -1.306 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.265    -1.041    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X122Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.290     2.388    
    SLICE_X122Y400       FDRE (Hold_fdre_C_D)         0.152     2.540    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.041    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                        -3.581    



Id: 28
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.918      7.312


Slack (MET) :             7.312ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.886ns
  Reference Relative Delay:  -3.509ns
  Relative CRPR:             -0.295ns
  Actual Bus Skew:            0.918ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.699    -1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y407       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y407       FDRE (Prop_fdre_C_Q)         0.204    -1.671 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279    -1.393    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y406       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.551     1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y406       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.875    
                         clock uncertainty           -0.290     1.585    
    SLICE_X113Y406       FDRE (Setup_fdre_C_D)       -0.092     1.493    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.393    
                         clock arrival                          1.493    
  -------------------------------------------------------------------
                         relative delay                        -2.886    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.469    -1.389    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X113Y407       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y407       FDRE (Prop_fdre_C_Q)         0.178    -1.211 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.236    -0.975    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X112Y404       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.599     2.092    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X112Y404       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.092    
                         clock uncertainty            0.290     2.382    
    SLICE_X112Y404       FDRE (Hold_fdre_C_D)         0.152     2.534    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.975    
                         clock arrival                          2.534    
  -------------------------------------------------------------------
                         relative delay                        -3.509    



Id: 29
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.032      7.198


Slack (MET) :             7.198ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.769ns
  Reference Relative Delay:  -3.485ns
  Relative CRPR:             -0.316ns
  Actual Bus Skew:            1.032ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.706    -1.868    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X122Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_fdre_C_Q)         0.236    -1.632 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.365    -1.267    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X123Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.881    
                         clock uncertainty           -0.290     1.591    
    SLICE_X123Y405       FDRE (Setup_fdre_C_D)       -0.089     1.502    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.267    
                         clock arrival                          1.502    
  -------------------------------------------------------------------
                         relative delay                        -2.769    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.475    -1.383    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X122Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y405       FDRE (Prop_fdre_C_Q)         0.206    -1.177 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.232    -0.945    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X124Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.290     2.388    
    SLICE_X124Y405       FDRE (Hold_fdre_C_D)         0.152     2.540    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.945    
                         clock arrival                          2.540    
  -------------------------------------------------------------------
                         relative delay                        -3.485    



Id: 30
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.042      7.188


Slack (MET) :             7.188ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.682ns
  Reference Relative Delay:  -3.243ns
  Relative CRPR:             -0.480ns
  Actual Bus Skew:            1.042ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.921    -1.653    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X117Y49        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y49        FDRE (Prop_fdre_C_Q)         0.204    -1.449 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.264    -1.185    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.879    
                         clock uncertainty           -0.290     1.589    
    SLICE_X115Y48        FDRE (Setup_fdre_C_D)       -0.093     1.496    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.185    
                         clock arrival                          1.496    
  -------------------------------------------------------------------
                         relative delay                        -2.682    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.609    -1.249    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y50        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y50        FDRE (Prop_fdre_C_Q)         0.178    -1.071 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.332    -0.739    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X115Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y48        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.096    
                         clock uncertainty            0.290     2.386    
    SLICE_X115Y48        FDRE (Hold_fdre_C_D)         0.118     2.504    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.739    
                         clock arrival                          2.504    
  -------------------------------------------------------------------
                         relative delay                        -3.243    



Id: 31
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.952      7.278


Slack (MET) :             7.278ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.765ns
  Reference Relative Delay:  -3.356ns
  Relative CRPR:             -0.361ns
  Actual Bus Skew:            0.952ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.753    -1.821    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X103Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.204    -1.617 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.375    -1.243    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X106Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X106Y97        FDRE (Setup_fdre_C_D)       -0.061     1.522    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.243    
                         clock arrival                          1.522    
  -------------------------------------------------------------------
                         relative delay                        -2.765    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.614    -1.244    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X103Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y97        FDRE (Prop_fdre_C_Q)         0.178    -1.066 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.241    -0.825    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X106Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X106Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X106Y97        FDRE (Hold_fdre_C_D)         0.152     2.531    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -0.825    
                         clock arrival                          2.531    
  -------------------------------------------------------------------
                         relative delay                        -3.356    



Id: 32
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.003      7.227


Slack (MET) :             7.227ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.933ns
  Reference Relative Delay:  -3.453ns
  Relative CRPR:             -0.483ns
  Actual Bus Skew:            1.003ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.742    -1.832    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X107Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.223    -1.609 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.280    -1.329    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X108Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.873    
                         clock uncertainty           -0.290     1.583    
    SLICE_X108Y99        FDRE (Setup_fdre_C_D)        0.021     1.604    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.329    
                         clock arrival                          1.604    
  -------------------------------------------------------------------
                         relative delay                        -2.933    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.433    -1.425    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X106Y100       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.189    -1.236 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.251    -0.985    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X108Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X108Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.290     2.379    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.089     2.468    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.985    
                         clock arrival                          2.468    
  -------------------------------------------------------------------
                         relative delay                        -3.453    



Id: 33
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.942      7.288


Slack (MET) :             7.288ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.818ns
  Reference Relative Delay:  -3.376ns
  Relative CRPR:             -0.384ns
  Actual Bus Skew:            0.942ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.751    -1.823    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X121Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y99        FDRE (Prop_fdre_C_Q)         0.204    -1.619 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.304    -1.316    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X121Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X121Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.881    
                         clock uncertainty           -0.290     1.591    
    SLICE_X121Y97        FDRE (Setup_fdre_C_D)       -0.089     1.502    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.316    
                         clock arrival                          1.502    
  -------------------------------------------------------------------
                         relative delay                        -2.818    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.611    -1.247    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X121Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y99        FDRE (Prop_fdre_C_Q)         0.178    -1.069 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.234    -0.835    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X120Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X120Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.290     2.388    
    SLICE_X120Y98        FDRE (Hold_fdre_C_D)         0.153     2.541    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.835    
                         clock arrival                          2.541    
  -------------------------------------------------------------------
                         relative delay                        -3.376    



Id: 34
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.893      7.337


Slack (MET) :             7.337ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -2.846ns
  Reference Relative Delay:  -3.358ns
  Relative CRPR:             -0.380ns
  Actual Bus Skew:            0.893ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.752    -1.822    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X128Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y96        FDRE (Prop_fdre_C_Q)         0.236    -1.586 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.275    -1.311    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X126Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X126Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.882    
                         clock uncertainty           -0.290     1.592    
    SLICE_X126Y96        FDRE (Setup_fdre_C_D)       -0.058     1.534    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.311    
                         clock arrival                          1.534    
  -------------------------------------------------------------------
                         relative delay                        -2.846    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.612    -1.246    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X129Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y96        FDRE (Prop_fdre_C_Q)         0.178    -1.068 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.252    -0.817    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X126Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.606     2.099    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X126Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.099    
                         clock uncertainty            0.290     2.389    
    SLICE_X126Y96        FDRE (Hold_fdre_C_D)         0.153     2.542    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -0.817    
                         clock arrival                          2.542    
  -------------------------------------------------------------------
                         relative delay                        -3.358    



Id: 35
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.109      7.121


Slack (MET) :             7.121ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.033ns
  Reference Relative Delay:  -3.610ns
  Relative CRPR:             -0.532ns
  Actual Bus Skew:            1.109ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.572    -2.002    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X111Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y149       FDRE (Prop_fdre_C_Q)         0.204    -1.798 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.290    -1.509    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X110Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.551     1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X110Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.875    
                         clock uncertainty           -0.290     1.585    
    SLICE_X110Y148       FDRE (Setup_fdre_C_D)       -0.061     1.524    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.509    
                         clock arrival                          1.524    
  -------------------------------------------------------------------
                         relative delay                        -3.033    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.266    -1.592    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X112Y150       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.189    -1.403 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.229    -1.174    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.599     2.092    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X113Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.092    
                         clock uncertainty            0.290     2.382    
    SLICE_X113Y148       FDRE (Hold_fdre_C_D)         0.054     2.436    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.174    
                         clock arrival                          2.436    
  -------------------------------------------------------------------
                         relative delay                        -3.610    



Id: 36
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.953      7.277


Slack (MET) :             7.277ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.051ns
  Reference Relative Delay:  -3.616ns
  Relative CRPR:             -0.388ns
  Actual Bus Skew:            0.953ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.407    -2.167    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X122Y151       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y151       FDRE (Prop_fdre_C_Q)         0.259    -1.908 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.439    -1.469    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X121Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X121Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.881    
                         clock uncertainty           -0.290     1.591    
    SLICE_X121Y147       FDRE (Setup_fdre_C_D)       -0.009     1.582    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.469    
                         clock arrival                          1.582    
  -------------------------------------------------------------------
                         relative delay                        -3.051    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.271    -1.587    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X122Y151       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y151       FDRE (Prop_fdre_C_Q)         0.189    -1.398 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.224    -1.175    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X121Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X121Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.098    
                         clock uncertainty            0.290     2.388    
    SLICE_X121Y149       FDRE (Hold_fdre_C_D)         0.054     2.442    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.175    
                         clock arrival                          2.442    
  -------------------------------------------------------------------
                         relative delay                        -3.616    



Id: 37
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.961      7.269


Slack (MET) :             7.269ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.126ns
  Reference Relative Delay:   3.522ns
  Relative CRPR:             -0.357ns
  Actual Bus Skew:            0.961ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y42        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y42        FDRE (Prop_fdre_C_Q)         0.236     2.332 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     2.699    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X118Y43        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.779    -1.079    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y43        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.079    
                         clock uncertainty           -0.290    -1.369    
    SLICE_X118Y43        FDRE (Setup_fdre_C_D)       -0.058    -1.427    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.699    
                         clock arrival                         -1.427    
  -------------------------------------------------------------------
                         relative delay                         4.126    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y0   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[0].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[0][rxoutclk]
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[0].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y42        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y42        FDRE (Prop_fdre_C_Q)         0.206     2.085 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226     2.311    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X118Y43        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.921    -1.653    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y43        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.653    
                         clock uncertainty            0.290    -1.364    
    SLICE_X118Y43        FDRE (Hold_fdre_C_D)         0.152    -1.212    GEM_style_source_links.i_gbt/g_rx_sync_fifos[0].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.311    
                         clock arrival                         -1.212    
  -------------------------------------------------------------------
                         relative delay                         3.522    



Id: 38
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.944      7.286


Slack (MET) :             7.286ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.451ns
  Reference Relative Delay:   3.870ns
  Relative CRPR:             -0.363ns
  Actual Bus Skew:            0.944ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X106Y146       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.236     2.325 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     2.685    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X104Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.441    -1.417    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X104Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.417    
                         clock uncertainty           -0.290    -1.707    
    SLICE_X104Y147       FDRE (Setup_fdre_C_D)       -0.059    -1.766    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.685    
                         clock arrival                         -1.766    
  -------------------------------------------------------------------
                         relative delay                         4.451    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y10  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[10][rxoutclk]
    BUFHCE_X1Y35         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[10].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X106Y146       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDRE (Prop_fdre_C_Q)         0.206     2.079 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.236     2.315    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X104Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.578    -1.996    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X104Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.996    
                         clock uncertainty            0.290    -1.707    
    SLICE_X104Y147       FDRE (Hold_fdre_C_D)         0.152    -1.555    GEM_style_source_links.i_gbt/g_rx_sync_fifos[10].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.315    
                         clock arrival                         -1.555    
  -------------------------------------------------------------------
                         relative delay                         3.870    



Id: 39
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.934      7.296


Slack (MET) :             7.296ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.404ns
  Reference Relative Delay:   3.883ns
  Relative CRPR:             -0.413ns
  Actual Bus Skew:            0.934ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y140       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDRE (Prop_fdre_C_Q)         0.259     2.348 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.359     2.707    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y139       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.430    -1.428    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y139       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.428    
                         clock uncertainty           -0.290    -1.718    
    SLICE_X106Y139       FDRE (Setup_fdre_C_D)        0.021    -1.697    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.707    
                         clock arrival                         -1.697    
  -------------------------------------------------------------------
                         relative delay                         4.404    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y11  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[11].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[11][rxoutclk]
    BUFHCE_X1Y34         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[11].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X110Y141       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y141       FDRE (Prop_fdre_C_Q)         0.206     2.079 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.240     2.319    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y141       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.568    -2.006    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y141       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.006    
                         clock uncertainty            0.290    -1.717    
    SLICE_X108Y141       FDRE (Hold_fdre_C_D)         0.152    -1.565    GEM_style_source_links.i_gbt/g_rx_sync_fifos[11].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.319    
                         clock arrival                         -1.565    
  -------------------------------------------------------------------
                         relative delay                         3.883    



Id: 40
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.869      7.361


Slack (MET) :             7.361ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.538ns
  Reference Relative Delay:   4.035ns
  Relative CRPR:             -0.365ns
  Actual Bus Skew:            0.869ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y197       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y197       FDRE (Prop_fdre_C_Q)         0.204     2.293 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     2.592    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y197       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.263    -1.595    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y197       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.595    
                         clock uncertainty           -0.290    -1.885    
    SLICE_X106Y197       FDRE (Setup_fdre_C_D)       -0.061    -1.946    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.592    
                         clock arrival                         -1.946    
  -------------------------------------------------------------------
                         relative delay                         4.538    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[12][rxoutclk]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y197       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y197       FDRE (Prop_fdre_C_Q)         0.178     2.051 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.249     2.300    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y197       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.398    -2.176    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y197       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.176    
                         clock uncertainty            0.290    -1.887    
    SLICE_X106Y197       FDRE (Hold_fdre_C_D)         0.152    -1.735    GEM_style_source_links.i_gbt/g_rx_sync_fifos[12].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.300    
                         clock arrival                         -1.735    
  -------------------------------------------------------------------
                         relative delay                         4.035    



Id: 41
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.959      7.271


Slack (MET) :             7.271ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.786ns
  Reference Relative Delay:   4.193ns
  Relative CRPR:             -0.365ns
  Actual Bus Skew:            0.959ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X115Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y199       FDRE (Prop_fdre_C_Q)         0.204     2.300 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.380     2.680    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X114Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.099    -1.759    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.759    
                         clock uncertainty           -0.290    -2.049    
    SLICE_X114Y200       FDRE (Setup_fdre_C_D)       -0.057    -2.106    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.680    
                         clock arrival                         -2.106    
  -------------------------------------------------------------------
                         relative delay                         4.786    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[13][rxoutclk]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[13].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X115Y199       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y199       FDRE (Prop_fdre_C_Q)         0.178     2.057 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.237     2.294    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X114Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.233    -2.341    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y200       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.341    
                         clock uncertainty            0.290    -2.052    
    SLICE_X114Y200       FDRE (Hold_fdre_C_D)         0.153    -1.899    GEM_style_source_links.i_gbt/g_rx_sync_fifos[13].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.294    
                         clock arrival                         -1.899    
  -------------------------------------------------------------------
                         relative delay                         4.193    



Id: 42
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.872      7.358


Slack (MET) :             7.358ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.585ns
  Reference Relative Delay:   4.079ns
  Relative CRPR:             -0.365ns
  Actual Bus Skew:            0.872ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.597     2.090    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y191       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y191       FDRE (Prop_fdre_C_Q)         0.236     2.326 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.284     2.610    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y191       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.263    -1.595    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y191       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.595    
                         clock uncertainty           -0.290    -1.885    
    SLICE_X111Y191       FDRE (Setup_fdre_C_D)       -0.090    -1.975    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.610    
                         clock arrival                         -1.975    
  -------------------------------------------------------------------
                         relative delay                         4.585    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[14][rxoutclk]
    BUFHCE_X1Y47         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[14].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.550     1.874    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y191       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y191       FDRE (Prop_fdre_C_Q)         0.206     2.080 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.230     2.310    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y191       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.398    -2.176    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y191       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.176    
                         clock uncertainty            0.290    -1.887    
    SLICE_X111Y191       FDRE (Hold_fdre_C_D)         0.118    -1.769    GEM_style_source_links.i_gbt/g_rx_sync_fifos[14].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.310    
                         clock arrival                         -1.769    
  -------------------------------------------------------------------
                         relative delay                         4.079    



Id: 43
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.194      7.036


Slack (MET) :             7.036ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.716ns
  Reference Relative Delay:   4.056ns
  Relative CRPR:             -0.534ns
  Actual Bus Skew:            1.194ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y198       FDRE (Prop_fdre_C_Q)         0.223     2.321 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.368     2.689    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X122Y201       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.101    -1.757    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y201       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.757    
                         clock uncertainty           -0.290    -2.047    
    SLICE_X122Y201       FDRE (Setup_fdre_C_D)        0.021    -2.026    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.689    
                         clock arrival                         -2.026    
  -------------------------------------------------------------------
                         relative delay                         4.716    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[15][rxoutclk]
    BUFHCE_X1Y46         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[15].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X124Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y198       FDRE (Prop_fdre_C_Q)         0.206     2.088 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.243     2.331    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X122Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.407    -2.167    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y198       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.167    
                         clock uncertainty            0.290    -1.878    
    SLICE_X122Y198       FDRE (Hold_fdre_C_D)         0.152    -1.726    GEM_style_source_links.i_gbt/g_rx_sync_fifos[15].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.331    
                         clock arrival                         -1.726    
  -------------------------------------------------------------------
                         relative delay                         4.056    



Id: 44
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.963      7.267


Slack (MET) :             7.267ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.762ns
  Reference Relative Delay:   4.166ns
  Relative CRPR:             -0.367ns
  Actual Bus Skew:            0.963ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.594     2.087    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y241       FDRE (Prop_fdre_C_Q)         0.204     2.291 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     2.645    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X106Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.091    -1.767    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.767    
                         clock uncertainty           -0.290    -2.057    
    SLICE_X106Y241       FDRE (Setup_fdre_C_D)       -0.060    -2.117    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.645    
                         clock arrival                         -2.117    
  -------------------------------------------------------------------
                         relative delay                         4.762    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y16  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[16][rxoutclk]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[16].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.547     1.871    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y241       FDRE (Prop_fdre_C_Q)         0.178     2.049 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.208     2.257    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.224    -2.350    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.350    
                         clock uncertainty            0.290    -2.061    
    SLICE_X106Y241       FDRE (Hold_fdre_C_D)         0.151    -1.910    GEM_style_source_links.i_gbt/g_rx_sync_fifos[16].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.257    
                         clock arrival                         -1.910    
  -------------------------------------------------------------------
                         relative delay                         4.166    



Id: 45
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.983      7.247


Slack (MET) :             7.247ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.805ns
  Reference Relative Delay:   4.238ns
  Relative CRPR:             -0.415ns
  Actual Bus Skew:            0.983ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X122Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y241       FDRE (Prop_fdre_C_Q)         0.259     2.355 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.421     2.776    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X122Y238       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.097    -1.761    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y238       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.761    
                         clock uncertainty           -0.290    -2.051    
    SLICE_X122Y238       FDRE (Setup_fdre_C_D)        0.022    -2.029    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.776    
                         clock arrival                         -2.029    
  -------------------------------------------------------------------
                         relative delay                         4.805    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y17  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[17][rxoutclk]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[17].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y242       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y242       FDRE (Prop_fdre_C_Q)         0.178     2.058 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.246     2.304    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X123Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.233    -2.341    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X123Y241       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.341    
                         clock uncertainty            0.290    -2.052    
    SLICE_X123Y241       FDRE (Hold_fdre_C_D)         0.118    -1.934    GEM_style_source_links.i_gbt/g_rx_sync_fifos[17].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.304    
                         clock arrival                         -1.934    
  -------------------------------------------------------------------
                         relative delay                         4.238    



Id: 46
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.958      7.272


Slack (MET) :             7.272ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.762ns
  Reference Relative Delay:   4.217ns
  Relative CRPR:             -0.413ns
  Actual Bus Skew:            0.958ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X116Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.236     2.332 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.320     2.652    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X112Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.096    -1.762    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X112Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.762    
                         clock uncertainty           -0.290    -2.052    
    SLICE_X112Y246       FDRE (Setup_fdre_C_D)       -0.058    -2.110    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.652    
                         clock arrival                         -2.110    
  -------------------------------------------------------------------
                         relative delay                         4.762    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y18  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[18][rxoutclk]
    BUFHCE_X1Y59         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[18].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X116Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y246       FDRE (Prop_fdre_C_Q)         0.206     2.085 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.232     2.317    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X114Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.233    -2.341    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.341    
                         clock uncertainty            0.290    -2.052    
    SLICE_X114Y246       FDRE (Hold_fdre_C_D)         0.152    -1.900    GEM_style_source_links.i_gbt/g_rx_sync_fifos[18].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.317    
                         clock arrival                         -1.900    
  -------------------------------------------------------------------
                         relative delay                         4.217    



Id: 47
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.920      7.310


Slack (MET) :             7.310ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.736ns
  Reference Relative Delay:   4.232ns
  Relative CRPR:             -0.415ns
  Actual Bus Skew:            0.920ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X121Y247       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y247       FDRE (Prop_fdre_C_Q)         0.204     2.302 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.295     2.597    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X121Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.101    -1.757    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X121Y246       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.757    
                         clock uncertainty           -0.290    -2.047    
    SLICE_X121Y246       FDRE (Setup_fdre_C_D)       -0.092    -2.139    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.597    
                         clock arrival                         -2.139    
  -------------------------------------------------------------------
                         relative delay                         4.736    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y19  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[19][rxoutclk]
    BUFHCE_X1Y58         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[19].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y248       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y248       FDRE (Prop_fdre_C_Q)         0.206     2.087 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.248     2.335    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X120Y247       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.235    -2.339    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y247       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.339    
                         clock uncertainty            0.290    -2.050    
    SLICE_X120Y247       FDRE (Hold_fdre_C_D)         0.153    -1.897    GEM_style_source_links.i_gbt/g_rx_sync_fifos[19].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.335    
                         clock arrival                         -1.897    
  -------------------------------------------------------------------
                         relative delay                         4.232    



Id: 48
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.987      7.243


Slack (MET) :             7.243ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.035ns
  Reference Relative Delay:   3.501ns
  Relative CRPR:             -0.453ns
  Actual Bus Skew:            0.987ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.595     2.088    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y42        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.204     2.292 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     2.569    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y42        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.774    -1.084    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y42        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.084    
                         clock uncertainty           -0.290    -1.374    
    SLICE_X111Y42        FDRE (Setup_fdre_C_D)       -0.092    -1.466    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.569    
                         clock arrival                         -1.466    
  -------------------------------------------------------------------
                         relative delay                         4.035    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y1   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[1].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[1][rxoutclk]
    BUFHCE_X1Y1          BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[1].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.551     1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.178     2.053 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.232     2.285    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.917    -1.657    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X112Y45        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.657    
                         clock uncertainty            0.290    -1.368    
    SLICE_X112Y45        FDRE (Hold_fdre_C_D)         0.152    -1.216    GEM_style_source_links.i_gbt/g_rx_sync_fifos[1].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.285    
                         clock arrival                         -1.216    
  -------------------------------------------------------------------
                         relative delay                         3.501    



Id: 49
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.034      7.196


Slack (MET) :             7.196ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.708ns
  Reference Relative Delay:   4.221ns
  Relative CRPR:             -0.547ns
  Actual Bus Skew:            1.034ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.598     2.091    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y250       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y250       FDRE (Prop_fdre_C_Q)         0.223     2.314 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.360     2.674    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y249       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.093    -1.765    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y249       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.765    
                         clock uncertainty           -0.290    -2.055    
    SLICE_X106Y249       FDRE (Setup_fdre_C_D)        0.021    -2.034    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.674    
                         clock arrival                         -2.034    
  -------------------------------------------------------------------
                         relative delay                         4.708    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y20  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[20][rxoutclk]
    BUFHCE_X1Y60         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[20].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y251       FDRE (Prop_fdre_C_Q)         0.178     2.051 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.221     2.272    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.217    -2.357    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -2.357    
                         clock uncertainty            0.290    -2.068    
    SLICE_X107Y251       FDRE (Hold_fdre_C_D)         0.118    -1.950    GEM_style_source_links.i_gbt/g_rx_sync_fifos[20].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.272    
                         clock arrival                         -1.950    
  -------------------------------------------------------------------
                         relative delay                         4.221    



Id: 50
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.873      7.357


Slack (MET) :             7.357ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.739ns
  Reference Relative Delay:   4.226ns
  Relative CRPR:             -0.359ns
  Actual Bus Skew:            0.873ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X122Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y251       FDRE (Prop_fdre_C_Q)         0.236     2.334 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.285     2.619    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X124Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.086    -1.772    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.772    
                         clock uncertainty           -0.290    -2.062    
    SLICE_X124Y251       FDRE (Setup_fdre_C_D)       -0.058    -2.120    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.619    
                         clock arrival                         -2.120    
  -------------------------------------------------------------------
                         relative delay                         4.739    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y21  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[21][rxoutclk]
    BUFHCE_X1Y61         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[21].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X122Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y251       FDRE (Prop_fdre_C_Q)         0.206     2.087 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.233     2.320    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X124Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.226    -2.348    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.348    
                         clock uncertainty            0.290    -2.059    
    SLICE_X124Y251       FDRE (Hold_fdre_C_D)         0.153    -1.906    GEM_style_source_links.i_gbt/g_rx_sync_fifos[21].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.320    
                         clock arrival                         -1.906    
  -------------------------------------------------------------------
                         relative delay                         4.226    



Id: 51
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.945      7.285


Slack (MET) :             7.285ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.805ns
  Reference Relative Delay:   4.242ns
  Relative CRPR:             -0.381ns
  Actual Bus Skew:            0.945ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.595     2.088    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y256       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y256       FDRE (Prop_fdre_C_Q)         0.259     2.347 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     2.724    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X109Y255       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.077    -1.781    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y255       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.781    
                         clock uncertainty           -0.290    -2.071    
    SLICE_X109Y255       FDRE (Setup_fdre_C_D)       -0.010    -2.081    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.724    
                         clock arrival                         -2.081    
  -------------------------------------------------------------------
                         relative delay                         4.805    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y22  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[22][rxoutclk]
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[22].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.548     1.872    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y256       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y256       FDRE (Prop_fdre_C_Q)         0.206     2.078 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.249     2.327    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y255       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.217    -2.357    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y255       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.357    
                         clock uncertainty            0.290    -2.068    
    SLICE_X108Y255       FDRE (Hold_fdre_C_D)         0.153    -1.915    GEM_style_source_links.i_gbt/g_rx_sync_fifos[22].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.327    
                         clock arrival                         -1.915    
  -------------------------------------------------------------------
                         relative delay                         4.242    



Id: 52
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.902      7.328


Slack (MET) :             7.328ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.800ns
  Reference Relative Delay:   4.257ns
  Relative CRPR:             -0.358ns
  Actual Bus Skew:            0.902ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y252       FDRE (Prop_fdre_C_Q)         0.259     2.357 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.371     2.728    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X121Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.085    -1.773    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X121Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.773    
                         clock uncertainty           -0.290    -2.063    
    SLICE_X121Y251       FDRE (Setup_fdre_C_D)       -0.009    -2.072    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.728    
                         clock arrival                         -2.072    
  -------------------------------------------------------------------
                         relative delay                         4.800    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[23][rxoutclk]
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[23].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y252       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y252       FDRE (Prop_fdre_C_Q)         0.206     2.087 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.229     2.316    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X121Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.226    -2.348    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X121Y251       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.348    
                         clock uncertainty            0.290    -2.059    
    SLICE_X121Y251       FDRE (Hold_fdre_C_D)         0.118    -1.941    GEM_style_source_links.i_gbt/g_rx_sync_fifos[23].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.316    
                         clock arrival                         -1.941    
  -------------------------------------------------------------------
                         relative delay                         4.257    



Id: 53
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.920      7.310


Slack (MET) :             7.310ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.814ns
  Reference Relative Delay:   4.252ns
  Relative CRPR:             -0.358ns
  Actual Bus Skew:            0.920ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y301       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y301       FDRE (Prop_fdre_C_Q)         0.236     2.332 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     2.690    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X114Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.083    -1.775    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.775    
                         clock uncertainty           -0.290    -2.065    
    SLICE_X114Y299       FDRE (Setup_fdre_C_D)       -0.059    -2.124    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.690    
                         clock arrival                         -2.124    
  -------------------------------------------------------------------
                         relative delay                         4.814    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y24  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[24][rxoutclk]
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[24].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y301       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y301       FDRE (Prop_fdre_C_Q)         0.206     2.085 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.258     2.343    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X114Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.224    -2.350    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X114Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.350    
                         clock uncertainty            0.290    -2.061    
    SLICE_X114Y299       FDRE (Hold_fdre_C_D)         0.152    -1.909    GEM_style_source_links.i_gbt/g_rx_sync_fifos[24].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.343    
                         clock arrival                         -1.909    
  -------------------------------------------------------------------
                         relative delay                         4.252    



Id: 54
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.978      7.252


Slack (MET) :             7.252ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.821ns
  Reference Relative Delay:   4.250ns
  Relative CRPR:             -0.406ns
  Actual Bus Skew:            0.978ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y300       FDRE (Prop_fdre_C_Q)         0.236     2.334 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367     2.701    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X120Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.085    -1.773    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.773    
                         clock uncertainty           -0.290    -2.063    
    SLICE_X120Y299       FDRE (Setup_fdre_C_D)       -0.057    -2.120    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.701    
                         clock arrival                         -2.120    
  -------------------------------------------------------------------
                         relative delay                         4.821    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y25  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[25][rxoutclk]
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[25].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y300       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y300       FDRE (Prop_fdre_C_Q)         0.162     2.044 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.235     2.279    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X120Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.226    -2.348    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y299       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.348    
                         clock uncertainty            0.290    -2.059    
    SLICE_X120Y299       FDRE (Hold_fdre_C_D)         0.087    -1.972    GEM_style_source_links.i_gbt/g_rx_sync_fifos[25].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.279    
                         clock arrival                         -1.972    
  -------------------------------------------------------------------
                         relative delay                         4.250    



Id: 55
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.039      7.191


Slack (MET) :             7.191ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.693ns
  Reference Relative Delay:   4.032ns
  Relative CRPR:             -0.377ns
  Actual Bus Skew:            1.039ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y303       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_fdre_C_Q)         0.223     2.321 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.466     2.787    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X124Y303       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.216    -1.642    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X124Y303       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.642    
                         clock uncertainty           -0.290    -1.932    
    SLICE_X124Y303       FDRE (Setup_fdre_C_D)        0.026    -1.906    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.787    
                         clock arrival                         -1.906    
  -------------------------------------------------------------------
                         relative delay                         4.693    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y26  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[26][rxoutclk]
    BUFHCE_X1Y83         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[26].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y303       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y303       FDRE (Prop_fdre_C_Q)         0.162     2.044 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.175     2.219    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X122Y304       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.386    -2.188    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y304       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.188    
                         clock uncertainty            0.290    -1.899    
    SLICE_X122Y304       FDRE (Hold_fdre_C_D)         0.086    -1.813    GEM_style_source_links.i_gbt/g_rx_sync_fifos[26].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.219    
                         clock arrival                         -1.813    
  -------------------------------------------------------------------
                         relative delay                         4.032    



Id: 56
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.956      7.274


Slack (MET) :             7.274ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.699ns
  Reference Relative Delay:   4.097ns
  Relative CRPR:             -0.353ns
  Actual Bus Skew:            0.956ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y309       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y309       FDRE (Prop_fdre_C_Q)         0.223     2.319 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.463     2.782    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X118Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.210    -1.648    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y312       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.648    
                         clock uncertainty           -0.290    -1.938    
    SLICE_X118Y312       FDRE (Setup_fdre_C_D)        0.021    -1.917    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.782    
                         clock arrival                         -1.917    
  -------------------------------------------------------------------
                         relative delay                         4.699    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y27  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[27][rxoutclk]
    BUFHCE_X1Y82         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[27].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y309       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y309       FDRE (Prop_fdre_C_Q)         0.162     2.041 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.239     2.280    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X118Y310       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.382    -2.192    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y310       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.192    
                         clock uncertainty            0.290    -1.903    
    SLICE_X118Y310       FDRE (Hold_fdre_C_D)         0.086    -1.817    GEM_style_source_links.i_gbt/g_rx_sync_fifos[27].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.280    
                         clock arrival                         -1.817    
  -------------------------------------------------------------------
                         relative delay                         4.097    



Id: 57
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.046      7.184


Slack (MET) :             7.184ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.521ns
  Reference Relative Delay:   3.923ns
  Relative CRPR:             -0.448ns
  Actual Bus Skew:            1.046ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y352       FDRE (Prop_fdre_C_Q)         0.236     2.325 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.303     2.628    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.345    -1.513    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X105Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.513    
                         clock uncertainty           -0.290    -1.803    
    SLICE_X105Y352       FDRE (Setup_fdre_C_D)       -0.090    -1.893    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.628    
                         clock arrival                         -1.893    
  -------------------------------------------------------------------
                         relative delay                         4.521    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y28  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[28][rxoutclk]
    BUFHCE_X1Y84         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[28].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y352       FDRE (Prop_fdre_C_Q)         0.162     2.035 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.228     2.263    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X106Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.537    -2.037    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X106Y352       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.037    
                         clock uncertainty            0.290    -1.748    
    SLICE_X106Y352       FDRE (Hold_fdre_C_D)         0.087    -1.661    GEM_style_source_links.i_gbt/g_rx_sync_fifos[28].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.263    
                         clock arrival                         -1.661    
  -------------------------------------------------------------------
                         relative delay                         3.923    



Id: 58
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.957      7.273


Slack (MET) :             7.273ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.668ns
  Reference Relative Delay:   4.088ns
  Relative CRPR:             -0.376ns
  Actual Bus Skew:            0.957ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y350       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y350       FDRE (Prop_fdre_C_Q)         0.259     2.356 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.400     2.756    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X118Y349       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.214    -1.644    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y349       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.644    
                         clock uncertainty           -0.290    -1.934    
    SLICE_X118Y349       FDRE (Setup_fdre_C_D)        0.022    -1.912    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.756    
                         clock arrival                         -1.912    
  -------------------------------------------------------------------
                         relative delay                         4.668    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y29  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[29][rxoutclk]
    BUFHCE_X1Y85         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[29].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y350       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y350       FDRE (Prop_fdre_C_Q)         0.206     2.086 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.255     2.341    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X120Y349       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.386    -2.188    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y349       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.188    
                         clock uncertainty            0.290    -1.899    
    SLICE_X120Y349       FDRE (Hold_fdre_C_D)         0.152    -1.747    GEM_style_source_links.i_gbt/g_rx_sync_fifos[29].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.341    
                         clock arrival                         -1.747    
  -------------------------------------------------------------------
                         relative delay                         4.088    



Id: 59
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.143      7.087


Slack (MET) :             7.087ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.153ns
  Reference Relative Delay:   3.490ns
  Relative CRPR:             -0.479ns
  Actual Bus Skew:            1.143ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.204     2.293 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.397     2.690    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X109Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.773    -1.085    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X109Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.085    
                         clock uncertainty           -0.290    -1.375    
    SLICE_X109Y47        FDRE (Setup_fdre_C_D)       -0.088    -1.463    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.690    
                         clock arrival                         -1.463    
  -------------------------------------------------------------------
                         relative delay                         4.153    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y2   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[2].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[2][rxoutclk]
    BUFHCE_X1Y11         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[2].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDRE (Prop_fdre_C_Q)         0.178     2.051 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.228     2.279    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.922    -1.652    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X104Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.652    
                         clock uncertainty            0.290    -1.363    
    SLICE_X104Y47        FDRE (Hold_fdre_C_D)         0.152    -1.211    GEM_style_source_links.i_gbt/g_rx_sync_fifos[2].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.279    
                         clock arrival                         -1.211    
  -------------------------------------------------------------------
                         relative delay                         3.490    



Id: 60
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.895      7.335


Slack (MET) :             7.335ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.458ns
  Reference Relative Delay:   3.888ns
  Relative CRPR:             -0.325ns
  Actual Bus Skew:            0.895ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.598     2.091    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y355       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y355       FDRE (Prop_fdre_C_Q)         0.204     2.295 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     2.584    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.336    -1.522    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y356       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.522    
                         clock uncertainty           -0.290    -1.812    
    SLICE_X108Y356       FDRE (Setup_fdre_C_D)       -0.062    -1.874    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.584    
                         clock arrival                         -1.874    
  -------------------------------------------------------------------
                         relative delay                         4.458    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y30  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[30][rxoutclk]
    BUFHCE_X1Y95         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[30].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.551     1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y355       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y355       FDRE (Prop_fdre_C_Q)         0.178     2.053 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.240     2.293    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y355       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.537    -2.037    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y355       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.037    
                         clock uncertainty            0.290    -1.748    
    SLICE_X108Y355       FDRE (Hold_fdre_C_D)         0.152    -1.596    GEM_style_source_links.i_gbt/g_rx_sync_fifos[30].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.293    
                         clock arrival                         -1.596    
  -------------------------------------------------------------------
                         relative delay                         3.888    



Id: 61
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.902      7.328


Slack (MET) :             7.328ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.529ns
  Reference Relative Delay:   3.950ns
  Relative CRPR:             -0.323ns
  Actual Bus Skew:            0.902ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y358       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y358       FDRE (Prop_fdre_C_Q)         0.259     2.355 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.360     2.715    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X121Y358       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.343    -1.515    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X121Y358       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.515    
                         clock uncertainty           -0.290    -1.805    
    SLICE_X121Y358       FDRE (Setup_fdre_C_D)       -0.009    -1.814    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.715    
                         clock arrival                         -1.814    
  -------------------------------------------------------------------
                         relative delay                         4.529    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y31  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[31][rxoutclk]
    BUFHCE_X1Y94         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[31].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y358       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y358       FDRE (Prop_fdre_C_Q)         0.189     2.068 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.229     2.297    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X122Y358       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.544    -2.030    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y358       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.030    
                         clock uncertainty            0.290    -1.741    
    SLICE_X122Y358       FDRE (Hold_fdre_C_D)         0.088    -1.653    GEM_style_source_links.i_gbt/g_rx_sync_fifos[31].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.297    
                         clock arrival                         -1.653    
  -------------------------------------------------------------------
                         relative delay                         3.950    



Id: 62
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.168      7.062


Slack (MET) :             7.062ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.490ns
  Reference Relative Delay:   3.770ns
  Relative CRPR:             -0.448ns
  Actual Bus Skew:            1.168ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X109Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y400       FDRE (Prop_fdre_C_Q)         0.223     2.312 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     2.670    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X107Y398       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.337    -1.521    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y398       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.521    
                         clock uncertainty           -0.290    -1.811    
    SLICE_X107Y398       FDRE (Setup_fdre_C_D)       -0.009    -1.820    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.670    
                         clock arrival                         -1.820    
  -------------------------------------------------------------------
                         relative delay                         4.490    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y32  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[32][rxoutclk]
    BUFHCE_X1Y96         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[32].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y400       FDRE (Prop_fdre_C_Q)         0.206     2.079 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.222     2.301    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X107Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.697    -1.877    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.877    
                         clock uncertainty            0.290    -1.588    
    SLICE_X107Y400       FDRE (Hold_fdre_C_D)         0.118    -1.470    GEM_style_source_links.i_gbt/g_rx_sync_fifos[32].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.301    
                         clock arrival                         -1.470    
  -------------------------------------------------------------------
                         relative delay                         3.770    



Id: 63
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.924      7.306


Slack (MET) :             7.306ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.474ns
  Reference Relative Delay:   3.894ns
  Relative CRPR:             -0.344ns
  Actual Bus Skew:            0.924ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y400       FDRE (Prop_fdre_C_Q)         0.259     2.357 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     2.662    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X121Y398       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.345    -1.513    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X121Y398       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.513    
                         clock uncertainty           -0.290    -1.803    
    SLICE_X121Y398       FDRE (Setup_fdre_C_D)       -0.009    -1.812    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.662    
                         clock arrival                         -1.812    
  -------------------------------------------------------------------
                         relative delay                         4.474    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y33  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[33][rxoutclk]
    BUFHCE_X1Y97         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[33].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X121Y400       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y400       FDRE (Prop_fdre_C_Q)         0.178     2.059 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.248     2.307    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X122Y399       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.546    -2.028    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y399       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -2.028    
                         clock uncertainty            0.290    -1.739    
    SLICE_X122Y399       FDRE (Hold_fdre_C_D)         0.152    -1.587    GEM_style_source_links.i_gbt/g_rx_sync_fifos[33].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.307    
                         clock arrival                         -1.587    
  -------------------------------------------------------------------
                         relative delay                         3.894    



Id: 64
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.951      7.279


Slack (MET) :             7.279ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.403ns
  Reference Relative Delay:   3.743ns
  Relative CRPR:             -0.291ns
  Actual Bus Skew:            0.951ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.597     2.090    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y406       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y406       FDRE (Prop_fdre_C_Q)         0.204     2.294 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     2.662    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X110Y407       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.468    -1.390    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y407       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.390    
                         clock uncertainty           -0.290    -1.680    
    SLICE_X110Y407       FDRE (Setup_fdre_C_D)       -0.061    -1.741    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.662    
                         clock arrival                         -1.741    
  -------------------------------------------------------------------
                         relative delay                         4.403    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[34][rxoutclk]
    BUFHCE_X1Y107        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[34].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.550     1.874    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y406       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y406       FDRE (Prop_fdre_C_Q)         0.178     2.052 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.223     2.275    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X111Y407       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.698    -1.876    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y407       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.876    
                         clock uncertainty            0.290    -1.587    
    SLICE_X111Y407       FDRE (Hold_fdre_C_D)         0.118    -1.469    GEM_style_source_links.i_gbt/g_rx_sync_fifos[34].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.275    
                         clock arrival                         -1.469    
  -------------------------------------------------------------------
                         relative delay                         3.743    



Id: 65
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.994      7.236


Slack (MET) :             7.236ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.391ns
  Reference Relative Delay:   3.690ns
  Relative CRPR:             -0.293ns
  Actual Bus Skew:            0.994ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y404       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y404       FDRE (Prop_fdre_C_Q)         0.204     2.302 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.355     2.657    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X122Y404       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.475    -1.383    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X122Y404       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.383    
                         clock uncertainty           -0.290    -1.673    
    SLICE_X122Y404       FDRE (Setup_fdre_C_D)       -0.061    -1.734    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.657    
                         clock arrival                         -1.734    
  -------------------------------------------------------------------
                         relative delay                         4.391    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[35][rxoutclk]
    BUFHCE_X1Y106        BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[35].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X123Y404       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y404       FDRE (Prop_fdre_C_Q)         0.178     2.059 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.207     2.266    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X120Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.706    -1.868    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y405       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.868    
                         clock uncertainty            0.290    -1.579    
    SLICE_X120Y405       FDRE (Hold_fdre_C_D)         0.155    -1.424    GEM_style_source_links.i_gbt/g_rx_sync_fifos[35].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.266    
                         clock arrival                         -1.424    
  -------------------------------------------------------------------
                         relative delay                         3.690    



Id: 66
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.182      7.048


Slack (MET) :             7.048ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.239ns
  Reference Relative Delay:   3.562ns
  Relative CRPR:             -0.505ns
  Actual Bus Skew:            1.182ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X116Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y47        FDRE (Prop_fdre_C_Q)         0.259     2.355 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.366     2.721    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y50        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.609    -1.249    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X116Y50        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.249    
                         clock uncertainty           -0.290    -1.539    
    SLICE_X116Y50        FDRE (Setup_fdre_C_D)        0.021    -1.518    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.721    
                         clock arrival                         -1.518    
  -------------------------------------------------------------------
                         relative delay                         4.239    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y3   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[3].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[3][rxoutclk]
    BUFHCE_X1Y10         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[3].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.555     1.879    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y47        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y47        FDRE (Prop_fdre_C_Q)         0.206     2.085 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.231     2.316    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X115Y49        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.921    -1.653    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X115Y49        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.653    
                         clock uncertainty            0.290    -1.364    
    SLICE_X115Y49        FDRE (Hold_fdre_C_D)         0.118    -1.246    GEM_style_source_links.i_gbt/g_rx_sync_fifos[3].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.316    
                         clock arrival                         -1.246    
  -------------------------------------------------------------------
                         relative delay                         3.562    



Id: 67
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.037      7.193


Slack (MET) :             7.193ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.293ns
  Reference Relative Delay:   3.667ns
  Relative CRPR:             -0.411ns
  Actual Bus Skew:            1.037ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.596     2.089    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X108Y95        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.236     2.325 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     2.697    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X104Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.611    -1.247    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X104Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty           -0.290    -1.537    
    SLICE_X104Y97        FDRE (Setup_fdre_C_D)       -0.059    -1.596    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.697    
                         clock arrival                         -1.596    
  -------------------------------------------------------------------
                         relative delay                         4.293    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y4   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[4][rxoutclk]
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[4].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.549     1.873    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X107Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.178     2.051 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.233     2.284    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.750    -1.824    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X104Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.824    
                         clock uncertainty            0.290    -1.535    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.152    -1.383    GEM_style_source_links.i_gbt/g_rx_sync_fifos[4].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.284    
                         clock arrival                         -1.383    
  -------------------------------------------------------------------
                         relative delay                         3.667    



Id: 68
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         1.132      7.098


Slack (MET) :             7.098ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.391ns
  Reference Relative Delay:   3.742ns
  Relative CRPR:             -0.483ns
  Actual Bus Skew:            1.132ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.598     2.091    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.223     2.314 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.383     2.697    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y100       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.433    -1.425    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X108Y100       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.425    
                         clock uncertainty           -0.290    -1.715    
    SLICE_X108Y100       FDRE (Setup_fdre_C_D)        0.021    -1.694    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.697    
                         clock arrival                         -1.694    
  -------------------------------------------------------------------
                         relative delay                         4.391    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y5   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[5].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[5][rxoutclk]
    BUFHCE_X1Y13         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[5].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.551     1.875    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X111Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.162     2.037 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.250     2.287    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X110Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.744    -1.830    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X110Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.830    
                         clock uncertainty            0.290    -1.541    
    SLICE_X110Y98        FDRE (Hold_fdre_C_D)         0.086    -1.455    GEM_style_source_links.i_gbt/g_rx_sync_fifos[5].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.287    
                         clock arrival                         -1.455    
  -------------------------------------------------------------------
                         relative delay                         3.742    



Id: 69
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.961      7.269


Slack (MET) :             7.269ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.296ns
  Reference Relative Delay:   3.694ns
  Relative CRPR:             -0.359ns
  Actual Bus Skew:            0.961ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.604     2.097    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y98        FDRE (Prop_fdre_C_Q)         0.236     2.333 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367     2.700    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X118Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.610    -1.248    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.248    
                         clock uncertainty           -0.290    -1.538    
    SLICE_X118Y99        FDRE (Setup_fdre_C_D)       -0.058    -1.596    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.700    
                         clock arrival                         -1.596    
  -------------------------------------------------------------------
                         relative delay                         4.296    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y6   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[6].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[6][rxoutclk]
    BUFHCE_X1Y23         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[6].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.556     1.880    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y98        FDRE (Prop_fdre_C_Q)         0.206     2.086 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.226     2.312    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X118Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.750    -1.824    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y99        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.824    
                         clock uncertainty            0.290    -1.535    
    SLICE_X118Y99        FDRE (Hold_fdre_C_D)         0.152    -1.383    GEM_style_source_links.i_gbt/g_rx_sync_fifos[6].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.312    
                         clock arrival                         -1.383    
  -------------------------------------------------------------------
                         relative delay                         3.694    



Id: 70
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.060      7.170


Slack (MET) :             7.170ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.353ns
  Reference Relative Delay:   3.679ns
  Relative CRPR:             -0.385ns
  Actual Bus Skew:            1.060ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y96        FDRE (Prop_fdre_C_Q)         0.204     2.302 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     2.757    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X126Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.612    -1.246    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y98        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.246    
                         clock uncertainty           -0.290    -1.536    
    SLICE_X126Y98        FDRE (Setup_fdre_C_D)       -0.060    -1.596    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.757    
                         clock arrival                         -1.596    
  -------------------------------------------------------------------
                         relative delay                         4.353    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y7   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[7].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[7][rxoutclk]
    BUFHCE_X1Y22         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[7].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.558     1.882    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X125Y96        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y96        FDRE (Prop_fdre_C_Q)         0.178     2.060 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.239     2.299    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X126Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.752    -1.822    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X126Y97        FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.822    
                         clock uncertainty            0.290    -1.533    
    SLICE_X126Y97        FDRE (Hold_fdre_C_D)         0.153    -1.380    GEM_style_source_links.i_gbt/g_rx_sync_fifos[7].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.299    
                         clock arrival                         -1.380    
  -------------------------------------------------------------------
                         relative delay                         3.679    



Id: 71
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         1.020      7.210


Slack (MET) :             7.210ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.489ns
  Reference Relative Delay:   3.927ns
  Relative CRPR:             -0.457ns
  Actual Bus Skew:            1.020ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.603     2.096    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X114Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y147       FDRE (Prop_fdre_C_Q)         0.259     2.355 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.413     2.768    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X113Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.436    -1.422    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y149       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.422    
                         clock uncertainty           -0.290    -1.712    
    SLICE_X113Y149       FDRE (Setup_fdre_C_D)       -0.009    -1.721    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.768    
                         clock arrival                         -1.721    
  -------------------------------------------------------------------
                         relative delay                         4.489    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y8   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[8].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[8][rxoutclk]
    BUFHCE_X1Y24         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[8].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.552     1.876    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X113Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y148       FDRE (Prop_fdre_C_Q)         0.162     2.038 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.229     2.267    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X111Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.572    -2.002    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X111Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -2.002    
                         clock uncertainty            0.290    -1.713    
    SLICE_X111Y148       FDRE (Hold_fdre_C_D)         0.053    -1.660    GEM_style_source_links.i_gbt/g_rx_sync_fifos[8].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.267    
                         clock arrival                         -1.660    
  -------------------------------------------------------------------
                         relative delay                         3.927    



Id: 72
set_bus_skew -from [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                      clk_ttc120_out_ttc_mmcm
                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.209      7.021


Slack (MET) :             7.021ns  (requirement - actual skew)
  Endpoint Source:        GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Endpoint Destination:   GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK)
  Reference Destination:  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    4.619ns
  Reference Relative Delay:   3.894ns
  Relative CRPR:             -0.484ns
  Actual Bus Skew:            1.209ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.103     1.493 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.605     2.098    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y147       FDRE (Prop_fdre_C_Q)         0.259     2.357 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.376     2.733    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X121Y151       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.271    -1.587    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X121Y151       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.587    
                         clock uncertainty           -0.290    -1.877    
    SLICE_X121Y151       FDRE (Setup_fdre_C_D)       -0.009    -1.886    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.733    
                         clock arrival                         -1.886    
  -------------------------------------------------------------------
                         relative delay                         4.619    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y9   GTHE2_CHANNEL                0.000     0.000 r  GEM_style_source_links.i_gth_wrapper/gen_gth_single[9].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK
                         net (fo=1, routed)           1.258     1.258    GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gth_gt_clk_out_arr_i[9][rxoutclk]
    BUFHCE_X1Y25         BUFH (Prop_bufh_I_O)         0.066     1.324 r  GEM_style_source_links.i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[9].i_bufh_rx_outclk/O
                         net (fo=72, routed)          0.557     1.881    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X120Y147       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y147       FDRE (Prop_fdre_C_Q)         0.206     2.087 r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.255     2.342    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X120Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.579    -1.995    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X120Y148       FDRE                                         r  GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -1.995    
                         clock uncertainty            0.290    -1.706    
    SLICE_X120Y148       FDRE (Hold_fdre_C_D)         0.153    -1.553    GEM_style_source_links.i_gbt/g_rx_sync_fifos[9].i_rx_sync_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.342    
                         clock arrival                         -1.553    
  -------------------------------------------------------------------
                         relative delay                         3.894    



Id: 73
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.927      2.406


Slack (MET) :             2.406ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.677ns
  Reference Relative Delay:  -7.508ns
  Relative CRPR:             -0.096ns
  Actual Bus Skew:            0.927ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.475    -2.140    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X58Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y337        FDRE (Prop_fdre_C_Q)         0.236    -1.904 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.284    -1.620    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X57Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.304     5.378    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.378    
                         clock uncertainty           -0.230     5.148    
    SLICE_X57Y337        FDRE (Setup_fdre_C_D)       -0.090     5.058    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -1.620    
                         clock arrival                          5.058    
  -------------------------------------------------------------------
                         relative delay                        -6.677    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.242    -1.622    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X62Y338        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y338        FDRE (Prop_fdre_C_Q)         0.206    -1.416 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.152    -1.264    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y338        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.414     5.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y338        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     5.897    
                         clock uncertainty            0.230     6.127    
    SLICE_X61Y338        FDRE (Hold_fdre_C_D)         0.117     6.244    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.264    
                         clock arrival                          6.244    
  -------------------------------------------------------------------
                         relative delay                        -7.508    



Id: 74
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.929      2.404


Slack (MET) :             2.404ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.654ns
  Reference Relative Delay:  -7.487ns
  Relative CRPR:             -0.096ns
  Actual Bus Skew:            0.929ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.408    -2.207    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X64Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y315        FDRE (Prop_fdre_C_Q)         0.259    -1.948 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.367    -1.581    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X65Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.239     5.313    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     5.313    
                         clock uncertainty           -0.230     5.083    
    SLICE_X65Y315        FDRE (Setup_fdre_C_D)       -0.010     5.073    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                          -1.581    
                         clock arrival                          5.073    
  -------------------------------------------------------------------
                         relative delay                        -6.654    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.240    -1.624    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X63Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y315        FDRE (Prop_fdre_C_Q)         0.162    -1.462 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.150    -1.312    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y314        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.411     5.894    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y314        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.894    
                         clock uncertainty            0.230     6.124    
    SLICE_X63Y314        FDRE (Hold_fdre_C_D)         0.051     6.175    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -1.312    
                         clock arrival                          6.175    
  -------------------------------------------------------------------
                         relative delay                        -7.487    



Id: 75
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.908      2.425


Slack (MET) :             2.425ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.390ns
  Reference Relative Delay:   7.555ns
  Relative CRPR:             -0.072ns
  Actual Bus Skew:            0.908ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.410     5.893    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X60Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y315        FDRE (Prop_fdre_C_Q)         0.259     6.152 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.469     6.620    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.302    -1.562    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y315        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000    -1.562    
                         clock uncertainty           -0.230    -1.792    
    SLICE_X56Y315        FDRE (Setup_fdre_C_D)        0.022    -1.770    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           6.620    
                         clock arrival                         -1.770    
  -------------------------------------------------------------------
                         relative delay                         8.390    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.242     5.316    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X60Y313        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y313        FDRE (Prop_fdre_C_Q)         0.206     5.522 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.275     5.797    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X58Y313        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.474    -2.141    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y313        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -2.141    
                         clock uncertainty            0.230    -1.911    
    SLICE_X58Y313        FDRE (Hold_fdre_C_D)         0.153    -1.758    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.797    
                         clock arrival                         -1.758    
  -------------------------------------------------------------------
                         relative delay                         7.555    



Id: 76
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.964      2.369


Slack (MET) :             2.369ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.644ns
  Reference Relative Delay:  -7.560ns
  Relative CRPR:             -0.048ns
  Actual Bus Skew:            0.964ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.407    -2.208    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X61Y318        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y318        FDRE (Prop_fdre_C_Q)         0.204    -2.004 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.380    -1.624    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y318        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.237     5.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y318        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty           -0.230     5.081    
    SLICE_X60Y318        FDRE (Setup_fdre_C_D)       -0.061     5.020    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -1.624    
                         clock arrival                          5.020    
  -------------------------------------------------------------------
                         relative delay                        -6.644    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.236    -1.628    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X61Y320        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y320        FDRE (Prop_fdre_C_Q)         0.178    -1.450 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.160    -1.290    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X62Y320        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.405     5.888    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y320        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.888    
                         clock uncertainty            0.230     6.118    
    SLICE_X62Y320        FDRE (Hold_fdre_C_D)         0.152     6.270    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.290    
                         clock arrival                          6.270    
  -------------------------------------------------------------------
                         relative delay                        -7.560    



Id: 77
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         1.107      2.226


Slack (MET) :             2.226ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.599ns
  Reference Relative Delay:   7.563ns
  Relative CRPR:             -0.071ns
  Actual Bus Skew:            1.107ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.468     5.951    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X57Y320        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y320        FDRE (Prop_fdre_C_Q)         0.223     6.174 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.626     6.799    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y321        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.299    -1.565    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y321        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.565    
                         clock uncertainty           -0.230    -1.795    
    SLICE_X53Y321        FDRE (Setup_fdre_C_D)       -0.005    -1.800    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           6.799    
                         clock arrival                         -1.800    
  -------------------------------------------------------------------
                         relative delay                         8.599    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.299     5.373    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X57Y319        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y319        FDRE (Prop_fdre_C_Q)         0.178     5.551 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.249     5.800    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y319        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.469    -2.146    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y319        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -2.146    
                         clock uncertainty            0.230    -1.916    
    SLICE_X56Y319        FDRE (Hold_fdre_C_D)         0.152    -1.764    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.800    
                         clock arrival                         -1.764    
  -------------------------------------------------------------------
                         relative delay                         7.563    



Id: 78
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.940      2.393


Slack (MET) :             2.393ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.406ns
  Reference Relative Delay:   7.515ns
  Relative CRPR:             -0.049ns
  Actual Bus Skew:            0.940ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.412     5.895    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X64Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y337        FDRE (Prop_fdre_C_Q)         0.236     6.131 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.365     6.496    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y336        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.242    -1.622    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y336        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.622    
                         clock uncertainty           -0.230    -1.852    
    SLICE_X60Y336        FDRE (Setup_fdre_C_D)       -0.058    -1.910    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.496    
                         clock arrival                         -1.910    
  -------------------------------------------------------------------
                         relative delay                         8.406    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.241     5.315    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X64Y338        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y338        FDRE (Prop_fdre_C_Q)         0.206     5.521 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.176     5.697    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y338        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.414    -2.201    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y338        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -2.201    
                         clock uncertainty            0.230    -1.971    
    SLICE_X62Y338        FDRE (Hold_fdre_C_D)         0.153    -1.818    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.697    
                         clock arrival                         -1.818    
  -------------------------------------------------------------------
                         relative delay                         7.515    



Id: 79
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.962      2.371


Slack (MET) :             2.371ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.644ns
  Reference Relative Delay:  -7.537ns
  Relative CRPR:             -0.069ns
  Actual Bus Skew:            0.962ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.416    -2.199    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X62Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y309        FDRE (Prop_fdre_C_Q)         0.259    -1.940 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.372    -1.568    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.243     5.317    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     5.317    
                         clock uncertainty           -0.230     5.087    
    SLICE_X65Y309        FDRE (Setup_fdre_C_D)       -0.010     5.077    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                          -1.568    
                         clock arrival                          5.077    
  -------------------------------------------------------------------
                         relative delay                        -6.644    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.243    -1.621    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X64Y308        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y308        FDRE (Prop_fdre_C_Q)         0.206    -1.415 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.158    -1.257    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X64Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.414     5.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.897    
                         clock uncertainty            0.230     6.127    
    SLICE_X64Y309        FDRE (Hold_fdre_C_D)         0.153     6.280    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -1.257    
                         clock arrival                          6.280    
  -------------------------------------------------------------------
                         relative delay                        -7.537    



Id: 80
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.790      2.543


Slack (MET) :             2.543ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.330ns
  Reference Relative Delay:   7.538ns
  Relative CRPR:              0.002ns
  Actual Bus Skew:            0.790ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.416     5.899    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y309        FDRE (Prop_fdre_C_Q)         0.223     6.122 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.381     6.503    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X62Y307        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.245    -1.619    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y307        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.619    
                         clock uncertainty           -0.230    -1.849    
    SLICE_X62Y307        FDRE (Setup_fdre_C_D)        0.022    -1.827    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           6.503    
                         clock arrival                         -1.827    
  -------------------------------------------------------------------
                         relative delay                         8.330    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.244     5.318    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y309        FDRE (Prop_fdre_C_Q)         0.178     5.496 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.227     5.723    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y307        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.417    -2.198    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y307        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -2.198    
                         clock uncertainty            0.230    -1.968    
    SLICE_X62Y307        FDRE (Hold_fdre_C_D)         0.152    -1.816    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.723    
                         clock arrival                         -1.816    
  -------------------------------------------------------------------
                         relative delay                         7.538    



Id: 81
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.968      2.365


Slack (MET) :             2.365ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.401ns
  Reference Relative Delay:   7.505ns
  Relative CRPR:             -0.072ns
  Actual Bus Skew:            0.968ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.401     5.884    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X75Y329        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y329        FDRE (Prop_fdre_C_Q)         0.223     6.107 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.416     6.523    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X76Y326        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.225    -1.639    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X76Y326        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.639    
                         clock uncertainty           -0.230    -1.869    
    SLICE_X76Y326        FDRE (Setup_fdre_C_D)       -0.009    -1.878    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           6.523    
                         clock arrival                         -1.878    
  -------------------------------------------------------------------
                         relative delay                         8.401    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.230     5.304    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X75Y328        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y328        FDRE (Prop_fdre_C_Q)         0.178     5.482 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.154     5.635    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X75Y327        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.398    -2.217    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y327        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -2.217    
                         clock uncertainty            0.230    -1.987    
    SLICE_X75Y327        FDRE (Hold_fdre_C_D)         0.117    -1.870    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.635    
                         clock arrival                         -1.870    
  -------------------------------------------------------------------
                         relative delay                         7.505    



Id: 82
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 3.333
Requirement: 3.333ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.805      2.528


Slack (MET) :             2.528ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.703ns
  Reference Relative Delay:  -7.459ns
  Relative CRPR:             -0.050ns
  Actual Bus Skew:            0.805ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.396    -2.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X80Y329        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y329        FDRE (Prop_fdre_C_Q)         0.223    -1.996 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.354    -1.642    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X81Y329        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.228     5.302    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y329        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     5.302    
                         clock uncertainty           -0.230     5.072    
    SLICE_X81Y329        FDRE (Setup_fdre_C_D)       -0.010     5.062    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                          -1.642    
                         clock arrival                          5.062    
  -------------------------------------------------------------------
                         relative delay                        -6.703    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.229    -1.635    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X78Y330        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y330        FDRE (Prop_fdre_C_Q)         0.178    -1.457 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227    -1.230    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X78Y331        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.398     5.881    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X78Y331        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.881    
                         clock uncertainty            0.230     6.111    
    SLICE_X78Y331        FDRE (Hold_fdre_C_D)         0.118     6.229    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.230    
                         clock arrival                          6.229    
  -------------------------------------------------------------------
                         relative delay                        -7.459    



Id: 83
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.788      2.545


Slack (MET) :             2.545ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.335ns
  Reference Relative Delay:   7.570ns
  Relative CRPR:             -0.023ns
  Actual Bus Skew:            0.788ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.407     5.890    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X68Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y316        FDRE (Prop_fdre_C_Q)         0.236     6.126 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.261     6.387    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.237    -1.627    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000    -1.627    
                         clock uncertainty           -0.230    -1.857    
    SLICE_X67Y316        FDRE (Setup_fdre_C_D)       -0.091    -1.948    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           6.387    
                         clock arrival                         -1.948    
  -------------------------------------------------------------------
                         relative delay                         8.335    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.237     5.311    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X68Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y316        FDRE (Prop_fdre_C_Q)         0.206     5.517 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.228     5.745    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X66Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.407    -2.208    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X66Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000    -2.208    
                         clock uncertainty            0.230    -1.978    
    SLICE_X66Y316        FDRE (Hold_fdre_C_D)         0.153    -1.825    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           5.745    
                         clock arrival                         -1.825    
  -------------------------------------------------------------------
                         relative delay                         7.570    



Id: 84
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_v7_bd_clk_wiz_0_0
                      clk_out               i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.788      2.545


Slack (MET) :             2.545ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    8.348ns
  Reference Relative Delay:   7.581ns
  Relative CRPR:             -0.020ns
  Actual Bus Skew:            0.788ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.405     5.888    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X78Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y337        FDRE (Prop_fdre_C_Q)         0.223     6.111 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.370     6.480    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X76Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.235    -1.629    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X76Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.629    
                         clock uncertainty           -0.230    -1.859    
    SLICE_X76Y337        FDRE (Setup_fdre_C_D)       -0.009    -1.868    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           6.480    
                         clock arrival                         -1.868    
  -------------------------------------------------------------------
                         relative delay                         8.348    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.234     5.308    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X78Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y337        FDRE (Prop_fdre_C_Q)         0.178     5.486 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.236     5.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X77Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.407    -2.208    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X77Y337        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -2.208    
                         clock uncertainty            0.230    -1.978    
    SLICE_X77Y337        FDRE (Hold_fdre_C_D)         0.118    -1.860    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.721    
                         clock arrival                         -1.860    
  -------------------------------------------------------------------
                         relative delay                         7.581    



Id: 85
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.951      2.382


Slack (MET) :             2.382ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.624ns
  Reference Relative Delay:  -7.525ns
  Relative CRPR:             -0.050ns
  Actual Bus Skew:            0.951ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.404    -2.211    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X78Y336        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y336        FDRE (Prop_fdre_C_Q)         0.223    -1.988 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.435    -1.553    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X81Y336        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.234     5.308    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y336        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     5.308    
                         clock uncertainty           -0.230     5.078    
    SLICE_X81Y336        FDRE (Setup_fdre_C_D)       -0.007     5.071    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -1.553    
                         clock arrival                          5.071    
  -------------------------------------------------------------------
                         relative delay                        -6.624    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.233    -1.631    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X78Y335        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y335        FDRE (Prop_fdre_C_Q)         0.178    -1.453 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.161    -1.292    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X80Y335        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.402     5.885    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X80Y335        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     5.885    
                         clock uncertainty            0.230     6.115    
    SLICE_X80Y335        FDRE (Hold_fdre_C_D)         0.118     6.233    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.292    
                         clock arrival                          6.233    
  -------------------------------------------------------------------
                         relative delay                        -7.525    



Id: 86
set_bus_skew -from [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out               clk_out3_v7_bd_clk_wiz_0_0
                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.795      2.538


Slack (MET) :             2.538ns  (requirement - actual skew)
  Endpoint Source:        i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Endpoint Destination:   i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Reference Source:       i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out)
  Reference Destination:  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -6.787ns
  Reference Relative Delay:  -7.486ns
  Relative CRPR:             -0.096ns
  Actual Bus Skew:            0.795ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     0.927 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.008    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -5.370 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -3.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    -3.615 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.407    -2.208    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X69Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y316        FDRE (Prop_fdre_C_Q)         0.223    -1.985 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.279    -1.706    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175     3.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     4.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.237     5.311    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y316        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty           -0.230     5.081    
    SLICE_X68Y316        FDRE (Setup_fdre_C_D)        0.000     5.081    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                          -1.706    
                         clock arrival                          5.081    
  -------------------------------------------------------------------
                         relative delay                        -6.787    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    AU33                                              0.000     0.000 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     0.829 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     1.815    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -4.477 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530    -2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    -2.864 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1370, routed)        1.239    -1.625    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X71Y314        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y314        FDRE (Prop_fdre_C_Q)         0.178    -1.447 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.235    -1.212    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X72Y313        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y30       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=11779, routed)       1.409     5.892    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y313        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     5.892    
                         clock uncertainty            0.230     6.122    
    SLICE_X72Y313        FDRE (Hold_fdre_C_D)         0.152     6.274    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.212    
                         clock arrival                          6.274    
  -------------------------------------------------------------------
                         relative delay                        -7.486    



Id: 87
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      clk_ttc120_out_ttc_mmcm
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         1.161      7.069


Slack (MET) :             7.069ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    5.552ns
  Reference Relative Delay:   4.853ns
  Relative CRPR:             -0.462ns
  Actual Bus Skew:            1.161ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.318     2.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X59Y299        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDCE (Prop_fdce_C_Q)         0.223     3.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.411     3.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y299        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.117    -1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X60Y299        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    -1.741    
                         clock uncertainty           -0.290    -2.031    
    SLICE_X60Y299        FDCE (Setup_fdce_C_D)        0.022    -2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           3.543    
                         clock arrival                         -2.009    
  -------------------------------------------------------------------
                         relative delay                         5.552    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.246     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y300        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y300        FDCE (Prop_fdce_C_Q)         0.178     2.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.320     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y300        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.420    -2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y300        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000    -2.154    
                         clock uncertainty            0.290    -1.865    
    SLICE_X63Y300        FDCE (Hold_fdce_C_D)         0.118    -1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.106    
                         clock arrival                         -1.747    
  -------------------------------------------------------------------
                         relative delay                         4.853    



Id: 88
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 1

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.972      7.258


Slack (MET) :             7.258ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.974ns
  Reference Relative Delay:  -4.748ns
  Relative CRPR:             -0.198ns
  Actual Bus Skew:            0.972ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.260    -2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X61Y299        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y299        FDCE (Prop_fdce_C_Q)         0.204    -2.110 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.366    -1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y300        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.246     2.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y300        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     2.608    
                         clock uncertainty           -0.290     2.319    
    SLICE_X61Y300        FDCE (Setup_fdce_C_D)       -0.089     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                          -1.744    
                         clock arrival                          2.230    
  -------------------------------------------------------------------
                         relative delay                        -3.974    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.117    -1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X61Y299        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y299        FDCE (Prop_fdce_C_Q)         0.178    -1.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.232    -1.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X61Y301        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.418     3.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y301        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     3.008    
                         clock uncertainty            0.290     3.298    
    SLICE_X61Y301        FDCE (Hold_fdce_C_D)         0.118     3.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                          -1.331    
                         clock arrival                          3.416    
  -------------------------------------------------------------------
                         relative delay                        -4.748    



Id: 89
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_ttc120_out_ttc_mmcm
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.981      7.249


Slack (MET) :             7.249ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:   -3.777ns
  Reference Relative Delay:  -4.505ns
  Relative CRPR:             -0.253ns
  Actual Bus Skew:            0.981ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.258    -2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y294        FDCE (Prop_fdce_C_Q)         0.236    -2.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.428    -1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.115     2.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X60Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     2.477    
                         clock uncertainty           -0.290     2.188    
    SLICE_X60Y294        FDCE (Setup_fdce_C_D)       -0.063     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                          -1.653    
                         clock arrival                          2.125    
  -------------------------------------------------------------------
                         relative delay                        -3.777    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.115    -1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X64Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y293        FDCE (Prop_fdce_C_Q)         0.189    -1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.237    -1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.257     2.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     2.847    
                         clock uncertainty            0.290     3.137    
    SLICE_X61Y293        FDCE (Hold_fdce_C_D)         0.051     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                          -1.317    
                         clock arrival                          3.188    
  -------------------------------------------------------------------
                         relative delay                        -4.505    



Id: 90
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 8.230
Requirement: 8.230ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      clk_ttc120_out_ttc_mmcm
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.873      7.357


Slack (MET) :             7.357ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ttc120_out_ttc_mmcm)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.230ns
  Endpoint Relative Delay:    5.443ns
  Reference Relative Delay:   4.774ns
  Relative CRPR:             -0.204ns
  Actual Bus Skew:            0.873ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.497     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.256     2.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X65Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294        FDCE (Prop_fdce_C_Q)         0.204     3.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.299     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.852     0.852 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.838    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.094    -4.256 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.315    -2.941    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.858 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.116    -1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    -1.742    
                         clock uncertainty           -0.290    -2.032    
    SLICE_X64Y294        FDCE (Setup_fdce_C_D)       -0.061    -2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           3.350    
                         clock arrival                         -2.093    
  -------------------------------------------------------------------
                         relative delay                         5.443    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.279     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     1.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.114     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X65Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y294        FDCE (Prop_fdce_C_Q)         0.178     2.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.246     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ttc120_out_ttc_mmcm rise edge)
                                                      0.000     0.000 r  
    AU30                                              0.000     0.000 r  clk_40_ttc_p_i (IN)
                         net (fo=0)                   0.000     0.000    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_p
    AU30                 IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.036    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_in1_ttc_mmcm
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    -5.092 r  U_ttc_core/i_ctp7_ttc_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -3.667    U_ttc_core/i_ctp7_ttc_clocks/inst/clk_ttc120_out_ttc_mmcm
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.574 r  U_ttc_core/i_ctp7_ttc_clocks/inst/clkout2_buf/O
                         net (fo=16769, routed)       1.258    -2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    -2.316    
                         clock uncertainty            0.290    -2.027    
    SLICE_X64Y294        FDCE (Hold_fdce_C_D)         0.153    -1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.900    
                         clock arrival                         -1.874    
  -------------------------------------------------------------------
                         relative delay                         4.774    



