

================================================================
== Vitis HLS Report for 'dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
================================================================
* Date:           Thu Apr  6 15:00:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      94|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      24|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      24|     166|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln63_1_fu_105_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln63_fu_117_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln65_fu_194_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln66_1_fu_188_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln66_fu_177_p2       |         +|   0|  0|  13|           6|           6|
    |icmp_ln63_fu_99_p2       |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln65_fu_123_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln63_1_fu_141_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln63_fu_129_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  94|          41|          35|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_42                                 |   9|          2|    4|          8|
    |indvar_flatten36_fu_50                  |   9|          2|    7|         14|
    |j_fu_46                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln66_1_reg_248       |  6|   0|    6|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_42                  |  4|   0|    4|          0|
    |indvar_flatten36_fu_50   |  7|   0|    7|          0|
    |j_fu_46                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop|  return value|
|col_outbuf_address0  |  out|    6|   ap_memory|                                              col_outbuf|         array|
|col_outbuf_ce0       |  out|    1|   ap_memory|                                              col_outbuf|         array|
|col_outbuf_q0        |   in|   16|   ap_memory|                                              col_outbuf|         array|
|buf_2d_out_address0  |  out|    6|   ap_memory|                                              buf_2d_out|         array|
|buf_2d_out_ce0       |  out|    1|   ap_memory|                                              buf_2d_out|         array|
|buf_2d_out_we0       |  out|    1|   ap_memory|                                              buf_2d_out|         array|
|buf_2d_out_d0        |  out|   16|   ap_memory|                                              buf_2d_out|         array|
+---------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten36"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i7 %indvar_flatten36" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 12 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln63 = icmp_eq  i7 %indvar_flatten36_load, i7 64" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 14 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln63_1 = add i7 %indvar_flatten36_load, i7 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 15 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc53.i, void %_Z6dct_2dPA8_sS0_.exit.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 16 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%add_ln63 = add i4 %j_load, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 19 'add' 'add_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln65 = icmp_eq  i4 %i_load, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 20 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.39ns)   --->   "%select_ln63 = select i1 %icmp_ln65, i4 0, i4 %i_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 21 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i4 %select_ln63" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 22 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%select_ln63_1 = select i1 %icmp_ln65, i4 %add_ln63, i4 %j_load" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 23 'select' 'select_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i4 %select_ln63_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63]   --->   Operation 24 'trunc' 'trunc_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %select_ln63_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 25 'zext' 'zext_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln63_1, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i4 %select_ln63" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 27 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln63, i3 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln66 = add i6 %tmp_1, i6 %zext_ln66" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 29 'add' 'add_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i6 %add_ln66" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 30 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln66_2" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 31 'getelementptr' 'col_outbuf_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln66_1 = add i6 %tmp_s, i6 %zext_ln66_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 32 'add' 'add_ln66_1' <Predicate = (!icmp_ln63)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 33 'load' 'col_outbuf_load' <Predicate = (!icmp_ln63)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln65 = add i4 %select_ln63, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 34 'add' 'add_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln65 = store i7 %add_ln63_1, i7 %indvar_flatten36" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 35 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln65 = store i4 %select_ln63_1, i4 %j" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 36 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln65 = store i4 %add_ln65, i4 %i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 37 'store' 'store_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i6 %add_ln66_1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 41 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln66_3" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 42 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:43]   --->   Operation 43 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 44 'load' 'col_outbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln66 = store i16 %col_outbuf_load, i6 %buf_2d_out_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:66]   --->   Operation 45 'store' 'store_ln66' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc50.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65]   --->   Operation 46 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
j                     (alloca           ) [ 010]
indvar_flatten36      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten36_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln63             (icmp             ) [ 010]
add_ln63_1            (add              ) [ 000]
br_ln63               (br               ) [ 000]
i_load                (load             ) [ 000]
j_load                (load             ) [ 000]
add_ln63              (add              ) [ 000]
icmp_ln65             (icmp             ) [ 000]
select_ln63           (select           ) [ 000]
trunc_ln63            (trunc            ) [ 000]
select_ln63_1         (select           ) [ 000]
trunc_ln63_1          (trunc            ) [ 000]
zext_ln66             (zext             ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
zext_ln66_1           (zext             ) [ 000]
tmp_1                 (bitconcatenate   ) [ 000]
add_ln66              (add              ) [ 000]
zext_ln66_2           (zext             ) [ 000]
col_outbuf_addr       (getelementptr    ) [ 011]
add_ln66_1            (add              ) [ 011]
add_ln65              (add              ) [ 000]
store_ln65            (store            ) [ 000]
store_ln65            (store            ) [ 000]
store_ln65            (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
zext_ln66_3           (zext             ) [ 000]
buf_2d_out_addr       (getelementptr    ) [ 000]
specloopname_ln43     (specloopname     ) [ 000]
col_outbuf_load       (load             ) [ 000]
store_ln66            (store            ) [ 000]
br_ln65               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_outbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten36_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="col_outbuf_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="buf_2d_out_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln66_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="4" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="4" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten36_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln63_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln63_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln63_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln65_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="select_ln63_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln63_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="select_ln63_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln63_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln66_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln66_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln66_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln66_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln66_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln65_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln65_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="7" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln65_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln65_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln66_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_3/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="j_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="233" class="1005" name="indvar_flatten36_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="243" class="1005" name="col_outbuf_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_ln66_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="1"/>
<pin id="250" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="111" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="111" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="123" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="117" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="114" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="141" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="149" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="129" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="137" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="153" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="192"><net_src comp="157" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="165" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="129" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="105" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="141" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="194" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="222"><net_src comp="42" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="229"><net_src comp="46" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="236"><net_src comp="50" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="246"><net_src comp="54" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="251"><net_src comp="188" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2d_out | {2 }
 - Input state : 
	Port: dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop : col_outbuf | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten36_load : 1
		icmp_ln63 : 2
		add_ln63_1 : 2
		br_ln63 : 3
		i_load : 1
		j_load : 1
		add_ln63 : 2
		icmp_ln65 : 2
		select_ln63 : 3
		trunc_ln63 : 4
		select_ln63_1 : 3
		trunc_ln63_1 : 4
		zext_ln66 : 4
		tmp_s : 5
		zext_ln66_1 : 4
		tmp_1 : 5
		add_ln66 : 6
		zext_ln66_2 : 7
		col_outbuf_addr : 8
		add_ln66_1 : 6
		col_outbuf_load : 9
		add_ln65 : 4
		store_ln65 : 3
		store_ln65 : 4
		store_ln65 : 5
	State 2
		buf_2d_out_addr : 1
		store_ln66 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln63_1_fu_105  |    0    |    14   |
|          |    add_ln63_fu_117   |    0    |    12   |
|    add   |    add_ln66_fu_177   |    0    |    13   |
|          |   add_ln66_1_fu_188  |    0    |    13   |
|          |    add_ln65_fu_194   |    0    |    12   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln63_fu_99   |    0    |    10   |
|          |   icmp_ln65_fu_123   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln63_fu_129  |    0    |    4    |
|          | select_ln63_1_fu_141 |    0    |    4    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln63_fu_137  |    0    |    0    |
|          |  trunc_ln63_1_fu_149 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln66_fu_153   |    0    |    0    |
|   zext   |  zext_ln66_1_fu_165  |    0    |    0    |
|          |  zext_ln66_2_fu_183  |    0    |    0    |
|          |  zext_ln66_3_fu_215  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_157     |    0    |    0    |
|          |     tmp_1_fu_169     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    91   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln66_1_reg_248   |    6   |
| col_outbuf_addr_reg_243|    6   |
|        i_reg_219       |    4   |
|indvar_flatten36_reg_233|    7   |
|        j_reg_226       |    4   |
+------------------------+--------+
|          Total         |   27   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   27   |   100  |
+-----------+--------+--------+--------+
