perf vendor events intel: Update IvyTown events to v20

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-1062.el7
commit-author Andi Kleen <ak@linux.intel.com>
commit 009edd9ae0e77e5cbc6d8767e02be15b4e8b55c5
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-1062.el7/009edd9a.failed

	Signed-off-by: Andi Kleen <ak@linux.intel.com>
	Cc: Kan Liang <kan.liang@intel.com>
	Cc: Jiri Olsa <jolsa@kernel.org>
Link: https://lkml.kernel.org/r/20190315165219.GA21223@tassilo.jf.intel.com
	Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
(cherry picked from commit 009edd9ae0e77e5cbc6d8767e02be15b4e8b55c5)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	tools/perf/pmu-events/arch/x86/ivytown/pipeline.json
diff --cc tools/perf/pmu-events/arch/x86/ivytown/pipeline.json
index 2145c28193f7,2a0aad91d83d..000000000000
--- a/tools/perf/pmu-events/arch/x86/ivytown/pipeline.json
+++ b/tools/perf/pmu-events/arch/x86/ivytown/pipeline.json
@@@ -1,25 -1,32 +1,49 @@@
  [
      {
++<<<<<<< HEAD
 +        "EventCode": "0x00",
 +        "Counter": "Fixed counter 1",
++=======
+         "Counter": "Fixed counter 0",
++>>>>>>> 009edd9ae0e7 (perf vendor events intel: Update IvyTown events to v20)
          "UMask": "0x1",
          "EventName": "INST_RETIRED.ANY",
          "SampleAfterValue": "2000003",
          "BriefDescription": "Instructions retired from execution.",
++<<<<<<< HEAD
++=======
+         "CounterHTOff": "Fixed counter 0"
+     },
+     {
+         "Counter": "Fixed counter 1",
+         "UMask": "0x2",
+         "EventName": "CPU_CLK_UNHALTED.THREAD",
+         "SampleAfterValue": "2000003",
+         "BriefDescription": "Core cycles when the thread is not in halt state.",
+         "CounterHTOff": "Fixed counter 1"
+     },
+     {
+         "PublicDescription": "Core cycles when at least one thread on the physical core is not in halt state.",
+         "Counter": "Fixed counter 1",
+         "UMask": "0x2",
+         "AnyThread": "1",
+         "EventName": "CPU_CLK_UNHALTED.THREAD_ANY",
+         "SampleAfterValue": "2000003",
+         "BriefDescription": "Core cycles when at least one thread on the physical core is not in halt state",
++>>>>>>> 009edd9ae0e7 (perf vendor events intel: Update IvyTown events to v20)
          "CounterHTOff": "Fixed counter 1"
      },
      {
-         "EventCode": "0x00",
          "Counter": "Fixed counter 2",
 +        "UMask": "0x2",
 +        "EventName": "CPU_CLK_UNHALTED.THREAD",
 +        "SampleAfterValue": "2000003",
 +        "BriefDescription": "Core cycles when the thread is not in halt state.",
 +        "CounterHTOff": "Fixed counter 2"
 +    },
 +    {
 +        "EventCode": "0x00",
 +        "Counter": "Fixed counter 3",
          "UMask": "0x3",
          "EventName": "CPU_CLK_UNHALTED.REF_TSC",
          "SampleAfterValue": "2000003",
* Unmerged path tools/perf/pmu-events/arch/x86/ivytown/pipeline.json
