##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for LED_PWM_Clock
		4.5::Critical Path Report for LabVIEW_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
		5.3::Critical Path Report for (LED_PWM_Clock:R vs. LED_PWM_Clock:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
		5.6::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                             | Frequency: 24.41 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                           | Frequency: 32.29 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | Frequency: 24.41 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: LED_Duration_Clock                  | N/A                   | Target: 0.00 MHz   | 
Clock: LED_Duration_Clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: LED_PWM_Clock                       | Frequency: 86.08 MHz  | Target: 12.00 MHz  | 
Clock: LabVIEW_UART_IntClock               | Frequency: 24.41 MHz  | Target: 0.92 MHz   | 
Clock: note_clock                          | N/A                   | Target: 0.00 MHz   | 
Clock: note_clock(fixed-function)          | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                83333.3          66841       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                41666.7          10701       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              LabVIEW_UART_IntClock  41666.7          23381       N/A              N/A         N/A              N/A         N/A              N/A         
LED_PWM_Clock          LED_PWM_Clock          83333.3          71716       N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  Clock_1                41666.7          702         N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  LabVIEW_UART_IntClock  1.08333e+006     1056934     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase         
-----------  ------------  -----------------------  
LED(0)_PAD   23656         LED_PWM_Clock:R          
Tx_1(0)_PAD  29879         LabVIEW_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 24.41 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 702p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34775
-------------------------------------   ----- 
End-of-path arrival time (ps)           34775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13109    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921  16030    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  19380    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  22267    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24727    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  28515    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31865    702  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  34775    702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 32.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 10701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24776
-------------------------------------   ----- 
End-of-path arrival time (ps)           24776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  10701  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921   6031  10701  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   9381  10701  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  12268  10701  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  14728  10701  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  18516  10701  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  21866  10701  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  24776  10701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 24.41 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 702p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34775
-------------------------------------   ----- 
End-of-path arrival time (ps)           34775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13109    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921  16030    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  19380    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  22267    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24727    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  28515    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31865    702  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  34775    702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LED_PWM_Clock
*******************************************
Clock: LED_PWM_Clock
Frequency: 86.08 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71716p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  71716  RISE       1
\LEDPWM:PWMUDB:status_2\/main_1          macrocell13     2585   4875  71716  RISE       1
\LEDPWM:PWMUDB:status_2\/q               macrocell13     3350   8225  71716  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2892  11117  71716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LabVIEW_UART_IntClock
***************************************************
Clock: LabVIEW_UART_IntClock
Frequency: 24.41 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 702p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34775
-------------------------------------   ----- 
End-of-path arrival time (ps)           34775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13109    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921  16030    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  19380    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  22267    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24727    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  28515    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31865    702  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  34775    702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 10701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24776
-------------------------------------   ----- 
End-of-path arrival time (ps)           24776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  10701  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921   6031  10701  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   9381  10701  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  12268  10701  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  14728  10701  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  18516  10701  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  21866  10701  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  24776  10701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23381p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14815
-------------------------------------   ----- 
End-of-path arrival time (ps)           14815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      6537   8546  23381  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  11896  23381  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2919  14815  23381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (LED_PWM_Clock:R vs. LED_PWM_Clock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71716p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  71716  RISE       1
\LEDPWM:PWMUDB:status_2\/main_1          macrocell13     2585   4875  71716  RISE       1
\LEDPWM:PWMUDB:status_2\/q               macrocell13     3350   8225  71716  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2892  11117  71716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 66841p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10302
-------------------------------------   ----- 
End-of-path arrival time (ps)           10302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell2    1210   1210  66841  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_1         macrocell12     2833   4043  66841  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350   7393  66841  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2910  10302  66841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 702p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34775
-------------------------------------   ----- 
End-of-path arrival time (ps)           34775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13109    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921  16030    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  19380    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  22267    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24727    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  28515    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31865    702  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  34775    702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1056934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  13579  1056934  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/main_1                 macrocell7      2293  15873  1056934  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/q                      macrocell7      3350  19223  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_4                 statusicell2    6677  25900  1056934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 702p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34775
-------------------------------------   ----- 
End-of-path arrival time (ps)           34775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13109    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921  16030    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  19380    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  22267    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24727    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3788  28515    702  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31865    702  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2910  34775    702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 9642p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28515
-------------------------------------   ----- 
End-of-path arrival time (ps)           28515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  13109    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2921  16030    702  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  19380    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2887  22267    702  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24727    702  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/main_0          macrocell36     3788  28515   9642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell36         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23381p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14815
-------------------------------------   ----- 
End-of-path arrival time (ps)           14815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      6537   8546  23381  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  11896  23381  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2919  14815  23381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 24548p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0             controlcell3    2050   2050  24548  RISE       1
\ByteCounter:CounterUDB:reload\/main_0               macrocell9      3220   5270  24548  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   8620  24548  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2308  10929  24548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 29611p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_10  macrocell23   6537   8546  29611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 29729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_9  macrocell26   6418   8427  29729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_last\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 29729p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell2       2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_1  macrocell33   6418   8427  29729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 30482p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_4  macrocell29   5666   7675  30482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 30482p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_3  macrocell30   5666   7675  30482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 30482p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  23381  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_7  macrocell31   5666   7675  30482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTReset:Sync:ctrl_reg\/control_0
Path End       : \LabVIEW_UART:BUART:reset_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:reset_reg\/clock_0
Path slack     : 33771p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UARTReset:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UARTReset:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  33771  RISE       1
\LabVIEW_UART:BUART:reset_reg\/main_0  macrocell15    2336   4386  33771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0       controlcell3   2050   2050  24548  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3253   5303  36364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71716p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  71716  RISE       1
\LEDPWM:PWMUDB:status_2\/main_1          macrocell13     2585   4875  71716  RISE       1
\LEDPWM:PWMUDB:status_2\/q               macrocell13     3350   8225  71716  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2892  11117  71716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  71950  RISE       1
\ByteCounter:CounterUDB:status_0\/main_0            macrocell10     2786   5216  71950  RISE       1
\ByteCounter:CounterUDB:status_0\/q                 macrocell10     3350   8566  71950  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2317  10883  71950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72404p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  71716  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2579   4869  72404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72568  RISE       1
\ByteCounter:CounterUDB:status_2\/main_0            macrocell11     2309   4609  72568  RISE       1
\ByteCounter:CounterUDB:status_2\/q                 macrocell11     3350   7959  72568  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2307  10266  72568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:runmode_enable\/q
Path End       : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72928p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -6060
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:runmode_enable\/q        macrocell37     1250   1250  72413  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   3095   4345  72928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ByteCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 74607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  71950  RISE       1
\ByteCounter:CounterUDB:prevCompare\/main_0         macrocell35     2786   5216  74607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell35         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \LEDPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \LEDPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  74701  RISE       1
\LEDPWM:PWMUDB:prevCompare1\/main_0    macrocell38     2612   5122  74701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:prevCompare1\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_792/main_1
Capture Clock  : Net_792/clock_0
Path slack     : 74701p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  74701  RISE       1
Net_792/main_1                         macrocell42     2612   5122  74701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_792/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \LEDPWM:PWMUDB:status_0\/main_1
Capture Clock  : \LEDPWM:PWMUDB:status_0\/clock_0
Path slack     : 74712p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  74701  RISE       1
\LEDPWM:PWMUDB:status_0\/main_1        macrocell40     2601   5111  74712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  74920  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    5623   7913  74920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 75214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72568  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/main_0      macrocell34     2309   4609  75214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:runmode_enable\/q
Path End       : Net_792/main_0
Capture Clock  : Net_792/clock_0
Path slack     : 75490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  72413  RISE       1
Net_792/main_0                    macrocell42   3083   4333  75490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_792/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:prevCompare2\/q
Path End       : \LEDPWM:PWMUDB:status_1\/main_0
Capture Clock  : \LEDPWM:PWMUDB:status_1\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:prevCompare2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:prevCompare2\/q   macrocell39   1250   1250  76280  RISE       1
\LEDPWM:PWMUDB:status_1\/main_0  macrocell41   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:prevCompare1\/q
Path End       : \LEDPWM:PWMUDB:status_0\/main_0
Capture Clock  : \LEDPWM:PWMUDB:status_0\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:prevCompare1\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  76282  RISE       1
\LEDPWM:PWMUDB:status_0\/main_0  macrocell40   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_0\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \LEDPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \LEDPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76300  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/main_0      macrocell37    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:runmode_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:status_0\/q
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78686p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_0\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:status_0\/q               macrocell40    1250   1250  78686  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2897   4147  78686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LEDPWM:PWMUDB:status_1\/q
Path End       : \LEDPWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \LEDPWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LED_PWM_Clock:R#1 vs. LED_PWM_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:status_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\LEDPWM:PWMUDB:status_1\/q               macrocell41    1250   1250  79270  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LEDPWM:PWMUDB:genblk8:stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1056934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   3749   4999  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  13579  1056934  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/main_1                 macrocell7      2293  15873  1056934  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/q                      macrocell7      3350  19223  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_4                 statusicell2    6677  25900  1056934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1057440p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25393
-------------------------------------   ----- 
End-of-path arrival time (ps)           25393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   5724   6974  1057440  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  15554  1057440  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/main_3                 macrocell3      4226  19780  1057440  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/q                      macrocell3      3350  23130  1057440  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2263  25393  1057440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1058914p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18229
-------------------------------------   ----- 
End-of-path arrival time (ps)           18229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190   9986  1058914  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      2601  12587  1058914  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  15937  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  18229  1058914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1060043p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19780
-------------------------------------   ----- 
End-of-path arrival time (ps)           19780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   5724   6974  1057440  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  15554  1057440  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_4                  macrocell18     4226  19780  1060043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_4
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1061238p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18585
-------------------------------------   ----- 
End-of-path arrival time (ps)           18585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q               macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   5724   6974  1057440  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  16344  1061238  RISE       1
\LabVIEW_UART:BUART:txn\/main_4                macrocell16     2241  18585  1061238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1063677p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13646
-------------------------------------   ----- 
End-of-path arrival time (ps)           13646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190   9986  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3660  13646  1063677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063830p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14144
-------------------------------------   ----- 
End-of-path arrival time (ps)           14144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q            macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/main_3  macrocell5    7232   8482  1063830  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/q       macrocell5    3350  11832  1063830  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  14144  1063830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1066176p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13648
-------------------------------------   ----- 
End-of-path arrival time (ps)           13648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190   9986  1058914  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_3               macrocell18     3661  13648  1066176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_6
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1066333p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13490
-------------------------------------   ----- 
End-of-path arrival time (ps)           13490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190   9986  1066333  RISE       1
\LabVIEW_UART:BUART:txn\/main_6                      macrocell16     3504  13490  1066333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1067224p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190   9986  1066333  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_5               macrocell19     2613  12599  1067224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1067224p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190   9986  1058914  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_3               macrocell19     2612  12599  1067224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1067236p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190   9986  1058914  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_3               macrocell17     2601  12587  1067236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1067236p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190   9986  1058914  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_2                macrocell20     2601  12587  1067236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1067239p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12584
-------------------------------------   ----- 
End-of-path arrival time (ps)           12584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   3546   4796  1058914  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190   9986  1066333  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_5               macrocell17     2598  12584  1067239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067739p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8620
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   5724   6974  1067739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069447p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7876
-------------------------------------   ---- 
End-of-path arrival time (ps)           7876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q                macrocell23     1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6626   7876  1069447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069514p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8820
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3   3749   4999  1069514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1069667p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8870
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074463

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                   macrocell15     1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   3546   4796  1069667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070354p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q         macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_5  macrocell24   8219   9469  1070354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1070354p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_5  macrocell25   8219   9469  1070354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1070848p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8975
-------------------------------------   ---- 
End-of-path arrival time (ps)           8975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1067579  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_4  macrocell26   7725   8975  1070848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071008p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  1071008  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5065   6315  1071008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071048p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8775
-------------------------------------   ---- 
End-of-path arrival time (ps)           8775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_1  macrocell26   7525   8775  1071048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071246p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q                macrocell22     1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4827   6077  1071246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071257p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8566
-------------------------------------   ---- 
End-of-path arrival time (ps)           8566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1067579  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_4  macrocell23   7316   8566  1071257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1071269p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_5  macrocell23   7305   8555  1071269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071341p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q               macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3  macrocell28   7232   8482  1071341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071511p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q                macrocell18     1250   1250  1065960  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4563   5813  1071511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071733p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  1067579  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_4  macrocell31   6840   8090  1071733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1071934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q        macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_1  macrocell31   6639   7889  1071934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q         macrocell23   1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_2  macrocell24   6633   7883  1071941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071941p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_2  macrocell25   6633   7883  1071941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_0
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1072131p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q  macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:txn\/main_0   macrocell16   6442   7692  1072131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1072131p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_0  macrocell21   6442   7692  1072131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072143p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_0  macrocell18   6430   7680  1072143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072251p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7572
-------------------------------------   ---- 
End-of-path arrival time (ps)           7572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q        macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_5  macrocell31   6322   7572  1072251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072275p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q                macrocell17     1250   1250  1067666  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3799   5049  1072275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072516p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q               macrocell23   1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1  macrocell28   6057   7307  1072516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072584p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1072584  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_2   macrocell27   5299   7239  1072584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_2  macrocell26   5878   7128  1072696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1072855p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_1  macrocell22   5718   6968  1072855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072855p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_1  macrocell23   5718   6968  1072855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072940p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  1071008  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_3  macrocell24   5634   6884  1072940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072940p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071008  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_3   macrocell25   5634   6884  1072940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072988p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6835
-------------------------------------   ---- 
End-of-path arrival time (ps)           6835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  1072988  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_6  macrocell18   5585   6835  1072988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073012p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073012  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_8         macrocell26   4872   6812  1073012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073029p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073029  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_7         macrocell26   4854   6794  1073029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073032p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6791
-------------------------------------   ---- 
End-of-path arrival time (ps)           6791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073032  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_6         macrocell26   4851   6791  1073032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073119p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell18   1250   1250  1065960  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_2  macrocell19   5455   6705  1073119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073336p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_0  macrocell26   5238   6488  1073336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_last\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 1073336p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_0  macrocell33   5238   6488  1073336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_7
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1073521p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q  macrocell20   1250   1250  1072988  RISE       1
\LabVIEW_UART:BUART:txn\/main_7   macrocell16   5052   6302  1073521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073582p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_2  macrocell31   4992   6242  1073582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073755p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q         macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_1  macrocell24   4818   6068  1073755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073755p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_1  macrocell25   4818   6068  1073755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_3
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074008p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q  macrocell18   1250   1250  1065960  RISE       1
\LabVIEW_UART:BUART:txn\/main_3    macrocell16   4565   5815  1074008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074213  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_1   macrocell27   3671   5611  1074213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074213  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_2        macrocell29   3671   5611  1074213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074213p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074213  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_2        macrocell30   3671   5611  1074213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074214p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074214  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_0   macrocell27   3669   5609  1074214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074214p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074214  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_1        macrocell29   3669   5609  1074214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074214p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074214  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_1        macrocell30   3669   5609  1074214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell18   1250   1250  1065960  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_2  macrocell17   4291   5541  1074282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074282p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q      macrocell18   1250   1250  1065960  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_1  macrocell20   4291   5541  1074282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074336p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  1072988  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_6  macrocell17   4237   5487  1074336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074452p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q               macrocell22   1250   1250  1066941  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0  macrocell28   4121   5371  1074452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074585p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1063830  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_5  macrocell26   3988   5238  1074585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074643p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073012  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_8         macrocell23   3240   5180  1074643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074660p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073029  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_7         macrocell23   3224   5164  1074660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074662p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073032  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_6         macrocell23   3221   5161  1074662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074678p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_0  macrocell19   3895   5145  1074678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074681p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell18   1250   1250  1065960  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_2  macrocell18   3892   5142  1074681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074692p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_0  macrocell17   3881   5131  1074692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_5
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074729p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q  macrocell19   1250   1250  1067490  RISE       1
\LabVIEW_UART:BUART:txn\/main_5    macrocell16   3845   5095  1074729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074738p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell19   1250   1250  1067490  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_5  macrocell18   3835   5085  1074738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_2
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074759p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q  macrocell17   1250   1250  1067666  RISE       1
\LabVIEW_UART:BUART:txn\/main_2    macrocell16   3814   5064  1074759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074767p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell17   1250   1250  1067666  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_1  macrocell18   3806   5056  1074767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074848p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q          macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_0  macrocell24   3725   4975  1074848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074848p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_0  macrocell25   3725   4975  1074848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1074848p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                 macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_0  macrocell32   3725   4975  1074848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  1072988  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_6  macrocell19   3676   4926  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_0  macrocell29   3579   4829  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_0  macrocell30   3579   4829  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_0  macrocell31   3579   4829  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075091p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q               macrocell25   1250   1250  1067579  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2  macrocell28   3482   4732  1075091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075352p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q      macrocell29   1250   1250  1069122  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_9  macrocell23   3222   4472  1075352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075353p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071008  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_3   macrocell23   3220   4470  1075353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_11
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1069129  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_11  macrocell23   3215   4465  1075359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q         macrocell25   1250   1250  1067579  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_4  macrocell24   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1067579  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_4  macrocell25   3196   4446  1075377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071008  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_3   macrocell26   3176   4426  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075471p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065004  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_2  macrocell23   3102   4352  1075471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075566p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073012  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_8       macrocell24   2317   4257  1075566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075566p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073012  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_8         macrocell25   2317   4257  1075566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073029  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_7       macrocell24   2305   4245  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073029  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_7         macrocell25   2305   4245  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073032  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_6       macrocell24   2303   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073032  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_6         macrocell25   2303   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075793p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell19   1250   1250  1067490  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_4  macrocell19   2781   4031  1075793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075812p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell19   1250   1250  1067490  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_4  macrocell17   2761   4011  1075812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075812p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q      macrocell19   1250   1250  1067490  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_3  macrocell20   2761   4011  1075812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1075929p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_0  macrocell22   2645   3895  1075929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075929p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_0  macrocell23   2645   3895  1075929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell17   1250   1250  1067666  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_1  macrocell17   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075988p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q      macrocell17   1250   1250  1067666  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_0  macrocell20   2585   3835  1075988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075991p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell17   1250   1250  1067666  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_1  macrocell19   2582   3832  1075991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_load_fifo\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076183p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1068777  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2770   4020  1076183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_address_detected\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1076255p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_address_detected\/q       macrocell32   1250   1250  1076255  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_1  macrocell32   2319   3569  1076255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell32         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1069122  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_3  macrocell29   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1069122  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_6  macrocell31   2306   3556  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071008  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_3  macrocell31   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1069129  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_5  macrocell29   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1069129  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_4  macrocell30   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1069129  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_8  macrocell31   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_last\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_last\/q           macrocell33   1250   1250  1076330  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_10  macrocell26   2243   3493  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:txn\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_1
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:txn\/q       macrocell16   1250   1250  1076334  RISE       1
\LabVIEW_UART:BUART:txn\/main_1  macrocell16   2239   3489  1076334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_mark\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_mark\/q       macrocell21   1250   1250  1076341  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_1  macrocell21   2232   3482  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1076359p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell15    1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/reset  statusicell1   5724   6974  1076359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078232p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell15    1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/reset  statusicell2   3851   5101  1078232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1078334p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell15   1250   1250  1056934  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/reset  count7cell    3749   4999  1078334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_status_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1079267p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_status_3\/q       macrocell31    1250   1250  1079267  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  1079267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

