// Seed: 3545094987
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2;
  logic id_3;
  type_7(
      SystemTFIdentifier(1), "", id_1 == id_2
  );
endmodule
