Reading netlist file: "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\gwsynthesis\T02-Fport.vg"
Parsing netlist file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\gwsynthesis\T02-Fport.vg" completed
Processing netlist completed
Reading constraint file: "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\src\T02-Fport.cst"
WARN  (CT1122) : 'fpga_tx' will be placed to RECONFIGN pin according to constraint, and then the signal may lead to gwCONFIG programming directly
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Placement and routing completed
Running timing analysis......
[95%] Timing analysis completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\pnr\T02-Fport.power.html" completed
Generate file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\pnr\T02-Fport.pin.html" completed
Generate file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\pnr\T02-Fport.rpt.html" completed
Generate file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\pnr\T02-Fport.rpt.txt" completed
Generate file "D:\Documentos\REPOS\Github\Tang-Nano\tutorials\Obijuan_open_FPGA\T02-Fport\impl\pnr\T02-Fport.tr.html" completed
Wed Jan 06 10:12:16 2021

