# Reading pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Jun 05,2021
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 16:21:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraDmem.v 
# -- Compiling module AlteraDmem
# 
# Top level modules:
# 	AlteraDmem
# End time: 16:21:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Jun 05,2021
# vlog -reportprogress 300 ./Data_Memory.sv 
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
# End time: 16:21:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Jun 05,2021
# vlog -reportprogress 300 ./Mux2_to_1.sv 
# -- Compiling module Mux2_to_1
# -- Compiling module Mux2_to_1_tb
# 
# Top level modules:
# 	Mux2_to_1_tb
# End time: 16:21:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Jun 05,2021
# vlog -reportprogress 300 ./Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 16:21:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Jun 05,2021
# vlog -reportprogress 300 ./Datapath.sv 
# -- Compiling module Datapath
# -- Compiling module Datapath_tb
# 
# Top level modules:
# 	Datapath_tb
# End time: 16:21:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Datapath_tb 
# Start time: 16:21:46 on Jun 05,2021
# Loading sv_std.std
# Loading work.Datapath_tb
# Loading work.Datapath
# Loading work.Data_Memory
# Loading work.AlteraDmem
# Loading altera_mf_ver.altsyncram
# Loading work.Mux2_to_1
# Loading work.Register
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Datapath.sv(122)
#    Time: 205 ps  Iteration: 0  Instance: /Datapath_tb
# Break in Module Datapath_tb at ./Datapath.sv line 122
# End time: 16:22:30 on Jun 05,2021, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
