#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000119e600 .scope module, "CPUTestBench" "CPUTestBench" 2 36;
 .timescale -9 -11;
v0000000001206e40_0 .net "addressBus", 0 16, L_0000000001181a70;  1 drivers
v0000000001206580_0 .net "clock", 0 0, v00000000011ad6d0_0;  1 drivers
o00000000011b0068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001207520_0 .net "data_c2r", 0 31, o00000000011b0068;  0 drivers
v00000000012073e0_0 .net "data_r2c", 0 31, v0000000001207ca0_0;  1 drivers
v0000000001207340_0 .var "reset", 0 0;
v0000000001206b20_0 .var "sim_end", 0 0;
o00000000011b18c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001206620_0 .net "writeEnBus", 0 0, o00000000011b18c8;  0 drivers
S_000000000119e790 .scope module, "cg0" "Clock" 2 55, 3 8 0, S_000000000119e600;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clock";
v00000000011ad6d0_0 .var "clock", 0 0;
S_000000000119e920 .scope module, "cpu" "CPU" 2 58, 4 9 0, S_000000000119e600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "memory_data_in";
    .port_info 3 /OUTPUT 17 "memory_address";
L_0000000001181a70 .functor BUFZ 17, v0000000001206440_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_0000000001181220 .functor BUFZ 32, v0000000001207ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000012078e0_0 .var "a", 0 31;
v0000000001206ee0_0 .var "b", 0 31;
v0000000001207e80_0 .var "c", 0 31;
v0000000001206bc0_0 .net "c_in", 0 31, L_0000000001181220;  1 drivers
v0000000001206c60_0 .net "clock", 0 0, v00000000011ad6d0_0;  alias, 1 drivers
v0000000001206760_0 .var "d", 0 31;
v00000000012061c0_0 .var "e", 0 7;
v0000000001206440_0 .var "lb", 15 31;
v0000000001207d40_0 .net "memory_address", 15 31, L_0000000001181a70;  alias, 1 drivers
v00000000012069e0_0 .net "memory_data_in", 0 31, v0000000001207ca0_0;  alias, 1 drivers
v0000000001206260_0 .var "o", 1 7;
v0000000001206d00_0 .net "op_rom_address", 0 6, v0000000001206260_0;  1 drivers
v00000000012077a0_0 .net "op_rom_data", 0 11, L_0000000001181680;  1 drivers
v0000000001206a80_0 .var "p", 15 33;
v0000000001207b60_0 .var "pipeline", 0 39;
v0000000001206300_0 .var "q", 15 31;
v0000000001206da0_0 .var "r", 28 31;
v0000000001207f20_0 .net "reset", 0 0, v0000000001207340_0;  1 drivers
v0000000001207840_0 .var "uc_din", 0 11;
v00000000012064e0_0 .var "uc_op", 0 1;
v0000000001206080_0 .net "uc_rom_address", 0 11, v00000000011ad450_0;  1 drivers
v00000000012070c0_0 .net "uc_rom_data", 0 39, L_0000000001181290;  1 drivers
E_00000000011824a0 .event edge, v0000000001207b60_0, v00000000011ad270_0;
S_000000000118cff0 .scope module, "op_rom" "MapROM" 4 36, 5 6 0, S_000000000119e920;
 .timescale -9 -11;
    .port_info 0 /INPUT 7 "address";
    .port_info 1 /OUTPUT 12 "data_out";
L_0000000001181680 .functor BUFZ 12, L_00000000012068a0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v00000000011adef0_0 .net *"_ivl_0", 11 0, L_00000000012068a0;  1 drivers
v00000000011ad4f0_0 .net *"_ivl_2", 8 0, L_0000000001207700;  1 drivers
L_00000000013200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011ad590_0 .net *"_ivl_5", 1 0, L_00000000013200d0;  1 drivers
v00000000011ad1d0_0 .net "address", 6 0, v0000000001206260_0;  alias, 1 drivers
v00000000011ad270_0 .net "data_out", 11 0, L_0000000001181680;  alias, 1 drivers
v00000000011adb30 .array "memory", 127 0, 11 0;
L_00000000012068a0 .array/port v00000000011adb30, L_0000000001207700;
L_0000000001207700 .concat [ 7 2 0 0], v0000000001206260_0, L_00000000013200d0;
S_000000000118d180 .scope module, "seq" "Sequencer" 4 15, 6 13 0, S_000000000119e920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /INPUT 12 "din";
    .port_info 4 /OUTPUT 12 "yout";
v00000000011ad630_0 .net "clock", 0 0, v00000000011ad6d0_0;  alias, 1 drivers
v00000000011ad310_0 .net "din", 11 0, v0000000001207840_0;  1 drivers
v00000000011add10_0 .var/i "i", 31 0;
v00000000011adbd0_0 .var "mux", 11 0;
v00000000011ad810_0 .net "op", 1 0, v00000000012064e0_0;  1 drivers
v00000000011ad770_0 .var "pc", 11 0;
v00000000011ad3b0_0 .net "reset", 0 0, v0000000001207340_0;  alias, 1 drivers
v00000000011addb0_0 .var "sp", 1 0;
v00000000011ade50 .array "stack", 3 0, 11 0;
v00000000011ad8b0_0 .var "stackAddr", 1 0;
v00000000011adf90_0 .var "stackWr", 0 0;
v00000000011ad450_0 .var "yout", 11 0;
E_0000000001182c20 .event posedge, v00000000011ad3b0_0, v00000000011ad6d0_0;
E_00000000011828e0/0 .event edge, v00000000011addb0_0, v00000000011ad810_0, v00000000011ad770_0, v00000000011ad310_0;
v00000000011ade50_0 .array/port v00000000011ade50, 0;
v00000000011ade50_1 .array/port v00000000011ade50, 1;
v00000000011ade50_2 .array/port v00000000011ade50, 2;
E_00000000011828e0/1 .event edge, v00000000011ad8b0_0, v00000000011ade50_0, v00000000011ade50_1, v00000000011ade50_2;
v00000000011ade50_3 .array/port v00000000011ade50, 3;
E_00000000011828e0/2 .event edge, v00000000011ade50_3, v00000000011adbd0_0;
E_00000000011828e0 .event/or E_00000000011828e0/0, E_00000000011828e0/1, E_00000000011828e0/2;
S_000000000118d310 .scope module, "uc_rom" "CodeROM" 4 19, 7 6 0, S_000000000119e920;
 .timescale -9 -11;
    .port_info 0 /INPUT 12 "address";
    .port_info 1 /OUTPUT 40 "data";
L_0000000001181290 .functor BUFZ 40, L_00000000012066c0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v00000000011adc70_0 .net *"_ivl_0", 39 0, L_00000000012066c0;  1 drivers
v00000000011ad950_0 .net *"_ivl_2", 13 0, L_0000000001206800;  1 drivers
L_0000000001320088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011ad9f0_0 .net *"_ivl_5", 1 0, L_0000000001320088;  1 drivers
v00000000011ada90_0 .net "address", 11 0, v00000000011ad450_0;  alias, 1 drivers
v00000000011ad090_0 .net "data", 39 0, L_0000000001181290;  alias, 1 drivers
v00000000011ad130 .array "memory", 4095 0, 39 0;
L_00000000012066c0 .array/port v00000000011ad130, L_0000000001206800;
L_0000000001206800 .concat [ 12 2 0 0], v00000000011ad450_0, L_0000000001320088;
S_000000000119b410 .scope module, "ram" "Memory" 2 56, 2 9 0, S_000000000119e600;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 17 "address";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_00000000011829e0 .param/l "ADDRESS_MASK" 0 2 12, C4<00000000111111111>;
v00000000012075c0_0 .net "address", 15 31, L_0000000001181a70;  alias, 1 drivers
v0000000001207160_0 .net "clock", 0 0, v00000000011ad6d0_0;  alias, 1 drivers
v0000000001207c00_0 .net "data_in", 0 31, o00000000011b0068;  alias, 0 drivers
v0000000001207ca0_0 .var "data_out", 0 31;
v0000000001207660_0 .var/i "i", 31 0;
v0000000001207200 .array "ram_cells", 127 0, 0 31;
v0000000001207de0_0 .net "write_en", 0 0, o00000000011b18c8;  alias, 0 drivers
E_0000000001182c60 .event posedge, v00000000011ad6d0_0;
v0000000001207200_0 .array/port v0000000001207200, 0;
v0000000001207200_1 .array/port v0000000001207200, 1;
v0000000001207200_2 .array/port v0000000001207200, 2;
E_0000000001182ba0/0 .event edge, v0000000001207d40_0, v0000000001207200_0, v0000000001207200_1, v0000000001207200_2;
v0000000001207200_3 .array/port v0000000001207200, 3;
v0000000001207200_4 .array/port v0000000001207200, 4;
v0000000001207200_5 .array/port v0000000001207200, 5;
v0000000001207200_6 .array/port v0000000001207200, 6;
E_0000000001182ba0/1 .event edge, v0000000001207200_3, v0000000001207200_4, v0000000001207200_5, v0000000001207200_6;
v0000000001207200_7 .array/port v0000000001207200, 7;
v0000000001207200_8 .array/port v0000000001207200, 8;
v0000000001207200_9 .array/port v0000000001207200, 9;
v0000000001207200_10 .array/port v0000000001207200, 10;
E_0000000001182ba0/2 .event edge, v0000000001207200_7, v0000000001207200_8, v0000000001207200_9, v0000000001207200_10;
v0000000001207200_11 .array/port v0000000001207200, 11;
v0000000001207200_12 .array/port v0000000001207200, 12;
v0000000001207200_13 .array/port v0000000001207200, 13;
v0000000001207200_14 .array/port v0000000001207200, 14;
E_0000000001182ba0/3 .event edge, v0000000001207200_11, v0000000001207200_12, v0000000001207200_13, v0000000001207200_14;
v0000000001207200_15 .array/port v0000000001207200, 15;
v0000000001207200_16 .array/port v0000000001207200, 16;
v0000000001207200_17 .array/port v0000000001207200, 17;
v0000000001207200_18 .array/port v0000000001207200, 18;
E_0000000001182ba0/4 .event edge, v0000000001207200_15, v0000000001207200_16, v0000000001207200_17, v0000000001207200_18;
v0000000001207200_19 .array/port v0000000001207200, 19;
v0000000001207200_20 .array/port v0000000001207200, 20;
v0000000001207200_21 .array/port v0000000001207200, 21;
v0000000001207200_22 .array/port v0000000001207200, 22;
E_0000000001182ba0/5 .event edge, v0000000001207200_19, v0000000001207200_20, v0000000001207200_21, v0000000001207200_22;
v0000000001207200_23 .array/port v0000000001207200, 23;
v0000000001207200_24 .array/port v0000000001207200, 24;
v0000000001207200_25 .array/port v0000000001207200, 25;
v0000000001207200_26 .array/port v0000000001207200, 26;
E_0000000001182ba0/6 .event edge, v0000000001207200_23, v0000000001207200_24, v0000000001207200_25, v0000000001207200_26;
v0000000001207200_27 .array/port v0000000001207200, 27;
v0000000001207200_28 .array/port v0000000001207200, 28;
v0000000001207200_29 .array/port v0000000001207200, 29;
v0000000001207200_30 .array/port v0000000001207200, 30;
E_0000000001182ba0/7 .event edge, v0000000001207200_27, v0000000001207200_28, v0000000001207200_29, v0000000001207200_30;
v0000000001207200_31 .array/port v0000000001207200, 31;
v0000000001207200_32 .array/port v0000000001207200, 32;
v0000000001207200_33 .array/port v0000000001207200, 33;
v0000000001207200_34 .array/port v0000000001207200, 34;
E_0000000001182ba0/8 .event edge, v0000000001207200_31, v0000000001207200_32, v0000000001207200_33, v0000000001207200_34;
v0000000001207200_35 .array/port v0000000001207200, 35;
v0000000001207200_36 .array/port v0000000001207200, 36;
v0000000001207200_37 .array/port v0000000001207200, 37;
v0000000001207200_38 .array/port v0000000001207200, 38;
E_0000000001182ba0/9 .event edge, v0000000001207200_35, v0000000001207200_36, v0000000001207200_37, v0000000001207200_38;
v0000000001207200_39 .array/port v0000000001207200, 39;
v0000000001207200_40 .array/port v0000000001207200, 40;
v0000000001207200_41 .array/port v0000000001207200, 41;
v0000000001207200_42 .array/port v0000000001207200, 42;
E_0000000001182ba0/10 .event edge, v0000000001207200_39, v0000000001207200_40, v0000000001207200_41, v0000000001207200_42;
v0000000001207200_43 .array/port v0000000001207200, 43;
v0000000001207200_44 .array/port v0000000001207200, 44;
v0000000001207200_45 .array/port v0000000001207200, 45;
v0000000001207200_46 .array/port v0000000001207200, 46;
E_0000000001182ba0/11 .event edge, v0000000001207200_43, v0000000001207200_44, v0000000001207200_45, v0000000001207200_46;
v0000000001207200_47 .array/port v0000000001207200, 47;
v0000000001207200_48 .array/port v0000000001207200, 48;
v0000000001207200_49 .array/port v0000000001207200, 49;
v0000000001207200_50 .array/port v0000000001207200, 50;
E_0000000001182ba0/12 .event edge, v0000000001207200_47, v0000000001207200_48, v0000000001207200_49, v0000000001207200_50;
v0000000001207200_51 .array/port v0000000001207200, 51;
v0000000001207200_52 .array/port v0000000001207200, 52;
v0000000001207200_53 .array/port v0000000001207200, 53;
v0000000001207200_54 .array/port v0000000001207200, 54;
E_0000000001182ba0/13 .event edge, v0000000001207200_51, v0000000001207200_52, v0000000001207200_53, v0000000001207200_54;
v0000000001207200_55 .array/port v0000000001207200, 55;
v0000000001207200_56 .array/port v0000000001207200, 56;
v0000000001207200_57 .array/port v0000000001207200, 57;
v0000000001207200_58 .array/port v0000000001207200, 58;
E_0000000001182ba0/14 .event edge, v0000000001207200_55, v0000000001207200_56, v0000000001207200_57, v0000000001207200_58;
v0000000001207200_59 .array/port v0000000001207200, 59;
v0000000001207200_60 .array/port v0000000001207200, 60;
v0000000001207200_61 .array/port v0000000001207200, 61;
v0000000001207200_62 .array/port v0000000001207200, 62;
E_0000000001182ba0/15 .event edge, v0000000001207200_59, v0000000001207200_60, v0000000001207200_61, v0000000001207200_62;
v0000000001207200_63 .array/port v0000000001207200, 63;
v0000000001207200_64 .array/port v0000000001207200, 64;
v0000000001207200_65 .array/port v0000000001207200, 65;
v0000000001207200_66 .array/port v0000000001207200, 66;
E_0000000001182ba0/16 .event edge, v0000000001207200_63, v0000000001207200_64, v0000000001207200_65, v0000000001207200_66;
v0000000001207200_67 .array/port v0000000001207200, 67;
v0000000001207200_68 .array/port v0000000001207200, 68;
v0000000001207200_69 .array/port v0000000001207200, 69;
v0000000001207200_70 .array/port v0000000001207200, 70;
E_0000000001182ba0/17 .event edge, v0000000001207200_67, v0000000001207200_68, v0000000001207200_69, v0000000001207200_70;
v0000000001207200_71 .array/port v0000000001207200, 71;
v0000000001207200_72 .array/port v0000000001207200, 72;
v0000000001207200_73 .array/port v0000000001207200, 73;
v0000000001207200_74 .array/port v0000000001207200, 74;
E_0000000001182ba0/18 .event edge, v0000000001207200_71, v0000000001207200_72, v0000000001207200_73, v0000000001207200_74;
v0000000001207200_75 .array/port v0000000001207200, 75;
v0000000001207200_76 .array/port v0000000001207200, 76;
v0000000001207200_77 .array/port v0000000001207200, 77;
v0000000001207200_78 .array/port v0000000001207200, 78;
E_0000000001182ba0/19 .event edge, v0000000001207200_75, v0000000001207200_76, v0000000001207200_77, v0000000001207200_78;
v0000000001207200_79 .array/port v0000000001207200, 79;
v0000000001207200_80 .array/port v0000000001207200, 80;
v0000000001207200_81 .array/port v0000000001207200, 81;
v0000000001207200_82 .array/port v0000000001207200, 82;
E_0000000001182ba0/20 .event edge, v0000000001207200_79, v0000000001207200_80, v0000000001207200_81, v0000000001207200_82;
v0000000001207200_83 .array/port v0000000001207200, 83;
v0000000001207200_84 .array/port v0000000001207200, 84;
v0000000001207200_85 .array/port v0000000001207200, 85;
v0000000001207200_86 .array/port v0000000001207200, 86;
E_0000000001182ba0/21 .event edge, v0000000001207200_83, v0000000001207200_84, v0000000001207200_85, v0000000001207200_86;
v0000000001207200_87 .array/port v0000000001207200, 87;
v0000000001207200_88 .array/port v0000000001207200, 88;
v0000000001207200_89 .array/port v0000000001207200, 89;
v0000000001207200_90 .array/port v0000000001207200, 90;
E_0000000001182ba0/22 .event edge, v0000000001207200_87, v0000000001207200_88, v0000000001207200_89, v0000000001207200_90;
v0000000001207200_91 .array/port v0000000001207200, 91;
v0000000001207200_92 .array/port v0000000001207200, 92;
v0000000001207200_93 .array/port v0000000001207200, 93;
v0000000001207200_94 .array/port v0000000001207200, 94;
E_0000000001182ba0/23 .event edge, v0000000001207200_91, v0000000001207200_92, v0000000001207200_93, v0000000001207200_94;
v0000000001207200_95 .array/port v0000000001207200, 95;
v0000000001207200_96 .array/port v0000000001207200, 96;
v0000000001207200_97 .array/port v0000000001207200, 97;
v0000000001207200_98 .array/port v0000000001207200, 98;
E_0000000001182ba0/24 .event edge, v0000000001207200_95, v0000000001207200_96, v0000000001207200_97, v0000000001207200_98;
v0000000001207200_99 .array/port v0000000001207200, 99;
v0000000001207200_100 .array/port v0000000001207200, 100;
v0000000001207200_101 .array/port v0000000001207200, 101;
v0000000001207200_102 .array/port v0000000001207200, 102;
E_0000000001182ba0/25 .event edge, v0000000001207200_99, v0000000001207200_100, v0000000001207200_101, v0000000001207200_102;
v0000000001207200_103 .array/port v0000000001207200, 103;
v0000000001207200_104 .array/port v0000000001207200, 104;
v0000000001207200_105 .array/port v0000000001207200, 105;
v0000000001207200_106 .array/port v0000000001207200, 106;
E_0000000001182ba0/26 .event edge, v0000000001207200_103, v0000000001207200_104, v0000000001207200_105, v0000000001207200_106;
v0000000001207200_107 .array/port v0000000001207200, 107;
v0000000001207200_108 .array/port v0000000001207200, 108;
v0000000001207200_109 .array/port v0000000001207200, 109;
v0000000001207200_110 .array/port v0000000001207200, 110;
E_0000000001182ba0/27 .event edge, v0000000001207200_107, v0000000001207200_108, v0000000001207200_109, v0000000001207200_110;
v0000000001207200_111 .array/port v0000000001207200, 111;
v0000000001207200_112 .array/port v0000000001207200, 112;
v0000000001207200_113 .array/port v0000000001207200, 113;
v0000000001207200_114 .array/port v0000000001207200, 114;
E_0000000001182ba0/28 .event edge, v0000000001207200_111, v0000000001207200_112, v0000000001207200_113, v0000000001207200_114;
v0000000001207200_115 .array/port v0000000001207200, 115;
v0000000001207200_116 .array/port v0000000001207200, 116;
v0000000001207200_117 .array/port v0000000001207200, 117;
v0000000001207200_118 .array/port v0000000001207200, 118;
E_0000000001182ba0/29 .event edge, v0000000001207200_115, v0000000001207200_116, v0000000001207200_117, v0000000001207200_118;
v0000000001207200_119 .array/port v0000000001207200, 119;
v0000000001207200_120 .array/port v0000000001207200, 120;
v0000000001207200_121 .array/port v0000000001207200, 121;
v0000000001207200_122 .array/port v0000000001207200, 122;
E_0000000001182ba0/30 .event edge, v0000000001207200_119, v0000000001207200_120, v0000000001207200_121, v0000000001207200_122;
v0000000001207200_123 .array/port v0000000001207200, 123;
v0000000001207200_124 .array/port v0000000001207200, 124;
v0000000001207200_125 .array/port v0000000001207200, 125;
v0000000001207200_126 .array/port v0000000001207200, 126;
E_0000000001182ba0/31 .event edge, v0000000001207200_123, v0000000001207200_124, v0000000001207200_125, v0000000001207200_126;
v0000000001207200_127 .array/port v0000000001207200, 127;
E_0000000001182ba0/32 .event edge, v0000000001207200_127;
E_0000000001182ba0 .event/or E_0000000001182ba0/0, E_0000000001182ba0/1, E_0000000001182ba0/2, E_0000000001182ba0/3, E_0000000001182ba0/4, E_0000000001182ba0/5, E_0000000001182ba0/6, E_0000000001182ba0/7, E_0000000001182ba0/8, E_0000000001182ba0/9, E_0000000001182ba0/10, E_0000000001182ba0/11, E_0000000001182ba0/12, E_0000000001182ba0/13, E_0000000001182ba0/14, E_0000000001182ba0/15, E_0000000001182ba0/16, E_0000000001182ba0/17, E_0000000001182ba0/18, E_0000000001182ba0/19, E_0000000001182ba0/20, E_0000000001182ba0/21, E_0000000001182ba0/22, E_0000000001182ba0/23, E_0000000001182ba0/24, E_0000000001182ba0/25, E_0000000001182ba0/26, E_0000000001182ba0/27, E_0000000001182ba0/28, E_0000000001182ba0/29, E_0000000001182ba0/30, E_0000000001182ba0/31, E_0000000001182ba0/32;
    .scope S_000000000119e790;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ad6d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000119e790;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000000011ad6d0_0;
    %inv;
    %assign/vec4 v00000000011ad6d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000119b410;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001207660_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000000001207660_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001207660_0;
    %store/vec4a v0000000001207200, 4, 0;
    %load/vec4 v0000000001207660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001207660_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000000000119b410;
T_3 ;
    %wait E_0000000001182ba0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001207ca0_0, 0, 32;
    %load/vec4 v00000000012075c0_0;
    %load/vec4 v00000000012075c0_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 4;
    %load/vec4a v0000000001207200, 4;
    %store/vec4 v0000000001207ca0_0, 0, 32;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000119b410;
T_4 ;
    %wait E_0000000001182c60;
    %load/vec4 v0000000001207de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000001207c00_0;
    %load/vec4 v00000000012075c0_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001207200, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000118d180;
T_5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011ad770_0, 0, 12;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000011addb0_0, 0, 2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011ad450_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011adbd0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011adf90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011add10_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000011add10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v00000000011add10_0;
    %store/vec4a v00000000011ade50, 4, 0;
    %load/vec4 v00000000011add10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011add10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000000000118d180;
T_6 ;
    %wait E_00000000011828e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011adf90_0, 0, 1;
    %load/vec4 v00000000011addb0_0;
    %store/vec4 v00000000011ad8b0_0, 0, 2;
    %load/vec4 v00000000011ad810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000000011ad770_0;
    %store/vec4 v00000000011adbd0_0, 0, 12;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000000011ad310_0;
    %store/vec4 v00000000011adbd0_0, 0, 12;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000000011ad310_0;
    %store/vec4 v00000000011adbd0_0, 0, 12;
    %load/vec4 v00000000011addb0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000011ad8b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011adf90_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000000011ad8b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000000011ade50, 4;
    %store/vec4 v00000000011adbd0_0, 0, 12;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v00000000011adbd0_0;
    %store/vec4 v00000000011ad450_0, 0, 12;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000118d180;
T_7 ;
    %wait E_0000000001182c20;
    %load/vec4 v00000000011ad3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v00000000011ad770_0, 0, 12;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000011addb0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000011adf90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000011ad770_0;
    %load/vec4 v00000000011ad8b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011ade50, 0, 4;
T_7.2 ;
    %load/vec4 v00000000011ad810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %jmp T_7.8;
T_7.5 ;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v00000000011addb0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000011addb0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000000011addb0_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000000011addb0_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v00000000011ad450_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000011ad770_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000118d310;
T_8 ;
    %vpi_call 7 9 "$readmemh", "roms/microcode.txt", v00000000011ad130 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000118cff0;
T_9 ;
    %vpi_call 5 9 "$readmemh", "roms/instruction_map.txt", v00000000011adb30 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000000000119e920;
T_10 ;
    %wait E_00000000011824a0;
    %load/vec4 v0000000001207b60_0;
    %parti/s 2, 38, 7;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000000001207b60_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000001207840_0, 0, 12;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v00000000012077a0_0;
    %store/vec4 v0000000001207840_0, 0, 12;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000001207840_0, 0, 12;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000001207840_0, 0, 12;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0000000001207b60_0;
    %parti/s 2, 36, 7;
    %store/vec4 v00000000012064e0_0, 0, 2;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000119e920;
T_11 ;
    %wait E_0000000001182c20;
    %load/vec4 v0000000001207f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012078e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001206ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001207e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001206760_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001206260_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0000000001206a80_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000001206300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001206da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000012061c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0000000001207b60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000012070c0_0;
    %assign/vec4 v0000000001207b60_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000119e600;
T_12 ;
    %vpi_call 2 38 "$dumpfile", "vcd/CPUTestBench.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000119e600 {0 0 0};
    %vpi_call 2 41 "$write", "fetch: " {0 0 0};
    %vpi_call 2 42 "$readmemh", "programs/init.txt", v0000000001207200 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001206b20_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001207340_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001207340_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001207340_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %vpi_call 2 47 "$display", "All done!" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000000000119e600;
T_13 ;
    %wait E_0000000001182c60;
    %load/vec4 v0000000001206620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000000001206e40_0;
    %pushi/vec4 256, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001207520_0;
    %pushi/vec4 65537, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001206b20_0, 0;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "CPUTestBench.v";
    "./Clock.v";
    "./CPU.v";
    "./MapROM.v";
    "./Sequencer.v";
    "./CodeROM.v";
