Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "machine"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/program_rom.v" into library work
Parsing module <program_rom>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v" into library work
Parsing module <processor>.
Analyzing Verilog file "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v" into library work
Parsing module <machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <machine>.

Elaborating module <processor>.

Elaborating module <regfile>.

Elaborating module <alu>.

Elaborating module <program_rom>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <machine>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/machine.v".
WARNING:Xst:2999 - Signal 'disp', unconnected in block 'machine', is tied to its initial value.
    Found 8-bit register for signal <out>.
    Found 4-bit register for signal <an>.
    Found 32-bit register for signal <timer>.
    Found 32-bit adder for signal <timer[31]_GND_1_o_add_1_OUT> created at line 55.
    Found 16x8-bit dual-port Read Only RAM <Mram_disp> for signal <disp>.
    Found 32-bit comparator lessequal for signal <n0001> created at line 56
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <machine> synthesized.

Synthesizing Unit <processor>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/processor.v".
        rom_size = 16
    Found 4-bit register for signal <address>.
    Found 1-bit register for signal <write_enable>.
    Found 16-bit register for signal <write_data>.
    Found 1-bit register for signal <zero>.
    Found 16-bit register for signal <result>.
    Found 32-bit register for signal <timer>.
    Found 32-bit adder for signal <timer[31]_GND_2_o_add_6_OUT> created at line 56.
    Found 4-bit adder for signal <address[3]_GND_2_o_add_9_OUT> created at line 60.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <processor> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/regfile.v".
WARNING:Xst:647 - Input <address_a<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_b<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <regs>, simulation mismatch.
    Found 3x16-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 16-bit register for signal <data_b>.
    Found 16-bit register for signal <data_a>.
    Found 2-bit comparator equal for signal <_n0015> created at line 18
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/alu.v".
    Found 16-bit register for signal <alu_result>.
    Found 1-bit register for signal <zero>.
    Found 16-bit subtractor for signal <_n0023> created at line 23.
    Found 16-bit adder for signal <a[15]_b[15]_add_1_OUT> created at line 19.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <alu> synthesized.

Synthesizing Unit <mod_32u_26u>.
    Related source file is "".
    Found 58-bit adder for signal <GND_5_o_b[25]_add_1_OUT> created at line 0.
    Found 57-bit adder for signal <GND_5_o_b[25]_add_3_OUT> created at line 0.
    Found 56-bit adder for signal <GND_5_o_b[25]_add_5_OUT> created at line 0.
    Found 55-bit adder for signal <GND_5_o_b[25]_add_7_OUT> created at line 0.
    Found 54-bit adder for signal <GND_5_o_b[25]_add_9_OUT> created at line 0.
    Found 53-bit adder for signal <GND_5_o_b[25]_add_11_OUT> created at line 0.
    Found 52-bit adder for signal <GND_5_o_b[25]_add_13_OUT> created at line 0.
    Found 51-bit adder for signal <GND_5_o_b[25]_add_15_OUT> created at line 0.
    Found 50-bit adder for signal <GND_5_o_b[25]_add_17_OUT> created at line 0.
    Found 49-bit adder for signal <GND_5_o_b[25]_add_19_OUT> created at line 0.
    Found 48-bit adder for signal <GND_5_o_b[25]_add_21_OUT> created at line 0.
    Found 47-bit adder for signal <GND_5_o_b[25]_add_23_OUT> created at line 0.
    Found 46-bit adder for signal <GND_5_o_b[25]_add_25_OUT> created at line 0.
    Found 45-bit adder for signal <GND_5_o_b[25]_add_27_OUT> created at line 0.
    Found 44-bit adder for signal <GND_5_o_b[25]_add_29_OUT> created at line 0.
    Found 43-bit adder for signal <GND_5_o_b[25]_add_31_OUT> created at line 0.
    Found 42-bit adder for signal <GND_5_o_b[25]_add_33_OUT> created at line 0.
    Found 41-bit adder for signal <GND_5_o_b[25]_add_35_OUT> created at line 0.
    Found 40-bit adder for signal <GND_5_o_b[25]_add_37_OUT> created at line 0.
    Found 39-bit adder for signal <GND_5_o_b[25]_add_39_OUT> created at line 0.
    Found 38-bit adder for signal <GND_5_o_b[25]_add_41_OUT> created at line 0.
    Found 37-bit adder for signal <GND_5_o_b[25]_add_43_OUT> created at line 0.
    Found 36-bit adder for signal <GND_5_o_b[25]_add_45_OUT> created at line 0.
    Found 35-bit adder for signal <GND_5_o_b[25]_add_47_OUT> created at line 0.
    Found 34-bit adder for signal <GND_5_o_b[25]_add_49_OUT> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[25]_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[25]_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_65_OUT> created at line 0.
    Found 58-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_26u> synthesized.

Synthesizing Unit <program_rom>.
    Related source file is "/home/011/e/ex/exh150330/repos/fpga-proc/proj/program_rom.v".
WARNING:Xst:2999 - Signal 'inst_mem', unconnected in block 'program_rom', is tied to its initial value.
    Found 16x16-bit single-port Read Only RAM <Mram_inst_mem> for signal <inst_mem>.
    Summary:
	inferred   1 RAM(s).
Unit <program_rom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x16-bit single-port Read Only RAM                   : 1
 16x8-bit dual-port Read Only RAM                      : 1
 16x8-bit single-port Read Only RAM                    : 1
 3x16-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 38
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 9
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 4-bit adder                                           : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 42-bit adder                                          : 1
 43-bit adder                                          : 1
 44-bit adder                                          : 1
 45-bit adder                                          : 1
 46-bit adder                                          : 1
 47-bit adder                                          : 1
 48-bit adder                                          : 1
 49-bit adder                                          : 1
 50-bit adder                                          : 1
 51-bit adder                                          : 1
 52-bit adder                                          : 1
 53-bit adder                                          : 1
 54-bit adder                                          : 1
 55-bit adder                                          : 1
 56-bit adder                                          : 1
 57-bit adder                                          : 1
 58-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 3
 16-bit register                                       : 5
 32-bit register                                       : 2
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 35
 2-bit comparator equal                                : 1
 32-bit comparator lessequal                           : 8
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
# Multiplexers                                         : 1033
 1-bit 2-to-1 multiplexer                              : 1024
 16-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <machine>.
INFO:Xst:3231 - The small RAM <Mram_disp> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0085>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <result<11:8>>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_disp1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <result<15:12>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <machine> synthesized (advanced).

Synthesizing (advanced) Unit <processor>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
Unit <processor> synthesized (advanced).

Synthesizing (advanced) Unit <program_rom>.
INFO:Xst:3231 - The small RAM <Mram_inst_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <program_rom> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3231 - The small RAM <Mram_regs> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <address_a>     |          |
    |     diA            | connected to signal <write_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 16-bit                     |          |
    |     addrB          | connected to signal <address_b>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x16-bit single-port distributed Read Only RAM       : 1
 16x8-bit dual-port distributed Read Only RAM          : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 3x16-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 38
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 26-bit adder                                          : 1
 32-bit adder                                          : 34
 4-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 131
 Flip-Flops                                            : 131
# Comparators                                          : 35
 2-bit comparator equal                                : 1
 32-bit comparator lessequal                           : 8
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
# Multiplexers                                         : 1033
 1-bit 2-to-1 multiplexer                              : 1024
 16-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <machine> ...

Optimizing unit <processor> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...
WARNING:Xst:1710 - FF/Latch <timer_19> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_20> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_21> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_22> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_23> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_24> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_25> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_26> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_27> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_28> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_29> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_30> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <timer_31> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_processor/_alu/zero> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_processor/zero> (without init value) has a constant value of 0 in block <machine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <timer_0> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <_processor/timer_0> 
INFO:Xst:2261 - The FF/Latch <timer_1> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <_processor/timer_1> 
INFO:Xst:2261 - The FF/Latch <timer_2> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <_processor/timer_2> 
INFO:Xst:2261 - The FF/Latch <timer_3> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <_processor/timer_3> 
INFO:Xst:2261 - The FF/Latch <timer_4> in Unit <machine> is equivalent to the following FF/Latch, which will be removed : <_processor/timer_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block machine, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1246
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 91
#      LUT2                        : 64
#      LUT3                        : 96
#      LUT4                        : 40
#      LUT5                        : 182
#      LUT6                        : 194
#      MUXCY                       : 284
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 259
# FlipFlops/Latches                : 143
#      FD                          : 94
#      FDE                         : 45
#      FDRE                        : 1
#      FDSE                        : 3
# RAMS                             : 24
#      RAM16X1D                    : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             143  out of  18224     0%  
 Number of Slice LUTs:                  732  out of   9112     8%  
    Number used as Logic:               684  out of   9112     7%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    765
   Number with an unused Flip Flop:     622  out of    765    81%  
   Number with an unused LUT:            33  out of    765     4%  
   Number of fully used LUT-FF pairs:   110  out of    765    14%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
clk                                          | BUFGP                  | 159   |
Mcompar_GND_1_o_timer[31]_LessThan_3_o_lut<3>| NONE(Mram_disp1)       | 8     |
---------------------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 31.369ns (Maximum Frequency: 31.878MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 31.369ns (frequency: 31.878MHz)
  Total number of paths / destination ports: 681156778199265 / 275
-------------------------------------------------------------------------
Delay:               31.369ns (Levels of Logic = 74)
  Source:            timer_0 (FF)
  Destination:       _processor/result_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_0 to _processor/result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  timer_0 (timer_0)
     INV:I->O              1   0.255   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_lut<0>_INV_0 (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<0> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<1> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<2> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<3> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<4> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<5> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<6> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<7> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<8> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<9> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<10> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<11> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<12> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<13> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<14> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<15> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<16> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<17> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<18> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<19> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<20> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<21> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<22> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<23> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<24> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<25> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<26> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<27> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<28> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<29> (_processor/Madd_timer[31]_GND_2_o_add_6_OUT_cy<29>)
     XORCY:CI->O          44   0.206   2.151  _processor/Madd_timer[31]_GND_2_o_add_6_OUT_xor<30> (_processor/timer[31]_PWR_2_o_mod_7/Madd_GND_5_o_b[25]_add_19_OUT_Madd_cy<30>)
     LUT6:I1->O           16   0.254   1.182  _processor/timer[31]_PWR_2_o_mod_7/BUS_0027_INV_1229_o24 (_processor/timer[31]_PWR_2_o_mod_7/BUS_0027_INV_1229_o3)
     LUT6:I5->O           19   0.254   1.261  _processor/timer[31]_PWR_2_o_mod_7/BUS_0028_INV_1262_o32 (_processor/timer[31]_PWR_2_o_mod_7/BUS_0028_INV_1262_o31)
     LUT6:I5->O            1   0.254   0.000  _processor/timer[31]_PWR_2_o_mod_7/BUS_0028_INV_1262_o34_SW1_G (N244)
     MUXF7:I1->O           1   0.175   0.682  _processor/timer[31]_PWR_2_o_mod_7/BUS_0028_INV_1262_o34_SW1 (N55)
     LUT6:I5->O            6   0.254   1.306  _processor/timer[31]_PWR_2_o_mod_7/Mmux_a[0]_a[31]_MUX_2463_o131 (_processor/timer[31]_PWR_2_o_mod_7/a[12]_a[31]_MUX_2451_o)
     LUT5:I0->O            1   0.254   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_lut<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<1> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<2> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<3> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<3>)
     MUXCY:CI->O          81   0.235   2.062  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0029_INV_1295_o_cy<4> (_processor/timer[31]_PWR_2_o_mod_7/BUS_0029_INV_1295_o)
     LUT3:I2->O            3   0.254   1.196  _processor/timer[31]_PWR_2_o_mod_7/Mmux_a[0]_a[31]_MUX_2495_o121 (_processor/timer[31]_PWR_2_o_mod_7/a[11]_a[31]_MUX_2484_o)
     LUT5:I0->O            1   0.254   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_lut<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<1> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<2> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<3> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<3>)
     MUXCY:CI->O          81   0.235   2.062  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0030_INV_1328_o_cy<4> (_processor/timer[31]_PWR_2_o_mod_7/BUS_0030_INV_1328_o)
     LUT3:I2->O            4   0.254   1.234  _processor/timer[31]_PWR_2_o_mod_7/Mmux_a[0]_a[31]_MUX_2527_o111 (_processor/timer[31]_PWR_2_o_mod_7/a[10]_a[31]_MUX_2517_o)
     LUT5:I0->O            1   0.254   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_lut<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<1> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<2> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<3> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<3>)
     MUXCY:CI->O          80   0.235   2.054  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0031_INV_1361_o_cy<4> (_processor/timer[31]_PWR_2_o_mod_7/BUS_0031_INV_1361_o)
     LUT3:I2->O            2   0.254   1.156  _processor/timer[31]_PWR_2_o_mod_7/Mmux_a[0]_a[31]_MUX_2559_o1251 (_processor/timer[31]_PWR_2_o_mod_7/a[9]_a[31]_MUX_2550_o)
     LUT5:I0->O            1   0.254   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_lut<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<1> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<2> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<3> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<3>)
     MUXCY:CI->O          41   0.235   1.671  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0032_INV_1394_o_cy<4> (_processor/timer[31]_PWR_2_o_mod_7/BUS_0032_INV_1394_o)
     LUT3:I2->O            2   0.254   1.156  _processor/timer[31]_PWR_2_o_mod_7/Mmux_a[0]_a[31]_MUX_2591_o1241 (_processor/timer[31]_PWR_2_o_mod_7/a[8]_a[31]_MUX_2583_o)
     LUT5:I0->O            1   0.254   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_lut<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<0> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<1> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<2> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<3> (_processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<3>)
     MUXCY:CI->O           2   0.023   0.726  _processor/timer[31]_PWR_2_o_mod_7/Mcompar_BUS_0033_INV_1427_o_cy<4> (_processor/timer[31]_PWR_2_o_mod_7/BUS_0033_INV_1427_o)
     LUT6:I5->O            3   0.254   0.874  _processor/_n0239<0>10 (_processor/_n0239<0>9)
     LUT5:I3->O           19   0.250   1.261  _processor/_n0239<0>11_rstpot (_processor/_n0239<0>11_rstpot)
     LUT3:I2->O            1   0.254   0.000  _processor/write_data_1_dpot (_processor/write_data_1_dpot)
     FDE:D                     0.074          _processor/write_data_1
    ----------------------------------------
    Total                     31.369ns (8.572ns logic, 22.797ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      clk rising

  Data Path: an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  an_3 (an_3)
     OBUF:I->O                 2.912          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mcompar_GND_1_o_timer[31]_LessThan_3_o_lut<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
Mcompar_GND_1_o_timer[31]_LessThan_3_o_lut<3>|    2.468|         |         |         |
clk                                          |   31.369|         |         |         |
---------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.89 secs
 
--> 


Total memory usage is 501500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   10 (   0 filtered)

