#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 20 14:51:23 2019
# Process ID: 24699
# Current directory: /home/vlad/Arquitectura2018
# Command line: vivado
# Log file: /home/vlad/Arquitectura2018/vivado.log
# Journal file: /home/vlad/Arquitectura2018/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.xpr
INFO: [Project 1-313] Project file moved from '/home/sieber/Arquitectura/Arquitectura2018/TP_BIP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 6097.348 ; gain = 113.078 ; free physical = 266 ; free virtual = 15148
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close [ open /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v w ]
add_files /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 20 16:00:29 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Mar 20 16:08:34 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 16:08:34 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 20 16:11:29 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0DF8A
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 20 16:21:13 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 16:21:13 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 20 16:36:18 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 16:36:18 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 7316.176 ; gain = 353.703 ; free physical = 1495 ; free virtual = 14428
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 16 into array_char is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
WARNING: Simulation object /allTest/int/is_s was not found in the design.
WARNING: Simulation object /allTest/int/dout was not found in the design.
WARNING: Simulation object /allTest/int/tx_done_tick was not found in the design.
WARNING: Simulation object /allTest/int/rx_done_tick was not found in the design.
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 7412.160 ; gain = 449.688 ; free physical = 1355 ; free virtual = 14385
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
WARNING: [VRFC 10-1783] select index 16 into array_char is out of bounds [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7728.641 ; gain = 0.000 ; free physical = 1058 ; free virtual = 14089
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 16:54:30 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 16:54:30 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7870.031 ; gain = 0.000 ; free physical = 1452 ; free virtual = 14154
Restored from archive | CPU: 0.100000 secs | Memory: 1.263725 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7870.031 ; gain = 0.000 ; free physical = 1452 ; free virtual = 14154
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot allTest_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_time_impl

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/xsim.dir/allTest_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 20 17:02:10 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_time_impl -key {Post-Implementation:sim_1:Timing:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
WARNING: Simulation object /allTest/int/is_s was not found in the design.
WARNING: Simulation object /allTest/int/dout was not found in the design.
WARNING: Simulation object /allTest/int/tx_done_tick was not found in the design.
WARNING: Simulation object /allTest/int/rx_done_tick was not found in the design.
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 8002.836 ; gain = 257.965 ; free physical = 1366 ; free virtual = 14064
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot allTest_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8002.836 ; gain = 0.000 ; free physical = 1368 ; free virtual = 14062
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot allTest_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8002.836 ; gain = 0.000 ; free physical = 1203 ; free virtual = 13881
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim/allTest_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot allTest_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8002.836 ; gain = 0.000 ; free physical = 1226 ; free virtual = 13906
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 17:17:39 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 17:17:39 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 17:30:02 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 17:30:02 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 17:38:23 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 17:38:23 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 17:51:27 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 17:51:27 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top_level' is not ideal for floorplanning, since the cellview 'Tx_interface' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8082.773 ; gain = 2.004 ; free physical = 1711 ; free virtual = 13845
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8098.789 ; gain = 0.000 ; free physical = 2302 ; free virtual = 14403
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'allTest' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj allTest_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim/allTest_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-311] analyzing module Rx_interface
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-311] analyzing module Tx_interface
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module br_generator
INFO: [VRFC 10-311] analyzing module rx_module
INFO: [VRFC 10-311] analyzing module tx_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-2845] overwriting previous definition of module ALU [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2845] overwriting previous definition of module CPU [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-2845] overwriting previous definition of module ControlUnit [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Data_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_interface
WARNING: [VRFC 10-2845] overwriting previous definition of module Tx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_interface
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:28]
WARNING: [VRFC 10-2845] overwriting previous definition of module Rx_interface [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
WARNING: [VRFC 10-2845] overwriting previous definition of module Program_memory [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 38519cdd0e624429ac5e340b8cc759ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot allTest_func_synth xil_defaultlib.allTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port In_Data [/home/vlad/Arquitectura2018/TP_UART/TP_UART.srcs/sim_1/new/allTest.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_memory(INIT_FILE="/home/vla...
Compiling module xil_defaultlib.Program_memory(INIT_FILE="/home/...
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU(size=16)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Rx_interface
Compiling module xil_defaultlib.Tx_interface
Compiling module xil_defaultlib.allTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot allTest_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "allTest_func_synth -key {Post-Synthesis:sim_1:Functional:allTest} -tclbatch {allTest.tcl} -view {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg
source allTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'allTest_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8098.789 ; gain = 0.000 ; free physical = 2309 ; free virtual = 14402
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 18:09:28 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 18:09:28 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar 20 18:16:45 2019] Launched synth_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/runme.log
[Wed Mar 20 18:16:45 2019] Launched impl_1...
Run output will be captured here: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/impl_1/Top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {/home/vlad/Arquitectura2018/TP_BIP/allTest_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 18:23:23 2019...
