
node_tong_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000443c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08004548  08004548  00005548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046b8  080046b8  00006068  2**0
                  CONTENTS
  4 .ARM          00000000  080046b8  080046b8  00006068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080046b8  080046b8  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046b8  080046b8  000056b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046bc  080046bc  000056bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080046c0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  20000068  08004728  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000330  08004728  00006330  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c32d  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca5  00000000  00000000  000123be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  00014068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009e1  00000000  00000000  00014d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017aeb  00000000  00000000  000156e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7a1  00000000  00000000  0002d1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a857  00000000  00000000  0003b96d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c61c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a38  00000000  00000000  000c6208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000c9c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004530 	.word	0x08004530

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004530 	.word	0x08004530

0800014c <L2_LED_On>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void L2_LED_On ()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000156:	4808      	ldr	r0, [pc, #32]	@ (8000178 <L2_LED_On+0x2c>)
 8000158:	f001 fa36 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_RESET);
 800015c:	2200      	movs	r2, #0
 800015e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000162:	4805      	ldr	r0, [pc, #20]	@ (8000178 <L2_LED_On+0x2c>)
 8000164:	f001 fa30 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_SET);
 8000168:	2201      	movs	r2, #1
 800016a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800016e:	4802      	ldr	r0, [pc, #8]	@ (8000178 <L2_LED_On+0x2c>)
 8000170:	f001 fa2a 	bl	80015c8 <HAL_GPIO_WritePin>
}
 8000174:	bf00      	nop
 8000176:	bd80      	pop	{r7, pc}
 8000178:	40010c00 	.word	0x40010c00

0800017c <L3_LED_On>:
void L3_LED_On ()
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_SET);
 8000180:	2201      	movs	r2, #1
 8000182:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000186:	4808      	ldr	r0, [pc, #32]	@ (80001a8 <L3_LED_On+0x2c>)
 8000188:	f001 fa1e 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_SET);
 800018c:	2201      	movs	r2, #1
 800018e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000192:	4805      	ldr	r0, [pc, #20]	@ (80001a8 <L3_LED_On+0x2c>)
 8000194:	f001 fa18 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_RESET);
 8000198:	2200      	movs	r2, #0
 800019a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800019e:	4802      	ldr	r0, [pc, #8]	@ (80001a8 <L3_LED_On+0x2c>)
 80001a0:	f001 fa12 	bl	80015c8 <HAL_GPIO_WritePin>
}
 80001a4:	bf00      	nop
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	40010c00 	.word	0x40010c00

080001ac <L1_LED_On>:
void L1_LED_On()
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001b6:	4808      	ldr	r0, [pc, #32]	@ (80001d8 <L1_LED_On+0x2c>)
 80001b8:	f001 fa06 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_SET);
 80001bc:	2201      	movs	r2, #1
 80001be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001c2:	4805      	ldr	r0, [pc, #20]	@ (80001d8 <L1_LED_On+0x2c>)
 80001c4:	f001 fa00 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001ce:	4802      	ldr	r0, [pc, #8]	@ (80001d8 <L1_LED_On+0x2c>)
 80001d0:	f001 f9fa 	bl	80015c8 <HAL_GPIO_WritePin>
}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	40010c00 	.word	0x40010c00

080001dc <L1_3_LED_Off>:
void L1_3_LED_Off()
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L1_LED_GPIO_Port,L1_LED_Pin, GPIO_PIN_SET);
 80001e0:	2201      	movs	r2, #1
 80001e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001e6:	4808      	ldr	r0, [pc, #32]	@ (8000208 <L1_3_LED_Off+0x2c>)
 80001e8:	f001 f9ee 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_LED_GPIO_Port,L2_LED_Pin, GPIO_PIN_SET);
 80001ec:	2201      	movs	r2, #1
 80001ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001f2:	4805      	ldr	r0, [pc, #20]	@ (8000208 <L1_3_LED_Off+0x2c>)
 80001f4:	f001 f9e8 	bl	80015c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_LED_GPIO_Port,L3_LED_Pin, GPIO_PIN_SET);
 80001f8:	2201      	movs	r2, #1
 80001fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001fe:	4802      	ldr	r0, [pc, #8]	@ (8000208 <L1_3_LED_Off+0x2c>)
 8000200:	f001 f9e2 	bl	80015c8 <HAL_GPIO_WritePin>
}
 8000204:	bf00      	nop
 8000206:	bd80      	pop	{r7, pc}
 8000208:	40010c00 	.word	0x40010c00

0800020c <AT_LED_On>:
void AT_LED_On()
{
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AT_LED_GPIO_Port,AT_LED_Pin, GPIO_PIN_RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000216:	4802      	ldr	r0, [pc, #8]	@ (8000220 <AT_LED_On+0x14>)
 8000218:	f001 f9d6 	bl	80015c8 <HAL_GPIO_WritePin>
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <RS485_SendCommand>:
{
	HAL_GPIO_WritePin(AT_LED_GPIO_Port,AT_LED_Pin, GPIO_PIN_SET);
}
// Gá»­i lá»‡nh tá»›i Slave vá»›i Ä‘á»‹a chá»‰ ID
void RS485_SendCommand(uint8_t slaveID, uint8_t command)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	460a      	mov	r2, r1
 800022e:	71fb      	strb	r3, [r7, #7]
 8000230:	4613      	mov	r3, r2
 8000232:	71bb      	strb	r3, [r7, #6]
    RS_txBuffer[0] = slaveID;  // ï¿½?á»‹a chá»‰ Slave
 8000234:	4a09      	ldr	r2, [pc, #36]	@ (800025c <RS485_SendCommand+0x38>)
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	7013      	strb	r3, [r2, #0]
    RS_txBuffer[1] = command;  // Lá»‡nh
 800023a:	4a08      	ldr	r2, [pc, #32]	@ (800025c <RS485_SendCommand+0x38>)
 800023c:	79bb      	ldrb	r3, [r7, #6]
 800023e:	7053      	strb	r3, [r2, #1]
    RS_txBuffer[2] = '\n';     // KÃ½ tá»± káº¿t thÃºc
 8000240:	4b06      	ldr	r3, [pc, #24]	@ (800025c <RS485_SendCommand+0x38>)
 8000242:	220a      	movs	r2, #10
 8000244:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart1, RS_txBuffer, 3, HAL_MAX_DELAY);
 8000246:	f04f 33ff 	mov.w	r3, #4294967295
 800024a:	2203      	movs	r2, #3
 800024c:	4903      	ldr	r1, [pc, #12]	@ (800025c <RS485_SendCommand+0x38>)
 800024e:	4804      	ldr	r0, [pc, #16]	@ (8000260 <RS485_SendCommand+0x3c>)
 8000250:	f002 fe1b 	bl	8002e8a <HAL_UART_Transmit>
}
 8000254:	bf00      	nop
 8000256:	3708      	adds	r7, #8
 8000258:	46bd      	mov	sp, r7
 800025a:	bd80      	pop	{r7, pc}
 800025c:	200001a4 	.word	0x200001a4
 8000260:	20000114 	.word	0x20000114

08000264 <decode_ppm>:

void decode_ppm (char *RS_rxBuffer,PPM *ppm)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b088      	sub	sp, #32
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
 800026c:	6039      	str	r1, [r7, #0]
	int inx = 0;
 800026e:	2300      	movs	r3, #0
 8000270:	61fb      	str	r3, [r7, #28]
	int i;
	char buffer_co[3];
	char buffer_co2[5];
	while (RS_rxBuffer[inx] != ',') inx++;  // 1st ','
 8000272:	e002      	b.n	800027a <decode_ppm+0x16>
 8000274:	69fb      	ldr	r3, [r7, #28]
 8000276:	3301      	adds	r3, #1
 8000278:	61fb      	str	r3, [r7, #28]
 800027a:	69fb      	ldr	r3, [r7, #28]
 800027c:	687a      	ldr	r2, [r7, #4]
 800027e:	4413      	add	r3, r2
 8000280:	781b      	ldrb	r3, [r3, #0]
 8000282:	2b2c      	cmp	r3, #44	@ 0x2c
 8000284:	d1f6      	bne.n	8000274 <decode_ppm+0x10>
	inx++;
 8000286:	69fb      	ldr	r3, [r7, #28]
 8000288:	3301      	adds	r3, #1
 800028a:	61fb      	str	r3, [r7, #28]
	memset(buffer_co, '\0', 3);
 800028c:	f107 0314 	add.w	r3, r7, #20
 8000290:	2203      	movs	r2, #3
 8000292:	2100      	movs	r1, #0
 8000294:	4618      	mov	r0, r3
 8000296:	f003 fcbb 	bl	8003c10 <memset>
	i=0;
 800029a:	2300      	movs	r3, #0
 800029c:	61bb      	str	r3, [r7, #24]
	while (RS_rxBuffer[inx] != ',')   // copy vÃ o buffer giÃ¡ trá»‹ CO
 800029e:	e00f      	b.n	80002c0 <decode_ppm+0x5c>
	{
		buffer_co[i] = RS_rxBuffer[inx];
 80002a0:	69fb      	ldr	r3, [r7, #28]
 80002a2:	687a      	ldr	r2, [r7, #4]
 80002a4:	4413      	add	r3, r2
 80002a6:	7819      	ldrb	r1, [r3, #0]
 80002a8:	f107 0214 	add.w	r2, r7, #20
 80002ac:	69bb      	ldr	r3, [r7, #24]
 80002ae:	4413      	add	r3, r2
 80002b0:	460a      	mov	r2, r1
 80002b2:	701a      	strb	r2, [r3, #0]
		i++;
 80002b4:	69bb      	ldr	r3, [r7, #24]
 80002b6:	3301      	adds	r3, #1
 80002b8:	61bb      	str	r3, [r7, #24]
		inx++;
 80002ba:	69fb      	ldr	r3, [r7, #28]
 80002bc:	3301      	adds	r3, #1
 80002be:	61fb      	str	r3, [r7, #28]
	while (RS_rxBuffer[inx] != ',')   // copy vÃ o buffer giÃ¡ trá»‹ CO
 80002c0:	69fb      	ldr	r3, [r7, #28]
 80002c2:	687a      	ldr	r2, [r7, #4]
 80002c4:	4413      	add	r3, r2
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	2b2c      	cmp	r3, #44	@ 0x2c
 80002ca:	d1e9      	bne.n	80002a0 <decode_ppm+0x3c>
	}
	ppm->CO_ppm = atoi(buffer_co);
 80002cc:	f107 0314 	add.w	r3, r7, #20
 80002d0:	4618      	mov	r0, r3
 80002d2:	f003 fbf5 	bl	8003ac0 <atoi>
 80002d6:	4602      	mov	r2, r0
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	601a      	str	r2, [r3, #0]

	inx++;
 80002dc:	69fb      	ldr	r3, [r7, #28]
 80002de:	3301      	adds	r3, #1
 80002e0:	61fb      	str	r3, [r7, #28]
	memset(buffer_co2, '\0', 5);
 80002e2:	f107 030c 	add.w	r3, r7, #12
 80002e6:	2205      	movs	r2, #5
 80002e8:	2100      	movs	r1, #0
 80002ea:	4618      	mov	r0, r3
 80002ec:	f003 fc90 	bl	8003c10 <memset>
	i=0;
 80002f0:	2300      	movs	r3, #0
 80002f2:	61bb      	str	r3, [r7, #24]
	while (RS_rxBuffer[inx] != ',')   // copy vÃ o buffer giÃ¡ trá»‹ CO2
 80002f4:	e00f      	b.n	8000316 <decode_ppm+0xb2>
	{
		buffer_co2[i] = RS_rxBuffer[inx];
 80002f6:	69fb      	ldr	r3, [r7, #28]
 80002f8:	687a      	ldr	r2, [r7, #4]
 80002fa:	4413      	add	r3, r2
 80002fc:	7819      	ldrb	r1, [r3, #0]
 80002fe:	f107 020c 	add.w	r2, r7, #12
 8000302:	69bb      	ldr	r3, [r7, #24]
 8000304:	4413      	add	r3, r2
 8000306:	460a      	mov	r2, r1
 8000308:	701a      	strb	r2, [r3, #0]
		i++;
 800030a:	69bb      	ldr	r3, [r7, #24]
 800030c:	3301      	adds	r3, #1
 800030e:	61bb      	str	r3, [r7, #24]
		inx++;
 8000310:	69fb      	ldr	r3, [r7, #28]
 8000312:	3301      	adds	r3, #1
 8000314:	61fb      	str	r3, [r7, #28]
	while (RS_rxBuffer[inx] != ',')   // copy vÃ o buffer giÃ¡ trá»‹ CO2
 8000316:	69fb      	ldr	r3, [r7, #28]
 8000318:	687a      	ldr	r2, [r7, #4]
 800031a:	4413      	add	r3, r2
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b2c      	cmp	r3, #44	@ 0x2c
 8000320:	d1e9      	bne.n	80002f6 <decode_ppm+0x92>
	}
   ppm->CO2_ppm = atoi(buffer_co2);
 8000322:	f107 030c 	add.w	r3, r7, #12
 8000326:	4618      	mov	r0, r3
 8000328:	f003 fbca 	bl	8003ac0 <atoi>
 800032c:	4602      	mov	r2, r0
 800032e:	683b      	ldr	r3, [r7, #0]
 8000330:	605a      	str	r2, [r3, #4]
}
 8000332:	bf00      	nop
 8000334:	3720      	adds	r7, #32
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
	...

0800033c <Change_Time_Read_Data>:
void Change_Time_Read_Data()
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
	if(ppm_data_1.CO2_ppm <=1000 && ppm_data_1.CO_ppm <=25 && ppm_data_2.CO2_ppm <=1000 && ppm_data_2.CO_ppm <=25)
 8000340:	4b2a      	ldr	r3, [pc, #168]	@ (80003ec <Change_Time_Read_Data+0xb0>)
 8000342:	685b      	ldr	r3, [r3, #4]
 8000344:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000348:	dc1c      	bgt.n	8000384 <Change_Time_Read_Data+0x48>
 800034a:	4b28      	ldr	r3, [pc, #160]	@ (80003ec <Change_Time_Read_Data+0xb0>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	2b19      	cmp	r3, #25
 8000350:	dc18      	bgt.n	8000384 <Change_Time_Read_Data+0x48>
 8000352:	4b27      	ldr	r3, [pc, #156]	@ (80003f0 <Change_Time_Read_Data+0xb4>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800035a:	dc13      	bgt.n	8000384 <Change_Time_Read_Data+0x48>
 800035c:	4b24      	ldr	r3, [pc, #144]	@ (80003f0 <Change_Time_Read_Data+0xb4>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	2b19      	cmp	r3, #25
 8000362:	dc0f      	bgt.n	8000384 <Change_Time_Read_Data+0x48>
	{
    	HAL_TIM_Base_Stop_IT(&htim2);                  // Dá»«ng timer
 8000364:	4823      	ldr	r0, [pc, #140]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 8000366:	f001 fe11 	bl	8001f8c <HAL_TIM_Base_Stop_IT>
    	__HAL_TIM_SET_AUTORELOAD(&htim2, 30000);     // Cáº­p nháº­t chu ká»³
 800036a:	4b22      	ldr	r3, [pc, #136]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000372:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000374:	4b1f      	ldr	r3, [pc, #124]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 8000376:	f247 5230 	movw	r2, #30000	@ 0x7530
 800037a:	60da      	str	r2, [r3, #12]
    	HAL_TIM_Base_Start_IT(&htim2);                 // Khá»Ÿi Ä‘á»™ng láº¡i timer
 800037c:	481d      	ldr	r0, [pc, #116]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 800037e:	f001 fdb3 	bl	8001ee8 <HAL_TIM_Base_Start_IT>
 8000382:	e031      	b.n	80003e8 <Change_Time_Read_Data+0xac>
	}
	else if(ppm_data_1.CO2_ppm >=2000 || ppm_data_1.CO_ppm >=25 || ppm_data_2.CO2_ppm >=2000 || ppm_data_2.CO_ppm >=50)
 8000384:	4b19      	ldr	r3, [pc, #100]	@ (80003ec <Change_Time_Read_Data+0xb0>)
 8000386:	685b      	ldr	r3, [r3, #4]
 8000388:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800038c:	da0c      	bge.n	80003a8 <Change_Time_Read_Data+0x6c>
 800038e:	4b17      	ldr	r3, [pc, #92]	@ (80003ec <Change_Time_Read_Data+0xb0>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	2b18      	cmp	r3, #24
 8000394:	dc08      	bgt.n	80003a8 <Change_Time_Read_Data+0x6c>
 8000396:	4b16      	ldr	r3, [pc, #88]	@ (80003f0 <Change_Time_Read_Data+0xb4>)
 8000398:	685b      	ldr	r3, [r3, #4]
 800039a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800039e:	da03      	bge.n	80003a8 <Change_Time_Read_Data+0x6c>
 80003a0:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <Change_Time_Read_Data+0xb4>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b31      	cmp	r3, #49	@ 0x31
 80003a6:	dd0f      	ble.n	80003c8 <Change_Time_Read_Data+0x8c>
	{
    	HAL_TIM_Base_Stop_IT(&htim2);                  // Dá»«ng timer
 80003a8:	4812      	ldr	r0, [pc, #72]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003aa:	f001 fdef 	bl	8001f8c <HAL_TIM_Base_Stop_IT>
    	__HAL_TIM_SET_AUTORELOAD(&htim2, 5000);     // Cáº­p nháº­t chu ká»³
 80003ae:	4b11      	ldr	r3, [pc, #68]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80003b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003b8:	4b0e      	ldr	r3, [pc, #56]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80003be:	60da      	str	r2, [r3, #12]
    	HAL_TIM_Base_Start_IT(&htim2);                 // Khá»Ÿi Ä‘á»™ng láº¡i timer
 80003c0:	480c      	ldr	r0, [pc, #48]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003c2:	f001 fd91 	bl	8001ee8 <HAL_TIM_Base_Start_IT>
 80003c6:	e00f      	b.n	80003e8 <Change_Time_Read_Data+0xac>
	}
	else
	{
    	HAL_TIM_Base_Stop_IT(&htim2);                  // Dá»«ng timer
 80003c8:	480a      	ldr	r0, [pc, #40]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003ca:	f001 fddf 	bl	8001f8c <HAL_TIM_Base_Stop_IT>
    	__HAL_TIM_SET_AUTORELOAD(&htim2, 15000);     // Cáº­p nháº­t chu ká»³
 80003ce:	4b09      	ldr	r3, [pc, #36]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80003d6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003d8:	4b06      	ldr	r3, [pc, #24]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003da:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80003de:	60da      	str	r2, [r3, #12]
    	HAL_TIM_Base_Start_IT(&htim2);                 // Khá»Ÿi Ä‘á»™ng láº¡i timer
 80003e0:	4804      	ldr	r0, [pc, #16]	@ (80003f4 <Change_Time_Read_Data+0xb8>)
 80003e2:	f001 fd81 	bl	8001ee8 <HAL_TIM_Base_Start_IT>
	}
}
 80003e6:	bf00      	nop
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	200001d0 	.word	0x200001d0
 80003f0:	200001d8 	.word	0x200001d8
 80003f4:	200000cc 	.word	0x200000cc

080003f8 <Control_Fan_Auto>:
void Control_Fan_Auto()
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
	if(ppm_data_1.CO2_ppm <=1000 && ppm_data_1.CO_ppm <=25 && ppm_data_2.CO2_ppm <=1000 && ppm_data_2.CO_ppm <=25)
 80003fc:	4b1b      	ldr	r3, [pc, #108]	@ (800046c <Control_Fan_Auto+0x74>)
 80003fe:	685b      	ldr	r3, [r3, #4]
 8000400:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000404:	dc12      	bgt.n	800042c <Control_Fan_Auto+0x34>
 8000406:	4b19      	ldr	r3, [pc, #100]	@ (800046c <Control_Fan_Auto+0x74>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b19      	cmp	r3, #25
 800040c:	dc0e      	bgt.n	800042c <Control_Fan_Auto+0x34>
 800040e:	4b18      	ldr	r3, [pc, #96]	@ (8000470 <Control_Fan_Auto+0x78>)
 8000410:	685b      	ldr	r3, [r3, #4]
 8000412:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000416:	dc09      	bgt.n	800042c <Control_Fan_Auto+0x34>
 8000418:	4b15      	ldr	r3, [pc, #84]	@ (8000470 <Control_Fan_Auto+0x78>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	2b19      	cmp	r3, #25
 800041e:	dc05      	bgt.n	800042c <Control_Fan_Auto+0x34>
	{
		TIM1->CCR1 = 25;
 8000420:	4b14      	ldr	r3, [pc, #80]	@ (8000474 <Control_Fan_Auto+0x7c>)
 8000422:	2219      	movs	r2, #25
 8000424:	635a      	str	r2, [r3, #52]	@ 0x34
		L1_LED_On();
 8000426:	f7ff fec1 	bl	80001ac <L1_LED_On>
 800042a:	e01d      	b.n	8000468 <Control_Fan_Auto+0x70>
	}
	else if(ppm_data_1.CO2_ppm >=2000 || ppm_data_1.CO_ppm >=25 || ppm_data_2.CO2_ppm >=2000 || ppm_data_2.CO_ppm >=50)
 800042c:	4b0f      	ldr	r3, [pc, #60]	@ (800046c <Control_Fan_Auto+0x74>)
 800042e:	685b      	ldr	r3, [r3, #4]
 8000430:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000434:	da0c      	bge.n	8000450 <Control_Fan_Auto+0x58>
 8000436:	4b0d      	ldr	r3, [pc, #52]	@ (800046c <Control_Fan_Auto+0x74>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	2b18      	cmp	r3, #24
 800043c:	dc08      	bgt.n	8000450 <Control_Fan_Auto+0x58>
 800043e:	4b0c      	ldr	r3, [pc, #48]	@ (8000470 <Control_Fan_Auto+0x78>)
 8000440:	685b      	ldr	r3, [r3, #4]
 8000442:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000446:	da03      	bge.n	8000450 <Control_Fan_Auto+0x58>
 8000448:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <Control_Fan_Auto+0x78>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	2b31      	cmp	r3, #49	@ 0x31
 800044e:	dd05      	ble.n	800045c <Control_Fan_Auto+0x64>
	{
		TIM1->CCR1 = 75;
 8000450:	4b08      	ldr	r3, [pc, #32]	@ (8000474 <Control_Fan_Auto+0x7c>)
 8000452:	224b      	movs	r2, #75	@ 0x4b
 8000454:	635a      	str	r2, [r3, #52]	@ 0x34
		L3_LED_On();
 8000456:	f7ff fe91 	bl	800017c <L3_LED_On>
 800045a:	e005      	b.n	8000468 <Control_Fan_Auto+0x70>
	}
	else
	{
		TIM1->CCR1 = 50;
 800045c:	4b05      	ldr	r3, [pc, #20]	@ (8000474 <Control_Fan_Auto+0x7c>)
 800045e:	2232      	movs	r2, #50	@ 0x32
 8000460:	635a      	str	r2, [r3, #52]	@ 0x34
		L2_LED_On();
 8000462:	f7ff fe73 	bl	800014c <L2_LED_On>
	}
}
 8000466:	bf00      	nop
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	200001d0 	.word	0x200001d0
 8000470:	200001d8 	.word	0x200001d8
 8000474:	40012c00 	.word	0x40012c00

08000478 <HAL_TIM_PeriodElapsedCallback>:
// gá»­i lá»‡nh Ä‘á»?c vá»? node Ä‘o theo thá»?i gian
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)  // Kiá»ƒm tra náº¿u ngáº¯t tá»« Timer 2
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000488:	d116      	bne.n	80004b8 <HAL_TIM_PeriodElapsedCallback+0x40>
    {
    	if(node_flag==1){
 800048a:	4b0d      	ldr	r3, [pc, #52]	@ (80004c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	2b01      	cmp	r3, #1
 8000490:	d107      	bne.n	80004a2 <HAL_TIM_PeriodElapsedCallback+0x2a>
    	RS485_SendCommand(0x01, 0x02);  // Gá»­i lá»‡nh "02" tá»›i Slave 1
 8000492:	2102      	movs	r1, #2
 8000494:	2001      	movs	r0, #1
 8000496:	f7ff fec5 	bl	8000224 <RS485_SendCommand>
    	node_flag=2;
 800049a:	4b09      	ldr	r3, [pc, #36]	@ (80004c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800049c:	2202      	movs	r2, #2
 800049e:	601a      	str	r2, [r3, #0]
    	{
		RS485_SendCommand(0x02, 0x02);  // Gá»­i lá»‡nh "02" tá»›i Slave 2
		node_flag=1;
    	}
    }
}
 80004a0:	e00a      	b.n	80004b8 <HAL_TIM_PeriodElapsedCallback+0x40>
    	else if(node_flag==2)
 80004a2:	4b07      	ldr	r3, [pc, #28]	@ (80004c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b02      	cmp	r3, #2
 80004a8:	d106      	bne.n	80004b8 <HAL_TIM_PeriodElapsedCallback+0x40>
		RS485_SendCommand(0x02, 0x02);  // Gá»­i lá»‡nh "02" tá»›i Slave 2
 80004aa:	2102      	movs	r1, #2
 80004ac:	2002      	movs	r0, #2
 80004ae:	f7ff feb9 	bl	8000224 <RS485_SendCommand>
		node_flag=1;
 80004b2:	4b03      	ldr	r3, [pc, #12]	@ (80004c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80004b4:	2201      	movs	r2, #1
 80004b6:	601a      	str	r2, [r3, #0]
}
 80004b8:	bf00      	nop
 80004ba:	3708      	adds	r7, #8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	20000008 	.word	0x20000008

080004c4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80004c4:	b590      	push	{r4, r7, lr}
 80004c6:	b085      	sub	sp, #20
 80004c8:	af02      	add	r7, sp, #8
 80004ca:	6078      	str	r0, [r7, #4]
	// Nháº­n dá»¯ liá»‡u tá»« node Ä‘o
    if (huart->Instance == USART1)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000580 <HAL_UART_RxCpltCallback+0xbc>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d11b      	bne.n	800050e <HAL_UART_RxCpltCallback+0x4a>
    {
        if (RS_rxBuffer[0] == 0x01)
 80004d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	2b01      	cmp	r3, #1
 80004dc:	d109      	bne.n	80004f2 <HAL_UART_RxCpltCallback+0x2e>
           { // Kiá»ƒm tra Ä‘á»‹a chá»‰ slave
        	decode_ppm((char*)RS_rxBuffer,&ppm_data_1);
 80004de:	492a      	ldr	r1, [pc, #168]	@ (8000588 <HAL_UART_RxCpltCallback+0xc4>)
 80004e0:	4828      	ldr	r0, [pc, #160]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 80004e2:	f7ff febf 	bl	8000264 <decode_ppm>
        	Change_Time_Read_Data();
 80004e6:	f7ff ff29 	bl	800033c <Change_Time_Read_Data>
        	RS485_SendCommand(0x01, 0xFF); //FF = OK
 80004ea:	21ff      	movs	r1, #255	@ 0xff
 80004ec:	2001      	movs	r0, #1
 80004ee:	f7ff fe99 	bl	8000224 <RS485_SendCommand>
           }
        if (RS_rxBuffer[0] == 0x02)
 80004f2:	4b24      	ldr	r3, [pc, #144]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	2b02      	cmp	r3, #2
 80004f8:	d109      	bne.n	800050e <HAL_UART_RxCpltCallback+0x4a>
           { // Kiá»ƒm tra Ä‘á»‹a chá»‰ slave
        	decode_ppm((char*)RS_rxBuffer,&ppm_data_2);
 80004fa:	4924      	ldr	r1, [pc, #144]	@ (800058c <HAL_UART_RxCpltCallback+0xc8>)
 80004fc:	4821      	ldr	r0, [pc, #132]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 80004fe:	f7ff feb1 	bl	8000264 <decode_ppm>
        	Change_Time_Read_Data();
 8000502:	f7ff ff1b 	bl	800033c <Change_Time_Read_Data>
        	RS485_SendCommand(0x02, 0xFF);
 8000506:	21ff      	movs	r1, #255	@ 0xff
 8000508:	2002      	movs	r0, #2
 800050a:	f7ff fe8b 	bl	8000224 <RS485_SendCommand>
           }
     }
        // Tiáº¿p tá»¥c nháº­n
        HAL_UART_Receive_IT(&huart1, RS_rxBuffer, 15);
 800050e:	220f      	movs	r2, #15
 8000510:	491c      	ldr	r1, [pc, #112]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 8000512:	481f      	ldr	r0, [pc, #124]	@ (8000590 <HAL_UART_RxCpltCallback+0xcc>)
 8000514:	f002 fd44 	bl	8002fa0 <HAL_UART_Receive_IT>

       //Nháº­n lá»‡nh tá»« gateway
        if (huart->Instance == USART2) {
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a1d      	ldr	r2, [pc, #116]	@ (8000594 <HAL_UART_RxCpltCallback+0xd0>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d12a      	bne.n	8000578 <HAL_UART_RxCpltCallback+0xb4>
            if (RS_rxBuffer[0] == myID) { // Kiá»ƒm tra Ä‘á»‹a chá»‰
 8000522:	4b18      	ldr	r3, [pc, #96]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 8000524:	781a      	ldrb	r2, [r3, #0]
 8000526:	4b1c      	ldr	r3, [pc, #112]	@ (8000598 <HAL_UART_RxCpltCallback+0xd4>)
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	429a      	cmp	r2, r3
 800052c:	d11f      	bne.n	800056e <HAL_UART_RxCpltCallback+0xaa>
                // Xá»­ lÃ½ lá»‡nh
                if (RS_rxBuffer[1] == 0x02) {
 800052e:	4b15      	ldr	r3, [pc, #84]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 8000530:	785b      	ldrb	r3, [r3, #1]
 8000532:	2b02      	cmp	r3, #2
 8000534:	d11b      	bne.n	800056e <HAL_UART_RxCpltCallback+0xaa>
                    // Gá»­i pháº£n há»“i
                    RS_txBuffer[0] = myID;
 8000536:	4b18      	ldr	r3, [pc, #96]	@ (8000598 <HAL_UART_RxCpltCallback+0xd4>)
 8000538:	781a      	ldrb	r2, [r3, #0]
 800053a:	4b18      	ldr	r3, [pc, #96]	@ (800059c <HAL_UART_RxCpltCallback+0xd8>)
 800053c:	701a      	strb	r2, [r3, #0]
//                	sprintf(CO_ppm_buf1, "%d", ppm_data_1.CO_ppm);
//            		sprintf(CO2_ppm_buf1, "%d", ppm_data_1.CO2_ppm);
            		sprintf((char *)(RS_txBuffer+1), ",%d,%d,%d,%d,", ppm_data_1.CO_ppm, ppm_data_1.CO2_ppm,ppm_data_2.CO_ppm, ppm_data_2.CO2_ppm);
 800053e:	4c18      	ldr	r4, [pc, #96]	@ (80005a0 <HAL_UART_RxCpltCallback+0xdc>)
 8000540:	4b11      	ldr	r3, [pc, #68]	@ (8000588 <HAL_UART_RxCpltCallback+0xc4>)
 8000542:	6819      	ldr	r1, [r3, #0]
 8000544:	4b10      	ldr	r3, [pc, #64]	@ (8000588 <HAL_UART_RxCpltCallback+0xc4>)
 8000546:	6858      	ldr	r0, [r3, #4]
 8000548:	4b10      	ldr	r3, [pc, #64]	@ (800058c <HAL_UART_RxCpltCallback+0xc8>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a0f      	ldr	r2, [pc, #60]	@ (800058c <HAL_UART_RxCpltCallback+0xc8>)
 800054e:	6852      	ldr	r2, [r2, #4]
 8000550:	9201      	str	r2, [sp, #4]
 8000552:	9300      	str	r3, [sp, #0]
 8000554:	4603      	mov	r3, r0
 8000556:	460a      	mov	r2, r1
 8000558:	4912      	ldr	r1, [pc, #72]	@ (80005a4 <HAL_UART_RxCpltCallback+0xe0>)
 800055a:	4620      	mov	r0, r4
 800055c:	f003 fb38 	bl	8003bd0 <siprintf>
                    HAL_UART_Transmit(&huart2, RS_txBuffer, sizeof(RS_txBuffer), HAL_MAX_DELAY);
 8000560:	f04f 33ff 	mov.w	r3, #4294967295
 8000564:	2214      	movs	r2, #20
 8000566:	490d      	ldr	r1, [pc, #52]	@ (800059c <HAL_UART_RxCpltCallback+0xd8>)
 8000568:	480f      	ldr	r0, [pc, #60]	@ (80005a8 <HAL_UART_RxCpltCallback+0xe4>)
 800056a:	f002 fc8e 	bl	8002e8a <HAL_UART_Transmit>
                }
            }
            // Tiáº¿p tá»¥c nháº­n
            HAL_UART_Receive_IT(&huart2, RS_rxBuffer, 3);
 800056e:	2203      	movs	r2, #3
 8000570:	4904      	ldr	r1, [pc, #16]	@ (8000584 <HAL_UART_RxCpltCallback+0xc0>)
 8000572:	480d      	ldr	r0, [pc, #52]	@ (80005a8 <HAL_UART_RxCpltCallback+0xe4>)
 8000574:	f002 fd14 	bl	8002fa0 <HAL_UART_Receive_IT>
        }
}
 8000578:	bf00      	nop
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	40013800 	.word	0x40013800
 8000584:	200001b8 	.word	0x200001b8
 8000588:	200001d0 	.word	0x200001d0
 800058c:	200001d8 	.word	0x200001d8
 8000590:	20000114 	.word	0x20000114
 8000594:	40004400 	.word	0x40004400
 8000598:	200001cc 	.word	0x200001cc
 800059c:	200001a4 	.word	0x200001a4
 80005a0:	200001a5 	.word	0x200001a5
 80005a4:	08004548 	.word	0x08004548
 80005a8:	2000015c 	.word	0x2000015c

080005ac <HAL_GPIO_EXTI_Callback>:
// chÆ°Æ¡ng trÃ¬nh Ä‘k quáº¡t = tay
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  if(GPIO_Pin == DOWN_BUT_Pin)
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d116      	bne.n	80005ea <HAL_GPIO_EXTI_Callback+0x3e>
  {
	  at_state=0; // cá»? tráº¡ng thÃ¡i Ä‘iá»?u khiá»ƒn quáº¡t tá»± Ä‘á»™ng =0
 80005bc:	4b29      	ldr	r3, [pc, #164]	@ (8000664 <HAL_GPIO_EXTI_Callback+0xb8>)
 80005be:	2200      	movs	r2, #0
 80005c0:	601a      	str	r2, [r3, #0]
	  AT_LED_On(); // báº­t Ä‘Ã¨n bÃ¡o hiá»‡u Ä‘k quáº¡t = tay
 80005c2:	f7ff fe23 	bl	800020c <AT_LED_On>
	  if(duty==0)
 80005c6:	4b28      	ldr	r3, [pc, #160]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 80005c8:	881b      	ldrh	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d103      	bne.n	80005d6 <HAL_GPIO_EXTI_Callback+0x2a>
	  {
		duty = 0;
 80005ce:	4b26      	ldr	r3, [pc, #152]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	801a      	strh	r2, [r3, #0]
 80005d4:	e005      	b.n	80005e2 <HAL_GPIO_EXTI_Callback+0x36>
	  }
	  else
	  {
		duty = duty -25;
 80005d6:	4b24      	ldr	r3, [pc, #144]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 80005d8:	881b      	ldrh	r3, [r3, #0]
 80005da:	3b19      	subs	r3, #25
 80005dc:	b29a      	uxth	r2, r3
 80005de:	4b22      	ldr	r3, [pc, #136]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 80005e0:	801a      	strh	r2, [r3, #0]
	  }
	  TIM1->CCR1 = duty;
 80005e2:	4b21      	ldr	r3, [pc, #132]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 80005e4:	881a      	ldrh	r2, [r3, #0]
 80005e6:	4b21      	ldr	r3, [pc, #132]	@ (800066c <HAL_GPIO_EXTI_Callback+0xc0>)
 80005e8:	635a      	str	r2, [r3, #52]	@ 0x34

  }
  if(GPIO_Pin == UP_BUT_Pin)
 80005ea:	88fb      	ldrh	r3, [r7, #6]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d116      	bne.n	800061e <HAL_GPIO_EXTI_Callback+0x72>
  {
	  at_state=0;
 80005f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000664 <HAL_GPIO_EXTI_Callback+0xb8>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
	  AT_LED_On();
 80005f6:	f7ff fe09 	bl	800020c <AT_LED_On>
	  if(duty==75)
 80005fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	2b4b      	cmp	r3, #75	@ 0x4b
 8000600:	d103      	bne.n	800060a <HAL_GPIO_EXTI_Callback+0x5e>
	  {
		duty =75;
 8000602:	4b19      	ldr	r3, [pc, #100]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000604:	224b      	movs	r2, #75	@ 0x4b
 8000606:	801a      	strh	r2, [r3, #0]
 8000608:	e005      	b.n	8000616 <HAL_GPIO_EXTI_Callback+0x6a>
	  }
	  else
	  {
		duty = duty +25;
 800060a:	4b17      	ldr	r3, [pc, #92]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 800060c:	881b      	ldrh	r3, [r3, #0]
 800060e:	3319      	adds	r3, #25
 8000610:	b29a      	uxth	r2, r3
 8000612:	4b15      	ldr	r3, [pc, #84]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000614:	801a      	strh	r2, [r3, #0]
	  }
	  TIM1->CCR1 = duty;
 8000616:	4b14      	ldr	r3, [pc, #80]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000618:	881a      	ldrh	r2, [r3, #0]
 800061a:	4b14      	ldr	r3, [pc, #80]	@ (800066c <HAL_GPIO_EXTI_Callback+0xc0>)
 800061c:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if(at_state==0)
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d11a      	bne.n	800065c <HAL_GPIO_EXTI_Callback+0xb0>
  {
	  // hiá»ƒn thá»‹ led
	  if(duty==0)
 8000626:	4b10      	ldr	r3, [pc, #64]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000628:	881b      	ldrh	r3, [r3, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d102      	bne.n	8000634 <HAL_GPIO_EXTI_Callback+0x88>
	  {
		  L1_3_LED_Off();
 800062e:	f7ff fdd5 	bl	80001dc <L1_3_LED_Off>
	  else if(duty==75)
	  {
		  L3_LED_On();
	  }
  }
}
 8000632:	e013      	b.n	800065c <HAL_GPIO_EXTI_Callback+0xb0>
	  else if (duty==25)
 8000634:	4b0c      	ldr	r3, [pc, #48]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000636:	881b      	ldrh	r3, [r3, #0]
 8000638:	2b19      	cmp	r3, #25
 800063a:	d102      	bne.n	8000642 <HAL_GPIO_EXTI_Callback+0x96>
		  L1_LED_On();
 800063c:	f7ff fdb6 	bl	80001ac <L1_LED_On>
}
 8000640:	e00c      	b.n	800065c <HAL_GPIO_EXTI_Callback+0xb0>
	  else if (duty==50)
 8000642:	4b09      	ldr	r3, [pc, #36]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000644:	881b      	ldrh	r3, [r3, #0]
 8000646:	2b32      	cmp	r3, #50	@ 0x32
 8000648:	d102      	bne.n	8000650 <HAL_GPIO_EXTI_Callback+0xa4>
		  L2_LED_On();
 800064a:	f7ff fd7f 	bl	800014c <L2_LED_On>
}
 800064e:	e005      	b.n	800065c <HAL_GPIO_EXTI_Callback+0xb0>
	  else if(duty==75)
 8000650:	4b05      	ldr	r3, [pc, #20]	@ (8000668 <HAL_GPIO_EXTI_Callback+0xbc>)
 8000652:	881b      	ldrh	r3, [r3, #0]
 8000654:	2b4b      	cmp	r3, #75	@ 0x4b
 8000656:	d101      	bne.n	800065c <HAL_GPIO_EXTI_Callback+0xb0>
		  L3_LED_On();
 8000658:	f7ff fd90 	bl	800017c <L3_LED_On>
}
 800065c:	bf00      	nop
 800065e:	3708      	adds	r7, #8
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000000 	.word	0x20000000
 8000668:	20000004 	.word	0x20000004
 800066c:	40012c00 	.word	0x40012c00

08000670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000674:	f000 fc02 	bl	8000e7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000678:	f000 f830 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067c:	f000 f998 	bl	80009b0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000680:	f000 f942 	bl	8000908 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000684:	f000 f8f2 	bl	800086c <MX_TIM2_Init>
  MX_TIM1_Init();
 8000688:	f000 f86c 	bl	8000764 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800068c:	f000 f966 	bl	800095c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  TIM1->CCR1 = duty;
 8000690:	4b0b      	ldr	r3, [pc, #44]	@ (80006c0 <main+0x50>)
 8000692:	881a      	ldrh	r2, [r3, #0]
 8000694:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <main+0x54>)
 8000696:	635a      	str	r2, [r3, #52]	@ 0x34
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000698:	2100      	movs	r1, #0
 800069a:	480b      	ldr	r0, [pc, #44]	@ (80006c8 <main+0x58>)
 800069c:	f001 fcf4 	bl	8002088 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, RS_rxBuffer, 15);
 80006a0:	220f      	movs	r2, #15
 80006a2:	490a      	ldr	r1, [pc, #40]	@ (80006cc <main+0x5c>)
 80006a4:	480a      	ldr	r0, [pc, #40]	@ (80006d0 <main+0x60>)
 80006a6:	f002 fc7b 	bl	8002fa0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80006aa:	480a      	ldr	r0, [pc, #40]	@ (80006d4 <main+0x64>)
 80006ac:	f001 fc1c 	bl	8001ee8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   if(at_state==1) //dk quáº¡t tá»± Ä‘á»™ng
 80006b0:	4b09      	ldr	r3, [pc, #36]	@ (80006d8 <main+0x68>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d1fb      	bne.n	80006b0 <main+0x40>
   {
	   Control_Fan_Auto();
 80006b8:	f7ff fe9e 	bl	80003f8 <Control_Fan_Auto>
   if(at_state==1) //dk quáº¡t tá»± Ä‘á»™ng
 80006bc:	e7f8      	b.n	80006b0 <main+0x40>
 80006be:	bf00      	nop
 80006c0:	20000004 	.word	0x20000004
 80006c4:	40012c00 	.word	0x40012c00
 80006c8:	20000084 	.word	0x20000084
 80006cc:	200001b8 	.word	0x200001b8
 80006d0:	20000114 	.word	0x20000114
 80006d4:	200000cc 	.word	0x200000cc
 80006d8:	20000000 	.word	0x20000000

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b090      	sub	sp, #64	@ 0x40
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0318 	add.w	r3, r7, #24
 80006e6:	2228      	movs	r2, #40	@ 0x28
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f003 fa90 	bl	8003c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	60da      	str	r2, [r3, #12]
 80006fc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006fe:	2301      	movs	r3, #1
 8000700:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000702:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000706:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070c:	2301      	movs	r3, #1
 800070e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000710:	2302      	movs	r3, #2
 8000712:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000714:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000718:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800071a:	2300      	movs	r3, #0
 800071c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	f107 0318 	add.w	r3, r7, #24
 8000722:	4618      	mov	r0, r3
 8000724:	f000 ff80 	bl	8001628 <HAL_RCC_OscConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800072e:	f000 f9a9 	bl	8000a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000732:	230f      	movs	r3, #15
 8000734:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000736:	2302      	movs	r3, #2
 8000738:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800073e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f001 f9ed 	bl	8001b2c <HAL_RCC_ClockConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000758:	f000 f994 	bl	8000a84 <Error_Handler>
  }
}
 800075c:	bf00      	nop
 800075e:	3740      	adds	r7, #64	@ 0x40
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b092      	sub	sp, #72	@ 0x48
 8000768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800076a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000774:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]
 8000784:	615a      	str	r2, [r3, #20]
 8000786:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2220      	movs	r2, #32
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f003 fa3e 	bl	8003c10 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000794:	4b33      	ldr	r3, [pc, #204]	@ (8000864 <MX_TIM1_Init+0x100>)
 8000796:	4a34      	ldr	r2, [pc, #208]	@ (8000868 <MX_TIM1_Init+0x104>)
 8000798:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000-1;
 800079a:	4b32      	ldr	r3, [pc, #200]	@ (8000864 <MX_TIM1_Init+0x100>)
 800079c:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80007a0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a2:	4b30      	ldr	r3, [pc, #192]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 75;
 80007a8:	4b2e      	ldr	r3, [pc, #184]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007aa:	224b      	movs	r2, #75	@ 0x4b
 80007ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007c0:	4828      	ldr	r0, [pc, #160]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007c2:	f001 fc11 	bl	8001fe8 <HAL_TIM_PWM_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80007cc:	f000 f95a 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d0:	2300      	movs	r3, #0
 80007d2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007d4:	2300      	movs	r3, #0
 80007d6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007d8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007dc:	4619      	mov	r1, r3
 80007de:	4821      	ldr	r0, [pc, #132]	@ (8000864 <MX_TIM1_Init+0x100>)
 80007e0:	f002 fa42 	bl	8002c68 <HAL_TIMEx_MasterConfigSynchronization>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80007ea:	f000 f94b 	bl	8000a84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ee:	2360      	movs	r3, #96	@ 0x60
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007f6:	2300      	movs	r3, #0
 80007f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007fa:	2300      	movs	r3, #0
 80007fc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007fe:	2300      	movs	r3, #0
 8000800:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000802:	2300      	movs	r3, #0
 8000804:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000806:	2300      	movs	r3, #0
 8000808:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800080a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800080e:	2200      	movs	r2, #0
 8000810:	4619      	mov	r1, r3
 8000812:	4814      	ldr	r0, [pc, #80]	@ (8000864 <MX_TIM1_Init+0x100>)
 8000814:	f001 fdca 	bl	80023ac <HAL_TIM_PWM_ConfigChannel>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800081e:	f000 f931 	bl	8000a84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000826:	2300      	movs	r3, #0
 8000828:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000836:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800083a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4619      	mov	r1, r3
 8000844:	4807      	ldr	r0, [pc, #28]	@ (8000864 <MX_TIM1_Init+0x100>)
 8000846:	f002 fa6d 	bl	8002d24 <HAL_TIMEx_ConfigBreakDeadTime>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8000850:	f000 f918 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000854:	4803      	ldr	r0, [pc, #12]	@ (8000864 <MX_TIM1_Init+0x100>)
 8000856:	f000 f98f 	bl	8000b78 <HAL_TIM_MspPostInit>

}
 800085a:	bf00      	nop
 800085c:	3748      	adds	r7, #72	@ 0x48
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000084 	.word	0x20000084
 8000868:	40012c00 	.word	0x40012c00

0800086c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000872:	f107 0308 	add.w	r3, r7, #8
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
 800087a:	605a      	str	r2, [r3, #4]
 800087c:	609a      	str	r2, [r3, #8]
 800087e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000880:	463b      	mov	r3, r7
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000888:	4b1e      	ldr	r3, [pc, #120]	@ (8000904 <MX_TIM2_Init+0x98>)
 800088a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800088e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000-1;
 8000890:	4b1c      	ldr	r3, [pc, #112]	@ (8000904 <MX_TIM2_Init+0x98>)
 8000892:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000896:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000898:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <MX_TIM2_Init+0x98>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 30000;
 800089e:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <MX_TIM2_Init+0x98>)
 80008a0:	f247 5230 	movw	r2, #30000	@ 0x7530
 80008a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a6:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <MX_TIM2_Init+0x98>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ac:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <MX_TIM2_Init+0x98>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008b2:	4814      	ldr	r0, [pc, #80]	@ (8000904 <MX_TIM2_Init+0x98>)
 80008b4:	f001 fac8 	bl	8001e48 <HAL_TIM_Base_Init>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80008be:	f000 f8e1 	bl	8000a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008c8:	f107 0308 	add.w	r3, r7, #8
 80008cc:	4619      	mov	r1, r3
 80008ce:	480d      	ldr	r0, [pc, #52]	@ (8000904 <MX_TIM2_Init+0x98>)
 80008d0:	f001 fe2e 	bl	8002530 <HAL_TIM_ConfigClockSource>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80008da:	f000 f8d3 	bl	8000a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008de:	2300      	movs	r3, #0
 80008e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008e6:	463b      	mov	r3, r7
 80008e8:	4619      	mov	r1, r3
 80008ea:	4806      	ldr	r0, [pc, #24]	@ (8000904 <MX_TIM2_Init+0x98>)
 80008ec:	f002 f9bc 	bl	8002c68 <HAL_TIMEx_MasterConfigSynchronization>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80008f6:	f000 f8c5 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200000cc 	.word	0x200000cc

08000908 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 800090e:	4a12      	ldr	r2, [pc, #72]	@ (8000958 <MX_USART1_UART_Init+0x50>)
 8000910:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 8000914:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000918:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800091a:	4b0e      	ldr	r3, [pc, #56]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000920:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800092c:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 800092e:	220c      	movs	r2, #12
 8000930:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_USART1_UART_Init+0x4c>)
 8000940:	f002 fa53 	bl	8002dea <HAL_UART_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800094a:	f000 f89b 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	20000114 	.word	0x20000114
 8000958:	40013800 	.word	0x40013800

0800095c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000960:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000962:	4a12      	ldr	r2, [pc, #72]	@ (80009ac <MX_USART2_UART_Init+0x50>)
 8000964:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000966:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000968:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800096c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800096e:	4b0e      	ldr	r3, [pc, #56]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000970:	2200      	movs	r2, #0
 8000972:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000974:	4b0c      	ldr	r3, [pc, #48]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000976:	2200      	movs	r2, #0
 8000978:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800097a:	4b0b      	ldr	r3, [pc, #44]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 800097c:	2200      	movs	r2, #0
 800097e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000980:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000982:	220c      	movs	r2, #12
 8000984:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000986:	4b08      	ldr	r3, [pc, #32]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000988:	2200      	movs	r2, #0
 800098a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800098c:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 800098e:	2200      	movs	r2, #0
 8000990:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000992:	4805      	ldr	r0, [pc, #20]	@ (80009a8 <MX_USART2_UART_Init+0x4c>)
 8000994:	f002 fa29 	bl	8002dea <HAL_UART_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800099e:	f000 f871 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	2000015c 	.word	0x2000015c
 80009ac:	40004400 	.word	0x40004400

080009b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b6:	f107 0310 	add.w	r3, r7, #16
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009c6:	699b      	ldr	r3, [r3, #24]
 80009c8:	4a2b      	ldr	r2, [pc, #172]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009ca:	f043 0320 	orr.w	r3, r3, #32
 80009ce:	6193      	str	r3, [r2, #24]
 80009d0:	4b29      	ldr	r3, [pc, #164]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009d2:	699b      	ldr	r3, [r3, #24]
 80009d4:	f003 0320 	and.w	r3, r3, #32
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009dc:	4b26      	ldr	r3, [pc, #152]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	4a25      	ldr	r2, [pc, #148]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009e2:	f043 0304 	orr.w	r3, r3, #4
 80009e6:	6193      	str	r3, [r2, #24]
 80009e8:	4b23      	ldr	r3, [pc, #140]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f003 0304 	and.w	r3, r3, #4
 80009f0:	60bb      	str	r3, [r7, #8]
 80009f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f4:	4b20      	ldr	r3, [pc, #128]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	4a1f      	ldr	r2, [pc, #124]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 80009fa:	f043 0308 	orr.w	r3, r3, #8
 80009fe:	6193      	str	r3, [r2, #24]
 8000a00:	4b1d      	ldr	r3, [pc, #116]	@ (8000a78 <MX_GPIO_Init+0xc8>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f003 0308 	and.w	r3, r3, #8
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L1_LED_Pin|L2_LED_Pin|L3_LED_Pin|AT_LED_Pin, GPIO_PIN_SET);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000a12:	481a      	ldr	r0, [pc, #104]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 8000a14:	f000 fdd8 	bl	80015c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DOWN_BUT_Pin UP_BUT_Pin */
  GPIO_InitStruct.Pin = DOWN_BUT_Pin|UP_BUT_Pin;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a1c:	4b18      	ldr	r3, [pc, #96]	@ (8000a80 <MX_GPIO_Init+0xd0>)
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a24:	f107 0310 	add.w	r3, r7, #16
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4814      	ldr	r0, [pc, #80]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 8000a2c:	f000 fc48 	bl	80012c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_LED_Pin L2_LED_Pin L3_LED_Pin AT_LED_Pin */
  GPIO_InitStruct.Pin = L1_LED_Pin|L2_LED_Pin|L3_LED_Pin|AT_LED_Pin;
 8000a30:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a36:	2301      	movs	r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	4619      	mov	r1, r3
 8000a48:	480c      	ldr	r0, [pc, #48]	@ (8000a7c <MX_GPIO_Init+0xcc>)
 8000a4a:	f000 fc39 	bl	80012c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2100      	movs	r1, #0
 8000a52:	2006      	movs	r0, #6
 8000a54:	f000 fb4b 	bl	80010ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a58:	2006      	movs	r0, #6
 8000a5a:	f000 fb64 	bl	8001126 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2100      	movs	r1, #0
 8000a62:	2007      	movs	r0, #7
 8000a64:	f000 fb43 	bl	80010ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000a68:	2007      	movs	r0, #7
 8000a6a:	f000 fb5c 	bl	8001126 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a6e:	bf00      	nop
 8000a70:	3720      	adds	r7, #32
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	40010c00 	.word	0x40010c00
 8000a80:	10210000 	.word	0x10210000

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <Error_Handler+0x8>

08000a90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <HAL_MspInit+0x5c>)
 8000a98:	699b      	ldr	r3, [r3, #24]
 8000a9a:	4a14      	ldr	r2, [pc, #80]	@ (8000aec <HAL_MspInit+0x5c>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6193      	str	r3, [r2, #24]
 8000aa2:	4b12      	ldr	r3, [pc, #72]	@ (8000aec <HAL_MspInit+0x5c>)
 8000aa4:	699b      	ldr	r3, [r3, #24]
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aae:	4b0f      	ldr	r3, [pc, #60]	@ (8000aec <HAL_MspInit+0x5c>)
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	4a0e      	ldr	r2, [pc, #56]	@ (8000aec <HAL_MspInit+0x5c>)
 8000ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab8:	61d3      	str	r3, [r2, #28]
 8000aba:	4b0c      	ldr	r3, [pc, #48]	@ (8000aec <HAL_MspInit+0x5c>)
 8000abc:	69db      	ldr	r3, [r3, #28]
 8000abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8000af0 <HAL_MspInit+0x60>)
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	4a04      	ldr	r2, [pc, #16]	@ (8000af0 <HAL_MspInit+0x60>)
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	40021000 	.word	0x40021000
 8000af0:	40010000 	.word	0x40010000

08000af4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b085      	sub	sp, #20
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a09      	ldr	r2, [pc, #36]	@ (8000b28 <HAL_TIM_PWM_MspInit+0x34>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d10b      	bne.n	8000b1e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b06:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <HAL_TIM_PWM_MspInit+0x38>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	4a08      	ldr	r2, [pc, #32]	@ (8000b2c <HAL_TIM_PWM_MspInit+0x38>)
 8000b0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b10:	6193      	str	r3, [r2, #24]
 8000b12:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <HAL_TIM_PWM_MspInit+0x38>)
 8000b14:	699b      	ldr	r3, [r3, #24]
 8000b16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000b1e:	bf00      	nop
 8000b20:	3714      	adds	r7, #20
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	40012c00 	.word	0x40012c00
 8000b2c:	40021000 	.word	0x40021000

08000b30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b40:	d113      	bne.n	8000b6a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b42:	4b0c      	ldr	r3, [pc, #48]	@ (8000b74 <HAL_TIM_Base_MspInit+0x44>)
 8000b44:	69db      	ldr	r3, [r3, #28]
 8000b46:	4a0b      	ldr	r2, [pc, #44]	@ (8000b74 <HAL_TIM_Base_MspInit+0x44>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	61d3      	str	r3, [r2, #28]
 8000b4e:	4b09      	ldr	r3, [pc, #36]	@ (8000b74 <HAL_TIM_Base_MspInit+0x44>)
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2104      	movs	r1, #4
 8000b5e:	201c      	movs	r0, #28
 8000b60:	f000 fac5 	bl	80010ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b64:	201c      	movs	r0, #28
 8000b66:	f000 fade 	bl	8001126 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000b6a:	bf00      	nop
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40021000 	.word	0x40021000

08000b78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b088      	sub	sp, #32
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b80:	f107 0310 	add.w	r3, r7, #16
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a10      	ldr	r2, [pc, #64]	@ (8000bd4 <HAL_TIM_MspPostInit+0x5c>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d118      	bne.n	8000bca <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b98:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <HAL_TIM_MspPostInit+0x60>)
 8000b9a:	699b      	ldr	r3, [r3, #24]
 8000b9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000bd8 <HAL_TIM_MspPostInit+0x60>)
 8000b9e:	f043 0304 	orr.w	r3, r3, #4
 8000ba2:	6193      	str	r3, [r2, #24]
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <HAL_TIM_MspPostInit+0x60>)
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	f003 0304 	and.w	r3, r3, #4
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bbe:	f107 0310 	add.w	r3, r7, #16
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <HAL_TIM_MspPostInit+0x64>)
 8000bc6:	f000 fb7b 	bl	80012c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000bca:	bf00      	nop
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40012c00 	.word	0x40012c00
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40010800 	.word	0x40010800

08000be0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	@ 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0318 	add.w	r3, r7, #24
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a3f      	ldr	r2, [pc, #252]	@ (8000cf8 <HAL_UART_MspInit+0x118>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d13a      	bne.n	8000c76 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c00:	4b3e      	ldr	r3, [pc, #248]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a3d      	ldr	r2, [pc, #244]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0a:	6193      	str	r3, [r2, #24]
 8000c0c:	4b3b      	ldr	r3, [pc, #236]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c14:	617b      	str	r3, [r7, #20]
 8000c16:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c18:	4b38      	ldr	r3, [pc, #224]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	4a37      	ldr	r2, [pc, #220]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c1e:	f043 0304 	orr.w	r3, r3, #4
 8000c22:	6193      	str	r3, [r2, #24]
 8000c24:	4b35      	ldr	r3, [pc, #212]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f003 0304 	and.w	r3, r3, #4
 8000c2c:	613b      	str	r3, [r7, #16]
 8000c2e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c36:	2302      	movs	r3, #2
 8000c38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c3e:	f107 0318 	add.w	r3, r7, #24
 8000c42:	4619      	mov	r1, r3
 8000c44:	482e      	ldr	r0, [pc, #184]	@ (8000d00 <HAL_UART_MspInit+0x120>)
 8000c46:	f000 fb3b 	bl	80012c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c50:	2300      	movs	r3, #0
 8000c52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c58:	f107 0318 	add.w	r3, r7, #24
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	4828      	ldr	r0, [pc, #160]	@ (8000d00 <HAL_UART_MspInit+0x120>)
 8000c60:	f000 fb2e 	bl	80012c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c64:	2200      	movs	r2, #0
 8000c66:	2100      	movs	r1, #0
 8000c68:	2025      	movs	r0, #37	@ 0x25
 8000c6a:	f000 fa40 	bl	80010ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c6e:	2025      	movs	r0, #37	@ 0x25
 8000c70:	f000 fa59 	bl	8001126 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c74:	e03c      	b.n	8000cf0 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a22      	ldr	r2, [pc, #136]	@ (8000d04 <HAL_UART_MspInit+0x124>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d137      	bne.n	8000cf0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c80:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c82:	69db      	ldr	r3, [r3, #28]
 8000c84:	4a1d      	ldr	r2, [pc, #116]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8a:	61d3      	str	r3, [r2, #28]
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c8e:	69db      	ldr	r3, [r3, #28]
 8000c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c94:	60fb      	str	r3, [r7, #12]
 8000c96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c98:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c9a:	699b      	ldr	r3, [r3, #24]
 8000c9c:	4a17      	ldr	r2, [pc, #92]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000c9e:	f043 0304 	orr.w	r3, r3, #4
 8000ca2:	6193      	str	r3, [r2, #24]
 8000ca4:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <HAL_UART_MspInit+0x11c>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	f003 0304 	and.w	r3, r3, #4
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000cb0:	2304      	movs	r3, #4
 8000cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	480f      	ldr	r0, [pc, #60]	@ (8000d00 <HAL_UART_MspInit+0x120>)
 8000cc4:	f000 fafc 	bl	80012c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cc8:	2308      	movs	r3, #8
 8000cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd4:	f107 0318 	add.w	r3, r7, #24
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4809      	ldr	r0, [pc, #36]	@ (8000d00 <HAL_UART_MspInit+0x120>)
 8000cdc:	f000 faf0 	bl	80012c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	2026      	movs	r0, #38	@ 0x26
 8000ce6:	f000 fa02 	bl	80010ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cea:	2026      	movs	r0, #38	@ 0x26
 8000cec:	f000 fa1b 	bl	8001126 <HAL_NVIC_EnableIRQ>
}
 8000cf0:	bf00      	nop
 8000cf2:	3728      	adds	r7, #40	@ 0x28
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40013800 	.word	0x40013800
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40010800 	.word	0x40010800
 8000d04:	40004400 	.word	0x40004400

08000d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <NMI_Handler+0x4>

08000d10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <HardFault_Handler+0x4>

08000d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <MemManage_Handler+0x4>

08000d20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <BusFault_Handler+0x4>

08000d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <UsageFault_Handler+0x4>

08000d30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bc80      	pop	{r7}
 8000d52:	4770      	bx	lr

08000d54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d58:	f000 f8d6 	bl	8000f08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOWN_BUT_Pin);
 8000d64:	2001      	movs	r0, #1
 8000d66:	f000 fc47 	bl	80015f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UP_BUT_Pin);
 8000d72:	2002      	movs	r0, #2
 8000d74:	f000 fc40 	bl	80015f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d80:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <TIM2_IRQHandler+0x10>)
 8000d82:	f001 fa23 	bl	80021cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200000cc 	.word	0x200000cc

08000d90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d94:	4802      	ldr	r0, [pc, #8]	@ (8000da0 <USART1_IRQHandler+0x10>)
 8000d96:	f002 f929 	bl	8002fec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000114 	.word	0x20000114

08000da4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000da8:	4802      	ldr	r0, [pc, #8]	@ (8000db4 <USART2_IRQHandler+0x10>)
 8000daa:	f002 f91f 	bl	8002fec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	2000015c 	.word	0x2000015c

08000db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc0:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <_sbrk+0x5c>)
 8000dc2:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <_sbrk+0x60>)
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dcc:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d102      	bne.n	8000dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd4:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <_sbrk+0x64>)
 8000dd6:	4a12      	ldr	r2, [pc, #72]	@ (8000e20 <_sbrk+0x68>)
 8000dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	693a      	ldr	r2, [r7, #16]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d207      	bcs.n	8000df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de8:	f002 ff1a 	bl	8003c20 <__errno>
 8000dec:	4603      	mov	r3, r0
 8000dee:	220c      	movs	r2, #12
 8000df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df2:	f04f 33ff 	mov.w	r3, #4294967295
 8000df6:	e009      	b.n	8000e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df8:	4b08      	ldr	r3, [pc, #32]	@ (8000e1c <_sbrk+0x64>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a05      	ldr	r2, [pc, #20]	@ (8000e1c <_sbrk+0x64>)
 8000e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20005000 	.word	0x20005000
 8000e18:	00000400 	.word	0x00000400
 8000e1c:	200001e0 	.word	0x200001e0
 8000e20:	20000330 	.word	0x20000330

08000e24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e30:	f7ff fff8 	bl	8000e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e34:	480b      	ldr	r0, [pc, #44]	@ (8000e64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e36:	490c      	ldr	r1, [pc, #48]	@ (8000e68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e38:	4a0c      	ldr	r2, [pc, #48]	@ (8000e6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e3c:	e002      	b.n	8000e44 <LoopCopyDataInit>

08000e3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e42:	3304      	adds	r3, #4

08000e44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e48:	d3f9      	bcc.n	8000e3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4a:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e4c:	4c09      	ldr	r4, [pc, #36]	@ (8000e74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e50:	e001      	b.n	8000e56 <LoopFillZerobss>

08000e52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e54:	3204      	adds	r2, #4

08000e56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e58:	d3fb      	bcc.n	8000e52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e5a:	f002 fee7 	bl	8003c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e5e:	f7ff fc07 	bl	8000670 <main>
  bx lr
 8000e62:	4770      	bx	lr
  ldr r0, =_sdata
 8000e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e68:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e6c:	080046c0 	.word	0x080046c0
  ldr r2, =_sbss
 8000e70:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e74:	20000330 	.word	0x20000330

08000e78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e78:	e7fe      	b.n	8000e78 <ADC1_2_IRQHandler>
	...

08000e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e80:	4b08      	ldr	r3, [pc, #32]	@ (8000ea4 <HAL_Init+0x28>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a07      	ldr	r2, [pc, #28]	@ (8000ea4 <HAL_Init+0x28>)
 8000e86:	f043 0310 	orr.w	r3, r3, #16
 8000e8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e8c:	2003      	movs	r0, #3
 8000e8e:	f000 f923 	bl	80010d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e92:	200f      	movs	r0, #15
 8000e94:	f000 f808 	bl	8000ea8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e98:	f7ff fdfa 	bl	8000a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40022000 	.word	0x40022000

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb0:	4b12      	ldr	r3, [pc, #72]	@ (8000efc <HAL_InitTick+0x54>)
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_InitTick+0x58>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ebe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 f93b 	bl	8001142 <HAL_SYSTICK_Config>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e00e      	b.n	8000ef4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2b0f      	cmp	r3, #15
 8000eda:	d80a      	bhi.n	8000ef2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000edc:	2200      	movs	r2, #0
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee4:	f000 f903 	bl	80010ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee8:	4a06      	ldr	r2, [pc, #24]	@ (8000f04 <HAL_InitTick+0x5c>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e000      	b.n	8000ef4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ef2:	2301      	movs	r3, #1
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	2000000c 	.word	0x2000000c
 8000f00:	20000014 	.word	0x20000014
 8000f04:	20000010 	.word	0x20000010

08000f08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <HAL_IncTick+0x1c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <HAL_IncTick+0x20>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4413      	add	r3, r2
 8000f18:	4a03      	ldr	r2, [pc, #12]	@ (8000f28 <HAL_IncTick+0x20>)
 8000f1a:	6013      	str	r3, [r2, #0]
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	20000014 	.word	0x20000014
 8000f28:	200001e4 	.word	0x200001e4

08000f2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f30:	4b02      	ldr	r3, [pc, #8]	@ (8000f3c <HAL_GetTick+0x10>)
 8000f32:	681b      	ldr	r3, [r3, #0]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	200001e4 	.word	0x200001e4

08000f40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f50:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f72:	4a04      	ldr	r2, [pc, #16]	@ (8000f84 <__NVIC_SetPriorityGrouping+0x44>)
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	60d3      	str	r3, [r2, #12]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f8c:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	0a1b      	lsrs	r3, r3, #8
 8000f92:	f003 0307 	and.w	r3, r3, #7
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	db0b      	blt.n	8000fce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	f003 021f 	and.w	r2, r3, #31
 8000fbc:	4906      	ldr	r1, [pc, #24]	@ (8000fd8 <__NVIC_EnableIRQ+0x34>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr
 8000fd8:	e000e100 	.word	0xe000e100

08000fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	6039      	str	r1, [r7, #0]
 8000fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	db0a      	blt.n	8001006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	490c      	ldr	r1, [pc, #48]	@ (8001028 <__NVIC_SetPriority+0x4c>)
 8000ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffa:	0112      	lsls	r2, r2, #4
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	440b      	add	r3, r1
 8001000:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001004:	e00a      	b.n	800101c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4908      	ldr	r1, [pc, #32]	@ (800102c <__NVIC_SetPriority+0x50>)
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	f003 030f 	and.w	r3, r3, #15
 8001012:	3b04      	subs	r3, #4
 8001014:	0112      	lsls	r2, r2, #4
 8001016:	b2d2      	uxtb	r2, r2
 8001018:	440b      	add	r3, r1
 800101a:	761a      	strb	r2, [r3, #24]
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000e100 	.word	0xe000e100
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001030:	b480      	push	{r7}
 8001032:	b089      	sub	sp, #36	@ 0x24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f1c3 0307 	rsb	r3, r3, #7
 800104a:	2b04      	cmp	r3, #4
 800104c:	bf28      	it	cs
 800104e:	2304      	movcs	r3, #4
 8001050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3304      	adds	r3, #4
 8001056:	2b06      	cmp	r3, #6
 8001058:	d902      	bls.n	8001060 <NVIC_EncodePriority+0x30>
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	3b03      	subs	r3, #3
 800105e:	e000      	b.n	8001062 <NVIC_EncodePriority+0x32>
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001064:	f04f 32ff 	mov.w	r2, #4294967295
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	43da      	mvns	r2, r3
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	401a      	ands	r2, r3
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001078:	f04f 31ff 	mov.w	r1, #4294967295
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	fa01 f303 	lsl.w	r3, r1, r3
 8001082:	43d9      	mvns	r1, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001088:	4313      	orrs	r3, r2
         );
}
 800108a:	4618      	mov	r0, r3
 800108c:	3724      	adds	r7, #36	@ 0x24
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010a4:	d301      	bcc.n	80010aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010a6:	2301      	movs	r3, #1
 80010a8:	e00f      	b.n	80010ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010aa:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <SysTick_Config+0x40>)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3b01      	subs	r3, #1
 80010b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010b2:	210f      	movs	r1, #15
 80010b4:	f04f 30ff 	mov.w	r0, #4294967295
 80010b8:	f7ff ff90 	bl	8000fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <SysTick_Config+0x40>)
 80010be:	2200      	movs	r2, #0
 80010c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010c2:	4b04      	ldr	r3, [pc, #16]	@ (80010d4 <SysTick_Config+0x40>)
 80010c4:	2207      	movs	r2, #7
 80010c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	e000e010 	.word	0xe000e010

080010d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff2d 	bl	8000f40 <__NVIC_SetPriorityGrouping>
}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b086      	sub	sp, #24
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	4603      	mov	r3, r0
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001100:	f7ff ff42 	bl	8000f88 <__NVIC_GetPriorityGrouping>
 8001104:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	68b9      	ldr	r1, [r7, #8]
 800110a:	6978      	ldr	r0, [r7, #20]
 800110c:	f7ff ff90 	bl	8001030 <NVIC_EncodePriority>
 8001110:	4602      	mov	r2, r0
 8001112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001116:	4611      	mov	r1, r2
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff5f 	bl	8000fdc <__NVIC_SetPriority>
}
 800111e:	bf00      	nop
 8001120:	3718      	adds	r7, #24
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b082      	sub	sp, #8
 800112a:	af00      	add	r7, sp, #0
 800112c:	4603      	mov	r3, r0
 800112e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff35 	bl	8000fa4 <__NVIC_EnableIRQ>
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ffa2 	bl	8001094 <SysTick_Config>
 8001150:	4603      	mov	r3, r0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800115a:	b480      	push	{r7}
 800115c:	b085      	sub	sp, #20
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b02      	cmp	r3, #2
 8001170:	d008      	beq.n	8001184 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2204      	movs	r2, #4
 8001176:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e020      	b.n	80011c6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f022 020e 	bic.w	r2, r2, #14
 8001192:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f022 0201 	bic.w	r2, r2, #1
 80011a2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ac:	2101      	movs	r1, #1
 80011ae:	fa01 f202 	lsl.w	r2, r1, r2
 80011b2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2201      	movs	r2, #1
 80011b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011d8:	2300      	movs	r3, #0
 80011da:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d005      	beq.n	80011f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2204      	movs	r2, #4
 80011ec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	73fb      	strb	r3, [r7, #15]
 80011f2:	e051      	b.n	8001298 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f022 020e 	bic.w	r2, r2, #14
 8001202:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f022 0201 	bic.w	r2, r2, #1
 8001212:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a22      	ldr	r2, [pc, #136]	@ (80012a4 <HAL_DMA_Abort_IT+0xd4>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d029      	beq.n	8001272 <HAL_DMA_Abort_IT+0xa2>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a21      	ldr	r2, [pc, #132]	@ (80012a8 <HAL_DMA_Abort_IT+0xd8>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d022      	beq.n	800126e <HAL_DMA_Abort_IT+0x9e>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1f      	ldr	r2, [pc, #124]	@ (80012ac <HAL_DMA_Abort_IT+0xdc>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d01a      	beq.n	8001268 <HAL_DMA_Abort_IT+0x98>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a1e      	ldr	r2, [pc, #120]	@ (80012b0 <HAL_DMA_Abort_IT+0xe0>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d012      	beq.n	8001262 <HAL_DMA_Abort_IT+0x92>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a1c      	ldr	r2, [pc, #112]	@ (80012b4 <HAL_DMA_Abort_IT+0xe4>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d00a      	beq.n	800125c <HAL_DMA_Abort_IT+0x8c>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a1b      	ldr	r2, [pc, #108]	@ (80012b8 <HAL_DMA_Abort_IT+0xe8>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d102      	bne.n	8001256 <HAL_DMA_Abort_IT+0x86>
 8001250:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001254:	e00e      	b.n	8001274 <HAL_DMA_Abort_IT+0xa4>
 8001256:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800125a:	e00b      	b.n	8001274 <HAL_DMA_Abort_IT+0xa4>
 800125c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001260:	e008      	b.n	8001274 <HAL_DMA_Abort_IT+0xa4>
 8001262:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001266:	e005      	b.n	8001274 <HAL_DMA_Abort_IT+0xa4>
 8001268:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800126c:	e002      	b.n	8001274 <HAL_DMA_Abort_IT+0xa4>
 800126e:	2310      	movs	r3, #16
 8001270:	e000      	b.n	8001274 <HAL_DMA_Abort_IT+0xa4>
 8001272:	2301      	movs	r3, #1
 8001274:	4a11      	ldr	r2, [pc, #68]	@ (80012bc <HAL_DMA_Abort_IT+0xec>)
 8001276:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2201      	movs	r2, #1
 800127c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800128c:	2b00      	cmp	r3, #0
 800128e:	d003      	beq.n	8001298 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	4798      	blx	r3
    } 
  }
  return status;
 8001298:	7bfb      	ldrb	r3, [r7, #15]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40020008 	.word	0x40020008
 80012a8:	4002001c 	.word	0x4002001c
 80012ac:	40020030 	.word	0x40020030
 80012b0:	40020044 	.word	0x40020044
 80012b4:	40020058 	.word	0x40020058
 80012b8:	4002006c 	.word	0x4002006c
 80012bc:	40020000 	.word	0x40020000

080012c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b08b      	sub	sp, #44	@ 0x2c
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012ca:	2300      	movs	r3, #0
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d2:	e169      	b.n	80015a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012d4:	2201      	movs	r2, #1
 80012d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	69fa      	ldr	r2, [r7, #28]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	f040 8158 	bne.w	80015a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	4a9a      	ldr	r2, [pc, #616]	@ (8001560 <HAL_GPIO_Init+0x2a0>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d05e      	beq.n	80013ba <HAL_GPIO_Init+0xfa>
 80012fc:	4a98      	ldr	r2, [pc, #608]	@ (8001560 <HAL_GPIO_Init+0x2a0>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d875      	bhi.n	80013ee <HAL_GPIO_Init+0x12e>
 8001302:	4a98      	ldr	r2, [pc, #608]	@ (8001564 <HAL_GPIO_Init+0x2a4>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d058      	beq.n	80013ba <HAL_GPIO_Init+0xfa>
 8001308:	4a96      	ldr	r2, [pc, #600]	@ (8001564 <HAL_GPIO_Init+0x2a4>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d86f      	bhi.n	80013ee <HAL_GPIO_Init+0x12e>
 800130e:	4a96      	ldr	r2, [pc, #600]	@ (8001568 <HAL_GPIO_Init+0x2a8>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d052      	beq.n	80013ba <HAL_GPIO_Init+0xfa>
 8001314:	4a94      	ldr	r2, [pc, #592]	@ (8001568 <HAL_GPIO_Init+0x2a8>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d869      	bhi.n	80013ee <HAL_GPIO_Init+0x12e>
 800131a:	4a94      	ldr	r2, [pc, #592]	@ (800156c <HAL_GPIO_Init+0x2ac>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d04c      	beq.n	80013ba <HAL_GPIO_Init+0xfa>
 8001320:	4a92      	ldr	r2, [pc, #584]	@ (800156c <HAL_GPIO_Init+0x2ac>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d863      	bhi.n	80013ee <HAL_GPIO_Init+0x12e>
 8001326:	4a92      	ldr	r2, [pc, #584]	@ (8001570 <HAL_GPIO_Init+0x2b0>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d046      	beq.n	80013ba <HAL_GPIO_Init+0xfa>
 800132c:	4a90      	ldr	r2, [pc, #576]	@ (8001570 <HAL_GPIO_Init+0x2b0>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d85d      	bhi.n	80013ee <HAL_GPIO_Init+0x12e>
 8001332:	2b12      	cmp	r3, #18
 8001334:	d82a      	bhi.n	800138c <HAL_GPIO_Init+0xcc>
 8001336:	2b12      	cmp	r3, #18
 8001338:	d859      	bhi.n	80013ee <HAL_GPIO_Init+0x12e>
 800133a:	a201      	add	r2, pc, #4	@ (adr r2, 8001340 <HAL_GPIO_Init+0x80>)
 800133c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001340:	080013bb 	.word	0x080013bb
 8001344:	08001395 	.word	0x08001395
 8001348:	080013a7 	.word	0x080013a7
 800134c:	080013e9 	.word	0x080013e9
 8001350:	080013ef 	.word	0x080013ef
 8001354:	080013ef 	.word	0x080013ef
 8001358:	080013ef 	.word	0x080013ef
 800135c:	080013ef 	.word	0x080013ef
 8001360:	080013ef 	.word	0x080013ef
 8001364:	080013ef 	.word	0x080013ef
 8001368:	080013ef 	.word	0x080013ef
 800136c:	080013ef 	.word	0x080013ef
 8001370:	080013ef 	.word	0x080013ef
 8001374:	080013ef 	.word	0x080013ef
 8001378:	080013ef 	.word	0x080013ef
 800137c:	080013ef 	.word	0x080013ef
 8001380:	080013ef 	.word	0x080013ef
 8001384:	0800139d 	.word	0x0800139d
 8001388:	080013b1 	.word	0x080013b1
 800138c:	4a79      	ldr	r2, [pc, #484]	@ (8001574 <HAL_GPIO_Init+0x2b4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d013      	beq.n	80013ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001392:	e02c      	b.n	80013ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	623b      	str	r3, [r7, #32]
          break;
 800139a:	e029      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	3304      	adds	r3, #4
 80013a2:	623b      	str	r3, [r7, #32]
          break;
 80013a4:	e024      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	3308      	adds	r3, #8
 80013ac:	623b      	str	r3, [r7, #32]
          break;
 80013ae:	e01f      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	330c      	adds	r3, #12
 80013b6:	623b      	str	r3, [r7, #32]
          break;
 80013b8:	e01a      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013c2:	2304      	movs	r3, #4
 80013c4:	623b      	str	r3, [r7, #32]
          break;
 80013c6:	e013      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d105      	bne.n	80013dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013d0:	2308      	movs	r3, #8
 80013d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	69fa      	ldr	r2, [r7, #28]
 80013d8:	611a      	str	r2, [r3, #16]
          break;
 80013da:	e009      	b.n	80013f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013dc:	2308      	movs	r3, #8
 80013de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69fa      	ldr	r2, [r7, #28]
 80013e4:	615a      	str	r2, [r3, #20]
          break;
 80013e6:	e003      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
          break;
 80013ec:	e000      	b.n	80013f0 <HAL_GPIO_Init+0x130>
          break;
 80013ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	2bff      	cmp	r3, #255	@ 0xff
 80013f4:	d801      	bhi.n	80013fa <HAL_GPIO_Init+0x13a>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	e001      	b.n	80013fe <HAL_GPIO_Init+0x13e>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3304      	adds	r3, #4
 80013fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	2bff      	cmp	r3, #255	@ 0xff
 8001404:	d802      	bhi.n	800140c <HAL_GPIO_Init+0x14c>
 8001406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	e002      	b.n	8001412 <HAL_GPIO_Init+0x152>
 800140c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140e:	3b08      	subs	r3, #8
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	210f      	movs	r1, #15
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	fa01 f303 	lsl.w	r3, r1, r3
 8001420:	43db      	mvns	r3, r3
 8001422:	401a      	ands	r2, r3
 8001424:	6a39      	ldr	r1, [r7, #32]
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	fa01 f303 	lsl.w	r3, r1, r3
 800142c:	431a      	orrs	r2, r3
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143a:	2b00      	cmp	r3, #0
 800143c:	f000 80b1 	beq.w	80015a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001440:	4b4d      	ldr	r3, [pc, #308]	@ (8001578 <HAL_GPIO_Init+0x2b8>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a4c      	ldr	r2, [pc, #304]	@ (8001578 <HAL_GPIO_Init+0x2b8>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b4a      	ldr	r3, [pc, #296]	@ (8001578 <HAL_GPIO_Init+0x2b8>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0301 	and.w	r3, r3, #1
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001458:	4a48      	ldr	r2, [pc, #288]	@ (800157c <HAL_GPIO_Init+0x2bc>)
 800145a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145c:	089b      	lsrs	r3, r3, #2
 800145e:	3302      	adds	r3, #2
 8001460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001464:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001468:	f003 0303 	and.w	r3, r3, #3
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	220f      	movs	r2, #15
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	43db      	mvns	r3, r3
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4013      	ands	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a40      	ldr	r2, [pc, #256]	@ (8001580 <HAL_GPIO_Init+0x2c0>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d013      	beq.n	80014ac <HAL_GPIO_Init+0x1ec>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a3f      	ldr	r2, [pc, #252]	@ (8001584 <HAL_GPIO_Init+0x2c4>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d00d      	beq.n	80014a8 <HAL_GPIO_Init+0x1e8>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a3e      	ldr	r2, [pc, #248]	@ (8001588 <HAL_GPIO_Init+0x2c8>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d007      	beq.n	80014a4 <HAL_GPIO_Init+0x1e4>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	4a3d      	ldr	r2, [pc, #244]	@ (800158c <HAL_GPIO_Init+0x2cc>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d101      	bne.n	80014a0 <HAL_GPIO_Init+0x1e0>
 800149c:	2303      	movs	r3, #3
 800149e:	e006      	b.n	80014ae <HAL_GPIO_Init+0x1ee>
 80014a0:	2304      	movs	r3, #4
 80014a2:	e004      	b.n	80014ae <HAL_GPIO_Init+0x1ee>
 80014a4:	2302      	movs	r3, #2
 80014a6:	e002      	b.n	80014ae <HAL_GPIO_Init+0x1ee>
 80014a8:	2301      	movs	r3, #1
 80014aa:	e000      	b.n	80014ae <HAL_GPIO_Init+0x1ee>
 80014ac:	2300      	movs	r3, #0
 80014ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014b0:	f002 0203 	and.w	r2, r2, #3
 80014b4:	0092      	lsls	r2, r2, #2
 80014b6:	4093      	lsls	r3, r2
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014be:	492f      	ldr	r1, [pc, #188]	@ (800157c <HAL_GPIO_Init+0x2bc>)
 80014c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c2:	089b      	lsrs	r3, r3, #2
 80014c4:	3302      	adds	r3, #2
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d006      	beq.n	80014e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	492c      	ldr	r1, [pc, #176]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	608b      	str	r3, [r1, #8]
 80014e4:	e006      	b.n	80014f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	43db      	mvns	r3, r3
 80014ee:	4928      	ldr	r1, [pc, #160]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 80014f0:	4013      	ands	r3, r2
 80014f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d006      	beq.n	800150e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001500:	4b23      	ldr	r3, [pc, #140]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001502:	68da      	ldr	r2, [r3, #12]
 8001504:	4922      	ldr	r1, [pc, #136]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	60cb      	str	r3, [r1, #12]
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800150e:	4b20      	ldr	r3, [pc, #128]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	43db      	mvns	r3, r3
 8001516:	491e      	ldr	r1, [pc, #120]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001518:	4013      	ands	r3, r2
 800151a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d006      	beq.n	8001536 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001528:	4b19      	ldr	r3, [pc, #100]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 800152a:	685a      	ldr	r2, [r3, #4]
 800152c:	4918      	ldr	r1, [pc, #96]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	4313      	orrs	r3, r2
 8001532:	604b      	str	r3, [r1, #4]
 8001534:	e006      	b.n	8001544 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001536:	4b16      	ldr	r3, [pc, #88]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	43db      	mvns	r3, r3
 800153e:	4914      	ldr	r1, [pc, #80]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001540:	4013      	ands	r3, r2
 8001542:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d021      	beq.n	8001594 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	490e      	ldr	r1, [pc, #56]	@ (8001590 <HAL_GPIO_Init+0x2d0>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	4313      	orrs	r3, r2
 800155a:	600b      	str	r3, [r1, #0]
 800155c:	e021      	b.n	80015a2 <HAL_GPIO_Init+0x2e2>
 800155e:	bf00      	nop
 8001560:	10320000 	.word	0x10320000
 8001564:	10310000 	.word	0x10310000
 8001568:	10220000 	.word	0x10220000
 800156c:	10210000 	.word	0x10210000
 8001570:	10120000 	.word	0x10120000
 8001574:	10110000 	.word	0x10110000
 8001578:	40021000 	.word	0x40021000
 800157c:	40010000 	.word	0x40010000
 8001580:	40010800 	.word	0x40010800
 8001584:	40010c00 	.word	0x40010c00
 8001588:	40011000 	.word	0x40011000
 800158c:	40011400 	.word	0x40011400
 8001590:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001594:	4b0b      	ldr	r3, [pc, #44]	@ (80015c4 <HAL_GPIO_Init+0x304>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	69bb      	ldr	r3, [r7, #24]
 800159a:	43db      	mvns	r3, r3
 800159c:	4909      	ldr	r1, [pc, #36]	@ (80015c4 <HAL_GPIO_Init+0x304>)
 800159e:	4013      	ands	r3, r2
 80015a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	3301      	adds	r3, #1
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ae:	fa22 f303 	lsr.w	r3, r2, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	f47f ae8e 	bne.w	80012d4 <HAL_GPIO_Init+0x14>
  }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	372c      	adds	r7, #44	@ 0x2c
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	40010400 	.word	0x40010400

080015c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	807b      	strh	r3, [r7, #2]
 80015d4:	4613      	mov	r3, r2
 80015d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015d8:	787b      	ldrb	r3, [r7, #1]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015de:	887a      	ldrh	r2, [r7, #2]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80015e4:	e003      	b.n	80015ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80015e6:	887b      	ldrh	r3, [r7, #2]
 80015e8:	041a      	lsls	r2, r3, #16
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	611a      	str	r2, [r3, #16]
}
 80015ee:	bf00      	nop
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001604:	695a      	ldr	r2, [r3, #20]
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	4013      	ands	r3, r2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d006      	beq.n	800161c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001614:	88fb      	ldrh	r3, [r7, #6]
 8001616:	4618      	mov	r0, r3
 8001618:	f7fe ffc8 	bl	80005ac <HAL_GPIO_EXTI_Callback>
  }
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40010400 	.word	0x40010400

08001628 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e272      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 8087 	beq.w	8001756 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001648:	4b92      	ldr	r3, [pc, #584]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f003 030c 	and.w	r3, r3, #12
 8001650:	2b04      	cmp	r3, #4
 8001652:	d00c      	beq.n	800166e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001654:	4b8f      	ldr	r3, [pc, #572]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 030c 	and.w	r3, r3, #12
 800165c:	2b08      	cmp	r3, #8
 800165e:	d112      	bne.n	8001686 <HAL_RCC_OscConfig+0x5e>
 8001660:	4b8c      	ldr	r3, [pc, #560]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800166c:	d10b      	bne.n	8001686 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800166e:	4b89      	ldr	r3, [pc, #548]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d06c      	beq.n	8001754 <HAL_RCC_OscConfig+0x12c>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d168      	bne.n	8001754 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e24c      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800168e:	d106      	bne.n	800169e <HAL_RCC_OscConfig+0x76>
 8001690:	4b80      	ldr	r3, [pc, #512]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a7f      	ldr	r2, [pc, #508]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001696:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	e02e      	b.n	80016fc <HAL_RCC_OscConfig+0xd4>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10c      	bne.n	80016c0 <HAL_RCC_OscConfig+0x98>
 80016a6:	4b7b      	ldr	r3, [pc, #492]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a7a      	ldr	r2, [pc, #488]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	4b78      	ldr	r3, [pc, #480]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a77      	ldr	r2, [pc, #476]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016bc:	6013      	str	r3, [r2, #0]
 80016be:	e01d      	b.n	80016fc <HAL_RCC_OscConfig+0xd4>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016c8:	d10c      	bne.n	80016e4 <HAL_RCC_OscConfig+0xbc>
 80016ca:	4b72      	ldr	r3, [pc, #456]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a71      	ldr	r2, [pc, #452]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	4b6f      	ldr	r3, [pc, #444]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a6e      	ldr	r2, [pc, #440]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	e00b      	b.n	80016fc <HAL_RCC_OscConfig+0xd4>
 80016e4:	4b6b      	ldr	r3, [pc, #428]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a6a      	ldr	r2, [pc, #424]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016ee:	6013      	str	r3, [r2, #0]
 80016f0:	4b68      	ldr	r3, [pc, #416]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a67      	ldr	r2, [pc, #412]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80016f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d013      	beq.n	800172c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff fc12 	bl	8000f2c <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800170c:	f7ff fc0e 	bl	8000f2c <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b64      	cmp	r3, #100	@ 0x64
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e200      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800171e:	4b5d      	ldr	r3, [pc, #372]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f0      	beq.n	800170c <HAL_RCC_OscConfig+0xe4>
 800172a:	e014      	b.n	8001756 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff fbfe 	bl	8000f2c <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001734:	f7ff fbfa 	bl	8000f2c <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b64      	cmp	r3, #100	@ 0x64
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e1ec      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001746:	4b53      	ldr	r3, [pc, #332]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1f0      	bne.n	8001734 <HAL_RCC_OscConfig+0x10c>
 8001752:	e000      	b.n	8001756 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001754:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d063      	beq.n	800182a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001762:	4b4c      	ldr	r3, [pc, #304]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00b      	beq.n	8001786 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800176e:	4b49      	ldr	r3, [pc, #292]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b08      	cmp	r3, #8
 8001778:	d11c      	bne.n	80017b4 <HAL_RCC_OscConfig+0x18c>
 800177a:	4b46      	ldr	r3, [pc, #280]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d116      	bne.n	80017b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001786:	4b43      	ldr	r3, [pc, #268]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0302 	and.w	r3, r3, #2
 800178e:	2b00      	cmp	r3, #0
 8001790:	d005      	beq.n	800179e <HAL_RCC_OscConfig+0x176>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	691b      	ldr	r3, [r3, #16]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d001      	beq.n	800179e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e1c0      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800179e:	4b3d      	ldr	r3, [pc, #244]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	4939      	ldr	r1, [pc, #228]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017b2:	e03a      	b.n	800182a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	691b      	ldr	r3, [r3, #16]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d020      	beq.n	80017fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017bc:	4b36      	ldr	r3, [pc, #216]	@ (8001898 <HAL_RCC_OscConfig+0x270>)
 80017be:	2201      	movs	r2, #1
 80017c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c2:	f7ff fbb3 	bl	8000f2c <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ca:	f7ff fbaf 	bl	8000f2c <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e1a1      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0f0      	beq.n	80017ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	4927      	ldr	r1, [pc, #156]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	600b      	str	r3, [r1, #0]
 80017fc:	e015      	b.n	800182a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017fe:	4b26      	ldr	r3, [pc, #152]	@ (8001898 <HAL_RCC_OscConfig+0x270>)
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001804:	f7ff fb92 	bl	8000f2c <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800180c:	f7ff fb8e 	bl	8000f2c <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e180      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800181e:	4b1d      	ldr	r3, [pc, #116]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1f0      	bne.n	800180c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	2b00      	cmp	r3, #0
 8001834:	d03a      	beq.n	80018ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d019      	beq.n	8001872 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800183e:	4b17      	ldr	r3, [pc, #92]	@ (800189c <HAL_RCC_OscConfig+0x274>)
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001844:	f7ff fb72 	bl	8000f2c <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800184c:	f7ff fb6e 	bl	8000f2c <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b02      	cmp	r3, #2
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e160      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185e:	4b0d      	ldr	r3, [pc, #52]	@ (8001894 <HAL_RCC_OscConfig+0x26c>)
 8001860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d0f0      	beq.n	800184c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800186a:	2001      	movs	r0, #1
 800186c:	f000 face 	bl	8001e0c <RCC_Delay>
 8001870:	e01c      	b.n	80018ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001872:	4b0a      	ldr	r3, [pc, #40]	@ (800189c <HAL_RCC_OscConfig+0x274>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001878:	f7ff fb58 	bl	8000f2c <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800187e:	e00f      	b.n	80018a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001880:	f7ff fb54 	bl	8000f2c <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d908      	bls.n	80018a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e146      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000
 8001898:	42420000 	.word	0x42420000
 800189c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a0:	4b92      	ldr	r3, [pc, #584]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80018a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d1e9      	bne.n	8001880 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	f000 80a6 	beq.w	8001a06 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ba:	2300      	movs	r3, #0
 80018bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018be:	4b8b      	ldr	r3, [pc, #556]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d10d      	bne.n	80018e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ca:	4b88      	ldr	r3, [pc, #544]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	4a87      	ldr	r2, [pc, #540]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80018d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d4:	61d3      	str	r3, [r2, #28]
 80018d6:	4b85      	ldr	r3, [pc, #532]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018e2:	2301      	movs	r3, #1
 80018e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e6:	4b82      	ldr	r3, [pc, #520]	@ (8001af0 <HAL_RCC_OscConfig+0x4c8>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d118      	bne.n	8001924 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018f2:	4b7f      	ldr	r3, [pc, #508]	@ (8001af0 <HAL_RCC_OscConfig+0x4c8>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a7e      	ldr	r2, [pc, #504]	@ (8001af0 <HAL_RCC_OscConfig+0x4c8>)
 80018f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018fe:	f7ff fb15 	bl	8000f2c <HAL_GetTick>
 8001902:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001904:	e008      	b.n	8001918 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001906:	f7ff fb11 	bl	8000f2c <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b64      	cmp	r3, #100	@ 0x64
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e103      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001918:	4b75      	ldr	r3, [pc, #468]	@ (8001af0 <HAL_RCC_OscConfig+0x4c8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0f0      	beq.n	8001906 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x312>
 800192c:	4b6f      	ldr	r3, [pc, #444]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	4a6e      	ldr	r2, [pc, #440]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001932:	f043 0301 	orr.w	r3, r3, #1
 8001936:	6213      	str	r3, [r2, #32]
 8001938:	e02d      	b.n	8001996 <HAL_RCC_OscConfig+0x36e>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10c      	bne.n	800195c <HAL_RCC_OscConfig+0x334>
 8001942:	4b6a      	ldr	r3, [pc, #424]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	4a69      	ldr	r2, [pc, #420]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001948:	f023 0301 	bic.w	r3, r3, #1
 800194c:	6213      	str	r3, [r2, #32]
 800194e:	4b67      	ldr	r3, [pc, #412]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	4a66      	ldr	r2, [pc, #408]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001954:	f023 0304 	bic.w	r3, r3, #4
 8001958:	6213      	str	r3, [r2, #32]
 800195a:	e01c      	b.n	8001996 <HAL_RCC_OscConfig+0x36e>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	2b05      	cmp	r3, #5
 8001962:	d10c      	bne.n	800197e <HAL_RCC_OscConfig+0x356>
 8001964:	4b61      	ldr	r3, [pc, #388]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	4a60      	ldr	r2, [pc, #384]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 800196a:	f043 0304 	orr.w	r3, r3, #4
 800196e:	6213      	str	r3, [r2, #32]
 8001970:	4b5e      	ldr	r3, [pc, #376]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001972:	6a1b      	ldr	r3, [r3, #32]
 8001974:	4a5d      	ldr	r2, [pc, #372]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001976:	f043 0301 	orr.w	r3, r3, #1
 800197a:	6213      	str	r3, [r2, #32]
 800197c:	e00b      	b.n	8001996 <HAL_RCC_OscConfig+0x36e>
 800197e:	4b5b      	ldr	r3, [pc, #364]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001980:	6a1b      	ldr	r3, [r3, #32]
 8001982:	4a5a      	ldr	r2, [pc, #360]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001984:	f023 0301 	bic.w	r3, r3, #1
 8001988:	6213      	str	r3, [r2, #32]
 800198a:	4b58      	ldr	r3, [pc, #352]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 800198c:	6a1b      	ldr	r3, [r3, #32]
 800198e:	4a57      	ldr	r2, [pc, #348]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001990:	f023 0304 	bic.w	r3, r3, #4
 8001994:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d015      	beq.n	80019ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199e:	f7ff fac5 	bl	8000f2c <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019a4:	e00a      	b.n	80019bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019a6:	f7ff fac1 	bl	8000f2c <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e0b1      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019bc:	4b4b      	ldr	r3, [pc, #300]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0ee      	beq.n	80019a6 <HAL_RCC_OscConfig+0x37e>
 80019c8:	e014      	b.n	80019f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ca:	f7ff faaf 	bl	8000f2c <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019d0:	e00a      	b.n	80019e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019d2:	f7ff faab 	bl	8000f2c <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d901      	bls.n	80019e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	e09b      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019e8:	4b40      	ldr	r3, [pc, #256]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80019ea:	6a1b      	ldr	r3, [r3, #32]
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1ee      	bne.n	80019d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80019f4:	7dfb      	ldrb	r3, [r7, #23]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d105      	bne.n	8001a06 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019fa:	4b3c      	ldr	r3, [pc, #240]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	4a3b      	ldr	r2, [pc, #236]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a04:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 8087 	beq.w	8001b1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a10:	4b36      	ldr	r3, [pc, #216]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 030c 	and.w	r3, r3, #12
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	d061      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d146      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a24:	4b33      	ldr	r3, [pc, #204]	@ (8001af4 <HAL_RCC_OscConfig+0x4cc>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a2a:	f7ff fa7f 	bl	8000f2c <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a32:	f7ff fa7b 	bl	8000f2c <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e06d      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a44:	4b29      	ldr	r3, [pc, #164]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1f0      	bne.n	8001a32 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a58:	d108      	bne.n	8001a6c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a5a:	4b24      	ldr	r3, [pc, #144]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	4921      	ldr	r1, [pc, #132]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a19      	ldr	r1, [r3, #32]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7c:	430b      	orrs	r3, r1
 8001a7e:	491b      	ldr	r1, [pc, #108]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a84:	4b1b      	ldr	r3, [pc, #108]	@ (8001af4 <HAL_RCC_OscConfig+0x4cc>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8a:	f7ff fa4f 	bl	8000f2c <HAL_GetTick>
 8001a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a90:	e008      	b.n	8001aa4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a92:	f7ff fa4b 	bl	8000f2c <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e03d      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0f0      	beq.n	8001a92 <HAL_RCC_OscConfig+0x46a>
 8001ab0:	e035      	b.n	8001b1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ab2:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <HAL_RCC_OscConfig+0x4cc>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab8:	f7ff fa38 	bl	8000f2c <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac0:	f7ff fa34 	bl	8000f2c <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e026      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad2:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_RCC_OscConfig+0x4c4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1f0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x498>
 8001ade:	e01e      	b.n	8001b1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	69db      	ldr	r3, [r3, #28]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d107      	bne.n	8001af8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e019      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40007000 	.word	0x40007000
 8001af4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001af8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <HAL_RCC_OscConfig+0x500>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d106      	bne.n	8001b1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d001      	beq.n	8001b1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e000      	b.n	8001b20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40021000 	.word	0x40021000

08001b2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e0d0      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b40:	4b6a      	ldr	r3, [pc, #424]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d910      	bls.n	8001b70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4e:	4b67      	ldr	r3, [pc, #412]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f023 0207 	bic.w	r2, r3, #7
 8001b56:	4965      	ldr	r1, [pc, #404]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5e:	4b63      	ldr	r3, [pc, #396]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d001      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e0b8      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d020      	beq.n	8001bbe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d005      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b88:	4b59      	ldr	r3, [pc, #356]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	4a58      	ldr	r2, [pc, #352]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001b92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d005      	beq.n	8001bac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ba0:	4b53      	ldr	r3, [pc, #332]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	4a52      	ldr	r2, [pc, #328]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001baa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bac:	4b50      	ldr	r3, [pc, #320]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	494d      	ldr	r1, [pc, #308]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d040      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d107      	bne.n	8001be2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	4b47      	ldr	r3, [pc, #284]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d115      	bne.n	8001c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e07f      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d107      	bne.n	8001bfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bea:	4b41      	ldr	r3, [pc, #260]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d109      	bne.n	8001c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e073      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bfa:	4b3d      	ldr	r3, [pc, #244]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d101      	bne.n	8001c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e06b      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c0a:	4b39      	ldr	r3, [pc, #228]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f023 0203 	bic.w	r2, r3, #3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	4936      	ldr	r1, [pc, #216]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c1c:	f7ff f986 	bl	8000f2c <HAL_GetTick>
 8001c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c22:	e00a      	b.n	8001c3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c24:	f7ff f982 	bl	8000f2c <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e053      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f003 020c 	and.w	r2, r3, #12
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d1eb      	bne.n	8001c24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c4c:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d210      	bcs.n	8001c7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5a:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f023 0207 	bic.w	r2, r3, #7
 8001c62:	4922      	ldr	r1, [pc, #136]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c6a:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <HAL_RCC_ClockConfig+0x1c0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d001      	beq.n	8001c7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e032      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d008      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c88:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	4916      	ldr	r1, [pc, #88]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d009      	beq.n	8001cba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ca6:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	490e      	ldr	r1, [pc, #56]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cba:	f000 f821 	bl	8001d00 <HAL_RCC_GetSysClockFreq>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	490a      	ldr	r1, [pc, #40]	@ (8001cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ccc:	5ccb      	ldrb	r3, [r1, r3]
 8001cce:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd2:	4a09      	ldr	r2, [pc, #36]	@ (8001cf8 <HAL_RCC_ClockConfig+0x1cc>)
 8001cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cd6:	4b09      	ldr	r3, [pc, #36]	@ (8001cfc <HAL_RCC_ClockConfig+0x1d0>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff f8e4 	bl	8000ea8 <HAL_InitTick>

  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40022000 	.word	0x40022000
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	08004558 	.word	0x08004558
 8001cf8:	2000000c 	.word	0x2000000c
 8001cfc:	20000010 	.word	0x20000010

08001d00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b087      	sub	sp, #28
 8001d04:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	2300      	movs	r3, #0
 8001d14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f003 030c 	and.w	r3, r3, #12
 8001d26:	2b04      	cmp	r3, #4
 8001d28:	d002      	beq.n	8001d30 <HAL_RCC_GetSysClockFreq+0x30>
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d003      	beq.n	8001d36 <HAL_RCC_GetSysClockFreq+0x36>
 8001d2e:	e027      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d30:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d32:	613b      	str	r3, [r7, #16]
      break;
 8001d34:	e027      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	0c9b      	lsrs	r3, r3, #18
 8001d3a:	f003 030f 	and.w	r3, r3, #15
 8001d3e:	4a17      	ldr	r2, [pc, #92]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d40:	5cd3      	ldrb	r3, [r2, r3]
 8001d42:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d010      	beq.n	8001d70 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d4e:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	0c5b      	lsrs	r3, r3, #17
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	4a11      	ldr	r2, [pc, #68]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d5a:	5cd3      	ldrb	r3, [r2, r3]
 8001d5c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a0d      	ldr	r2, [pc, #52]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d62:	fb03 f202 	mul.w	r2, r3, r2
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6c:	617b      	str	r3, [r7, #20]
 8001d6e:	e004      	b.n	8001d7a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a0c      	ldr	r2, [pc, #48]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d74:	fb02 f303 	mul.w	r3, r2, r3
 8001d78:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	613b      	str	r3, [r7, #16]
      break;
 8001d7e:	e002      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d80:	4b05      	ldr	r3, [pc, #20]	@ (8001d98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d82:	613b      	str	r3, [r7, #16]
      break;
 8001d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d86:	693b      	ldr	r3, [r7, #16]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	371c      	adds	r7, #28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bc80      	pop	{r7}
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000
 8001d98:	007a1200 	.word	0x007a1200
 8001d9c:	08004570 	.word	0x08004570
 8001da0:	08004580 	.word	0x08004580
 8001da4:	003d0900 	.word	0x003d0900

08001da8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dac:	4b02      	ldr	r3, [pc, #8]	@ (8001db8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001dae:	681b      	ldr	r3, [r3, #0]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr
 8001db8:	2000000c 	.word	0x2000000c

08001dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001dc0:	f7ff fff2 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	0a1b      	lsrs	r3, r3, #8
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	4903      	ldr	r1, [pc, #12]	@ (8001de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dd2:	5ccb      	ldrb	r3, [r1, r3]
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	08004568 	.word	0x08004568

08001de4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001de8:	f7ff ffde 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	0adb      	lsrs	r3, r3, #11
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	4903      	ldr	r1, [pc, #12]	@ (8001e08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dfa:	5ccb      	ldrb	r3, [r1, r3]
 8001dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40021000 	.word	0x40021000
 8001e08:	08004568 	.word	0x08004568

08001e0c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e14:	4b0a      	ldr	r3, [pc, #40]	@ (8001e40 <RCC_Delay+0x34>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <RCC_Delay+0x38>)
 8001e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1e:	0a5b      	lsrs	r3, r3, #9
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	fb02 f303 	mul.w	r3, r2, r3
 8001e26:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e28:	bf00      	nop
  }
  while (Delay --);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1e5a      	subs	r2, r3, #1
 8001e2e:	60fa      	str	r2, [r7, #12]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f9      	bne.n	8001e28 <RCC_Delay+0x1c>
}
 8001e34:	bf00      	nop
 8001e36:	bf00      	nop
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	2000000c 	.word	0x2000000c
 8001e44:	10624dd3 	.word	0x10624dd3

08001e48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e041      	b.n	8001ede <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d106      	bne.n	8001e74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f7fe fe5e 	bl	8000b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2202      	movs	r2, #2
 8001e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3304      	adds	r3, #4
 8001e84:	4619      	mov	r1, r3
 8001e86:	4610      	mov	r0, r2
 8001e88:	f000 fc3e 	bl	8002708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
	...

08001ee8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d001      	beq.n	8001f00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e03a      	b.n	8001f76 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2202      	movs	r2, #2
 8001f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a18      	ldr	r2, [pc, #96]	@ (8001f80 <HAL_TIM_Base_Start_IT+0x98>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00e      	beq.n	8001f40 <HAL_TIM_Base_Start_IT+0x58>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f2a:	d009      	beq.n	8001f40 <HAL_TIM_Base_Start_IT+0x58>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a14      	ldr	r2, [pc, #80]	@ (8001f84 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d004      	beq.n	8001f40 <HAL_TIM_Base_Start_IT+0x58>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a13      	ldr	r2, [pc, #76]	@ (8001f88 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d111      	bne.n	8001f64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f003 0307 	and.w	r3, r3, #7
 8001f4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2b06      	cmp	r3, #6
 8001f50:	d010      	beq.n	8001f74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f042 0201 	orr.w	r2, r2, #1
 8001f60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f62:	e007      	b.n	8001f74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f042 0201 	orr.w	r2, r2, #1
 8001f72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr
 8001f80:	40012c00 	.word	0x40012c00
 8001f84:	40000400 	.word	0x40000400
 8001f88:	40000800 	.word	0x40000800

08001f8c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0201 	bic.w	r2, r2, #1
 8001fa2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6a1a      	ldr	r2, [r3, #32]
 8001faa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001fae:	4013      	ands	r3, r2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d10f      	bne.n	8001fd4 <HAL_TIM_Base_Stop_IT+0x48>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6a1a      	ldr	r2, [r3, #32]
 8001fba:	f240 4344 	movw	r3, #1092	@ 0x444
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d107      	bne.n	8001fd4 <HAL_TIM_Base_Stop_IT+0x48>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 0201 	bic.w	r2, r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e041      	b.n	800207e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d106      	bne.n	8002014 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7fe fd70 	bl	8000af4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2202      	movs	r2, #2
 8002018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3304      	adds	r3, #4
 8002024:	4619      	mov	r1, r3
 8002026:	4610      	mov	r0, r2
 8002028:	f000 fb6e 	bl	8002708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2201      	movs	r2, #1
 8002070:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d109      	bne.n	80020ac <HAL_TIM_PWM_Start+0x24>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	bf14      	ite	ne
 80020a4:	2301      	movne	r3, #1
 80020a6:	2300      	moveq	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	e022      	b.n	80020f2 <HAL_TIM_PWM_Start+0x6a>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	2b04      	cmp	r3, #4
 80020b0:	d109      	bne.n	80020c6 <HAL_TIM_PWM_Start+0x3e>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	bf14      	ite	ne
 80020be:	2301      	movne	r3, #1
 80020c0:	2300      	moveq	r3, #0
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	e015      	b.n	80020f2 <HAL_TIM_PWM_Start+0x6a>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d109      	bne.n	80020e0 <HAL_TIM_PWM_Start+0x58>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	bf14      	ite	ne
 80020d8:	2301      	movne	r3, #1
 80020da:	2300      	moveq	r3, #0
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	e008      	b.n	80020f2 <HAL_TIM_PWM_Start+0x6a>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	bf14      	ite	ne
 80020ec:	2301      	movne	r3, #1
 80020ee:	2300      	moveq	r3, #0
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e05e      	b.n	80021b8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d104      	bne.n	800210a <HAL_TIM_PWM_Start+0x82>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2202      	movs	r2, #2
 8002104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002108:	e013      	b.n	8002132 <HAL_TIM_PWM_Start+0xaa>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	2b04      	cmp	r3, #4
 800210e:	d104      	bne.n	800211a <HAL_TIM_PWM_Start+0x92>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2202      	movs	r2, #2
 8002114:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002118:	e00b      	b.n	8002132 <HAL_TIM_PWM_Start+0xaa>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b08      	cmp	r3, #8
 800211e:	d104      	bne.n	800212a <HAL_TIM_PWM_Start+0xa2>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2202      	movs	r2, #2
 8002124:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002128:	e003      	b.n	8002132 <HAL_TIM_PWM_Start+0xaa>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2202      	movs	r2, #2
 800212e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2201      	movs	r2, #1
 8002138:	6839      	ldr	r1, [r7, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 fd70 	bl	8002c20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a1e      	ldr	r2, [pc, #120]	@ (80021c0 <HAL_TIM_PWM_Start+0x138>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d107      	bne.n	800215a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002158:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a18      	ldr	r2, [pc, #96]	@ (80021c0 <HAL_TIM_PWM_Start+0x138>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d00e      	beq.n	8002182 <HAL_TIM_PWM_Start+0xfa>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800216c:	d009      	beq.n	8002182 <HAL_TIM_PWM_Start+0xfa>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a14      	ldr	r2, [pc, #80]	@ (80021c4 <HAL_TIM_PWM_Start+0x13c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d004      	beq.n	8002182 <HAL_TIM_PWM_Start+0xfa>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a12      	ldr	r2, [pc, #72]	@ (80021c8 <HAL_TIM_PWM_Start+0x140>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d111      	bne.n	80021a6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2b06      	cmp	r3, #6
 8002192:	d010      	beq.n	80021b6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0201 	orr.w	r2, r2, #1
 80021a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021a4:	e007      	b.n	80021b6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 0201 	orr.w	r2, r2, #1
 80021b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3710      	adds	r7, #16
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40012c00 	.word	0x40012c00
 80021c4:	40000400 	.word	0x40000400
 80021c8:	40000800 	.word	0x40000800

080021cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d020      	beq.n	8002230 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	f003 0302 	and.w	r3, r3, #2
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d01b      	beq.n	8002230 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f06f 0202 	mvn.w	r2, #2
 8002200:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 fa5a 	bl	80026d0 <HAL_TIM_IC_CaptureCallback>
 800221c:	e005      	b.n	800222a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 fa4d 	bl	80026be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 fa5c 	bl	80026e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f003 0304 	and.w	r3, r3, #4
 8002236:	2b00      	cmp	r3, #0
 8002238:	d020      	beq.n	800227c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	d01b      	beq.n	800227c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0204 	mvn.w	r2, #4
 800224c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2202      	movs	r2, #2
 8002252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 fa34 	bl	80026d0 <HAL_TIM_IC_CaptureCallback>
 8002268:	e005      	b.n	8002276 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 fa27 	bl	80026be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 fa36 	bl	80026e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f003 0308 	and.w	r3, r3, #8
 8002282:	2b00      	cmp	r3, #0
 8002284:	d020      	beq.n	80022c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f003 0308 	and.w	r3, r3, #8
 800228c:	2b00      	cmp	r3, #0
 800228e:	d01b      	beq.n	80022c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f06f 0208 	mvn.w	r2, #8
 8002298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2204      	movs	r2, #4
 800229e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 fa0e 	bl	80026d0 <HAL_TIM_IC_CaptureCallback>
 80022b4:	e005      	b.n	80022c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 fa01 	bl	80026be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 fa10 	bl	80026e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f003 0310 	and.w	r3, r3, #16
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d020      	beq.n	8002314 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f003 0310 	and.w	r3, r3, #16
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d01b      	beq.n	8002314 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f06f 0210 	mvn.w	r2, #16
 80022e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2208      	movs	r2, #8
 80022ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f9e8 	bl	80026d0 <HAL_TIM_IC_CaptureCallback>
 8002300:	e005      	b.n	800230e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f9db 	bl	80026be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f9ea 	bl	80026e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00c      	beq.n	8002338 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f06f 0201 	mvn.w	r2, #1
 8002330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7fe f8a0 	bl	8000478 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00c      	beq.n	800235c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 fd3e 	bl	8002dd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00c      	beq.n	8002380 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800236c:	2b00      	cmp	r3, #0
 800236e:	d007      	beq.n	8002380 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 f9ba 	bl	80026f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f003 0320 	and.w	r3, r3, #32
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00c      	beq.n	80023a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f003 0320 	and.w	r3, r3, #32
 8002390:	2b00      	cmp	r3, #0
 8002392:	d007      	beq.n	80023a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f06f 0220 	mvn.w	r2, #32
 800239c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 fd11 	bl	8002dc6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80023a4:	bf00      	nop
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d101      	bne.n	80023ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e0ae      	b.n	8002528 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2b0c      	cmp	r3, #12
 80023d6:	f200 809f 	bhi.w	8002518 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80023da:	a201      	add	r2, pc, #4	@ (adr r2, 80023e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80023dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023e0:	08002415 	.word	0x08002415
 80023e4:	08002519 	.word	0x08002519
 80023e8:	08002519 	.word	0x08002519
 80023ec:	08002519 	.word	0x08002519
 80023f0:	08002455 	.word	0x08002455
 80023f4:	08002519 	.word	0x08002519
 80023f8:	08002519 	.word	0x08002519
 80023fc:	08002519 	.word	0x08002519
 8002400:	08002497 	.word	0x08002497
 8002404:	08002519 	.word	0x08002519
 8002408:	08002519 	.word	0x08002519
 800240c:	08002519 	.word	0x08002519
 8002410:	080024d7 	.word	0x080024d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68b9      	ldr	r1, [r7, #8]
 800241a:	4618      	mov	r0, r3
 800241c:	f000 f9e2 	bl	80027e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	699a      	ldr	r2, [r3, #24]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 0208 	orr.w	r2, r2, #8
 800242e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	699a      	ldr	r2, [r3, #24]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0204 	bic.w	r2, r2, #4
 800243e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6999      	ldr	r1, [r3, #24]
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	691a      	ldr	r2, [r3, #16]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	430a      	orrs	r2, r1
 8002450:	619a      	str	r2, [r3, #24]
      break;
 8002452:	e064      	b.n	800251e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68b9      	ldr	r1, [r7, #8]
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fa28 	bl	80028b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	699a      	ldr	r2, [r3, #24]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800246e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	699a      	ldr	r2, [r3, #24]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800247e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6999      	ldr	r1, [r3, #24]
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	021a      	lsls	r2, r3, #8
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	619a      	str	r2, [r3, #24]
      break;
 8002494:	e043      	b.n	800251e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68b9      	ldr	r1, [r7, #8]
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fa71 	bl	8002984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	69da      	ldr	r2, [r3, #28]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f042 0208 	orr.w	r2, r2, #8
 80024b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	69da      	ldr	r2, [r3, #28]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 0204 	bic.w	r2, r2, #4
 80024c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	69d9      	ldr	r1, [r3, #28]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	691a      	ldr	r2, [r3, #16]
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	61da      	str	r2, [r3, #28]
      break;
 80024d4:	e023      	b.n	800251e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68b9      	ldr	r1, [r7, #8]
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 fabb 	bl	8002a58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	69da      	ldr	r2, [r3, #28]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	69da      	ldr	r2, [r3, #28]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002500:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	69d9      	ldr	r1, [r3, #28]
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	021a      	lsls	r2, r3, #8
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	61da      	str	r2, [r3, #28]
      break;
 8002516:	e002      	b.n	800251e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	75fb      	strb	r3, [r7, #23]
      break;
 800251c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002526:	7dfb      	ldrb	r3, [r7, #23]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800253a:	2300      	movs	r3, #0
 800253c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_TIM_ConfigClockSource+0x1c>
 8002548:	2302      	movs	r3, #2
 800254a:	e0b4      	b.n	80026b6 <HAL_TIM_ConfigClockSource+0x186>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2202      	movs	r2, #2
 8002558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800256a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002572:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002584:	d03e      	beq.n	8002604 <HAL_TIM_ConfigClockSource+0xd4>
 8002586:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800258a:	f200 8087 	bhi.w	800269c <HAL_TIM_ConfigClockSource+0x16c>
 800258e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002592:	f000 8086 	beq.w	80026a2 <HAL_TIM_ConfigClockSource+0x172>
 8002596:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800259a:	d87f      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 800259c:	2b70      	cmp	r3, #112	@ 0x70
 800259e:	d01a      	beq.n	80025d6 <HAL_TIM_ConfigClockSource+0xa6>
 80025a0:	2b70      	cmp	r3, #112	@ 0x70
 80025a2:	d87b      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 80025a4:	2b60      	cmp	r3, #96	@ 0x60
 80025a6:	d050      	beq.n	800264a <HAL_TIM_ConfigClockSource+0x11a>
 80025a8:	2b60      	cmp	r3, #96	@ 0x60
 80025aa:	d877      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 80025ac:	2b50      	cmp	r3, #80	@ 0x50
 80025ae:	d03c      	beq.n	800262a <HAL_TIM_ConfigClockSource+0xfa>
 80025b0:	2b50      	cmp	r3, #80	@ 0x50
 80025b2:	d873      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 80025b4:	2b40      	cmp	r3, #64	@ 0x40
 80025b6:	d058      	beq.n	800266a <HAL_TIM_ConfigClockSource+0x13a>
 80025b8:	2b40      	cmp	r3, #64	@ 0x40
 80025ba:	d86f      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 80025bc:	2b30      	cmp	r3, #48	@ 0x30
 80025be:	d064      	beq.n	800268a <HAL_TIM_ConfigClockSource+0x15a>
 80025c0:	2b30      	cmp	r3, #48	@ 0x30
 80025c2:	d86b      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 80025c4:	2b20      	cmp	r3, #32
 80025c6:	d060      	beq.n	800268a <HAL_TIM_ConfigClockSource+0x15a>
 80025c8:	2b20      	cmp	r3, #32
 80025ca:	d867      	bhi.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d05c      	beq.n	800268a <HAL_TIM_ConfigClockSource+0x15a>
 80025d0:	2b10      	cmp	r3, #16
 80025d2:	d05a      	beq.n	800268a <HAL_TIM_ConfigClockSource+0x15a>
 80025d4:	e062      	b.n	800269c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80025e6:	f000 fafc 	bl	8002be2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80025f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	609a      	str	r2, [r3, #8]
      break;
 8002602:	e04f      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002614:	f000 fae5 	bl	8002be2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002626:	609a      	str	r2, [r3, #8]
      break;
 8002628:	e03c      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002636:	461a      	mov	r2, r3
 8002638:	f000 fa5c 	bl	8002af4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2150      	movs	r1, #80	@ 0x50
 8002642:	4618      	mov	r0, r3
 8002644:	f000 fab3 	bl	8002bae <TIM_ITRx_SetConfig>
      break;
 8002648:	e02c      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002656:	461a      	mov	r2, r3
 8002658:	f000 fa7a 	bl	8002b50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2160      	movs	r1, #96	@ 0x60
 8002662:	4618      	mov	r0, r3
 8002664:	f000 faa3 	bl	8002bae <TIM_ITRx_SetConfig>
      break;
 8002668:	e01c      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002676:	461a      	mov	r2, r3
 8002678:	f000 fa3c 	bl	8002af4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2140      	movs	r1, #64	@ 0x40
 8002682:	4618      	mov	r0, r3
 8002684:	f000 fa93 	bl	8002bae <TIM_ITRx_SetConfig>
      break;
 8002688:	e00c      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4619      	mov	r1, r3
 8002694:	4610      	mov	r0, r2
 8002696:	f000 fa8a 	bl	8002bae <TIM_ITRx_SetConfig>
      break;
 800269a:	e003      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	73fb      	strb	r3, [r7, #15]
      break;
 80026a0:	e000      	b.n	80026a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80026a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026be:	b480      	push	{r7}
 80026c0:	b083      	sub	sp, #12
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr

080026e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr
	...

08002708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a2f      	ldr	r2, [pc, #188]	@ (80027d8 <TIM_Base_SetConfig+0xd0>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d00b      	beq.n	8002738 <TIM_Base_SetConfig+0x30>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002726:	d007      	beq.n	8002738 <TIM_Base_SetConfig+0x30>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a2c      	ldr	r2, [pc, #176]	@ (80027dc <TIM_Base_SetConfig+0xd4>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d003      	beq.n	8002738 <TIM_Base_SetConfig+0x30>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a2b      	ldr	r2, [pc, #172]	@ (80027e0 <TIM_Base_SetConfig+0xd8>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d108      	bne.n	800274a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800273e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	4313      	orrs	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a22      	ldr	r2, [pc, #136]	@ (80027d8 <TIM_Base_SetConfig+0xd0>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00b      	beq.n	800276a <TIM_Base_SetConfig+0x62>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002758:	d007      	beq.n	800276a <TIM_Base_SetConfig+0x62>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a1f      	ldr	r2, [pc, #124]	@ (80027dc <TIM_Base_SetConfig+0xd4>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d003      	beq.n	800276a <TIM_Base_SetConfig+0x62>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a1e      	ldr	r2, [pc, #120]	@ (80027e0 <TIM_Base_SetConfig+0xd8>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d108      	bne.n	800277c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	4313      	orrs	r3, r2
 800277a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	4313      	orrs	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68fa      	ldr	r2, [r7, #12]
 800278e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a0d      	ldr	r2, [pc, #52]	@ (80027d8 <TIM_Base_SetConfig+0xd0>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d103      	bne.n	80027b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	691a      	ldr	r2, [r3, #16]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d005      	beq.n	80027ce <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f023 0201 	bic.w	r2, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	611a      	str	r2, [r3, #16]
  }
}
 80027ce:	bf00      	nop
 80027d0:	3714      	adds	r7, #20
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	40012c00 	.word	0x40012c00
 80027dc:	40000400 	.word	0x40000400
 80027e0:	40000800 	.word	0x40000800

080027e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b087      	sub	sp, #28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	f023 0201 	bic.w	r2, r3, #1
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002812:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f023 0303 	bic.w	r3, r3, #3
 800281a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	4313      	orrs	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	f023 0302 	bic.w	r3, r3, #2
 800282c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	697a      	ldr	r2, [r7, #20]
 8002834:	4313      	orrs	r3, r2
 8002836:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a1c      	ldr	r2, [pc, #112]	@ (80028ac <TIM_OC1_SetConfig+0xc8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d10c      	bne.n	800285a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f023 0308 	bic.w	r3, r3, #8
 8002846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	4313      	orrs	r3, r2
 8002850:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f023 0304 	bic.w	r3, r3, #4
 8002858:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <TIM_OC1_SetConfig+0xc8>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d111      	bne.n	8002886 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	697a      	ldr	r2, [r7, #20]
 800289e:	621a      	str	r2, [r3, #32]
}
 80028a0:	bf00      	nop
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	40012c00 	.word	0x40012c00

080028b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	f023 0210 	bic.w	r2, r3, #16
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80028de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	021b      	lsls	r3, r3, #8
 80028ee:	68fa      	ldr	r2, [r7, #12]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f023 0320 	bic.w	r3, r3, #32
 80028fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a1d      	ldr	r2, [pc, #116]	@ (8002980 <TIM_OC2_SetConfig+0xd0>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d10d      	bne.n	800292c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4313      	orrs	r3, r2
 8002922:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800292a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a14      	ldr	r2, [pc, #80]	@ (8002980 <TIM_OC2_SetConfig+0xd0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d113      	bne.n	800295c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800293a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002942:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	695b      	ldr	r3, [r3, #20]
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	621a      	str	r2, [r3, #32]
}
 8002976:	bf00      	nop
 8002978:	371c      	adds	r7, #28
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	40012c00 	.word	0x40012c00

08002984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002984:	b480      	push	{r7}
 8002986:	b087      	sub	sp, #28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a1b      	ldr	r3, [r3, #32]
 8002992:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f023 0303 	bic.w	r3, r3, #3
 80029ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80029cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	697a      	ldr	r2, [r7, #20]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002a54 <TIM_OC3_SetConfig+0xd0>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d10d      	bne.n	80029fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	021b      	lsls	r3, r3, #8
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a14      	ldr	r2, [pc, #80]	@ (8002a54 <TIM_OC3_SetConfig+0xd0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d113      	bne.n	8002a2e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	011b      	lsls	r3, r3, #4
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	693a      	ldr	r2, [r7, #16]
 8002a32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	621a      	str	r2, [r3, #32]
}
 8002a48:	bf00      	nop
 8002a4a:	371c      	adds	r7, #28
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bc80      	pop	{r7}
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40012c00 	.word	0x40012c00

08002a58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b087      	sub	sp, #28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	69db      	ldr	r3, [r3, #28]
 8002a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	021b      	lsls	r3, r3, #8
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002aa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	031b      	lsls	r3, r3, #12
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a0f      	ldr	r2, [pc, #60]	@ (8002af0 <TIM_OC4_SetConfig+0x98>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d109      	bne.n	8002acc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002abe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	019b      	lsls	r3, r3, #6
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	621a      	str	r2, [r3, #32]
}
 8002ae6:	bf00      	nop
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	40012c00 	.word	0x40012c00

08002af4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b087      	sub	sp, #28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	f023 0201 	bic.w	r2, r3, #1
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	011b      	lsls	r3, r3, #4
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f023 030a 	bic.w	r3, r3, #10
 8002b30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	697a      	ldr	r2, [r7, #20]
 8002b44:	621a      	str	r2, [r3, #32]
}
 8002b46:	bf00      	nop
 8002b48:	371c      	adds	r7, #28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	f023 0210 	bic.w	r2, r3, #16
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	699b      	ldr	r3, [r3, #24]
 8002b72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	031b      	lsls	r3, r3, #12
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002b8c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	011b      	lsls	r3, r3, #4
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	697a      	ldr	r2, [r7, #20]
 8002ba2:	621a      	str	r2, [r3, #32]
}
 8002ba4:	bf00      	nop
 8002ba6:	371c      	adds	r7, #28
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr

08002bae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b085      	sub	sp, #20
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]
 8002bb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	f043 0307 	orr.w	r3, r3, #7
 8002bd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	609a      	str	r2, [r3, #8]
}
 8002bd8:	bf00      	nop
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b087      	sub	sp, #28
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	60f8      	str	r0, [r7, #12]
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
 8002bee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002bfc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	021a      	lsls	r2, r3, #8
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	431a      	orrs	r2, r3
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	609a      	str	r2, [r3, #8]
}
 8002c16:	bf00      	nop
 8002c18:	371c      	adds	r7, #28
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr

08002c20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	f003 031f 	and.w	r3, r3, #31
 8002c32:	2201      	movs	r2, #1
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a1a      	ldr	r2, [r3, #32]
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	401a      	ands	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a1a      	ldr	r2, [r3, #32]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	fa01 f303 	lsl.w	r3, r1, r3
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	621a      	str	r2, [r3, #32]
}
 8002c5e:	bf00      	nop
 8002c60:	371c      	adds	r7, #28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e046      	b.n	8002d0e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2202      	movs	r2, #2
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ca6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68fa      	ldr	r2, [r7, #12]
 8002cb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a16      	ldr	r2, [pc, #88]	@ (8002d18 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d00e      	beq.n	8002ce2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ccc:	d009      	beq.n	8002ce2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a12      	ldr	r2, [pc, #72]	@ (8002d1c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d004      	beq.n	8002ce2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a10      	ldr	r2, [pc, #64]	@ (8002d20 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d10c      	bne.n	8002cfc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ce8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3714      	adds	r7, #20
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr
 8002d18:	40012c00 	.word	0x40012c00
 8002d1c:	40000400 	.word	0x40000400
 8002d20:	40000800 	.word	0x40000800

08002d24 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b085      	sub	sp, #20
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d101      	bne.n	8002d40 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	e03d      	b.n	8002dbc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bc80      	pop	{r7}
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr

08002dea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b082      	sub	sp, #8
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e042      	b.n	8002e82 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d106      	bne.n	8002e16 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7fd fee5 	bl	8000be0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2224      	movs	r2, #36	@ 0x24
 8002e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68da      	ldr	r2, [r3, #12]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e2c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fdb8 	bl	80039a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	691a      	ldr	r2, [r3, #16]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e42:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695a      	ldr	r2, [r3, #20]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e52:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e62:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b08a      	sub	sp, #40	@ 0x28
 8002e8e:	af02      	add	r7, sp, #8
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	603b      	str	r3, [r7, #0]
 8002e96:	4613      	mov	r3, r2
 8002e98:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b20      	cmp	r3, #32
 8002ea8:	d175      	bne.n	8002f96 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d002      	beq.n	8002eb6 <HAL_UART_Transmit+0x2c>
 8002eb0:	88fb      	ldrh	r3, [r7, #6]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e06e      	b.n	8002f98 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2221      	movs	r2, #33	@ 0x21
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ec8:	f7fe f830 	bl	8000f2c <HAL_GetTick>
 8002ecc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	88fa      	ldrh	r2, [r7, #6]
 8002ed2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	88fa      	ldrh	r2, [r7, #6]
 8002ed8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ee2:	d108      	bne.n	8002ef6 <HAL_UART_Transmit+0x6c>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d104      	bne.n	8002ef6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	61bb      	str	r3, [r7, #24]
 8002ef4:	e003      	b.n	8002efe <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002efe:	e02e      	b.n	8002f5e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	2200      	movs	r2, #0
 8002f08:	2180      	movs	r1, #128	@ 0x80
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f000 fb1d 	bl	800354a <UART_WaitOnFlagUntilTimeout>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d005      	beq.n	8002f22 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e03a      	b.n	8002f98 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10b      	bne.n	8002f40 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f36:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	3302      	adds	r3, #2
 8002f3c:	61bb      	str	r3, [r7, #24]
 8002f3e:	e007      	b.n	8002f50 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	781a      	ldrb	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	3b01      	subs	r3, #1
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d1cb      	bne.n	8002f00 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2140      	movs	r1, #64	@ 0x40
 8002f72:	68f8      	ldr	r0, [r7, #12]
 8002f74:	f000 fae9 	bl	800354a <UART_WaitOnFlagUntilTimeout>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d005      	beq.n	8002f8a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2220      	movs	r2, #32
 8002f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e006      	b.n	8002f98 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	e000      	b.n	8002f98 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002f96:	2302      	movs	r3, #2
  }
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3720      	adds	r7, #32
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	4613      	mov	r3, r2
 8002fac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b20      	cmp	r3, #32
 8002fb8:	d112      	bne.n	8002fe0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d002      	beq.n	8002fc6 <HAL_UART_Receive_IT+0x26>
 8002fc0:	88fb      	ldrh	r3, [r7, #6]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e00b      	b.n	8002fe2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002fd0:	88fb      	ldrh	r3, [r7, #6]
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	68b9      	ldr	r1, [r7, #8]
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 fb10 	bl	80035fc <UART_Start_Receive_IT>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	e000      	b.n	8002fe2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002fe0:	2302      	movs	r3, #2
  }
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
	...

08002fec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b0ba      	sub	sp, #232	@ 0xe8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	695b      	ldr	r3, [r3, #20]
 800300e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003012:	2300      	movs	r3, #0
 8003014:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003018:	2300      	movs	r3, #0
 800301a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800301e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003022:	f003 030f 	and.w	r3, r3, #15
 8003026:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800302a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10f      	bne.n	8003052 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003036:	f003 0320 	and.w	r3, r3, #32
 800303a:	2b00      	cmp	r3, #0
 800303c:	d009      	beq.n	8003052 <HAL_UART_IRQHandler+0x66>
 800303e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003042:	f003 0320 	and.w	r3, r3, #32
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 fbec 	bl	8003828 <UART_Receive_IT>
      return;
 8003050:	e25b      	b.n	800350a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003052:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 80de 	beq.w	8003218 <HAL_UART_IRQHandler+0x22c>
 800305c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d106      	bne.n	8003076 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800306c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 80d1 	beq.w	8003218 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <HAL_UART_IRQHandler+0xae>
 8003082:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308a:	2b00      	cmp	r3, #0
 800308c:	d005      	beq.n	800309a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003092:	f043 0201 	orr.w	r2, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800309a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00b      	beq.n	80030be <HAL_UART_IRQHandler+0xd2>
 80030a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d005      	beq.n	80030be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b6:	f043 0202 	orr.w	r2, r3, #2
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00b      	beq.n	80030e2 <HAL_UART_IRQHandler+0xf6>
 80030ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	f043 0204 	orr.w	r2, r3, #4
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80030e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d011      	beq.n	8003112 <HAL_UART_IRQHandler+0x126>
 80030ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80030f2:	f003 0320 	and.w	r3, r3, #32
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d105      	bne.n	8003106 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80030fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b00      	cmp	r3, #0
 8003104:	d005      	beq.n	8003112 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310a:	f043 0208 	orr.w	r2, r3, #8
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 81f2 	beq.w	8003500 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800311c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003120:	f003 0320 	and.w	r3, r3, #32
 8003124:	2b00      	cmp	r3, #0
 8003126:	d008      	beq.n	800313a <HAL_UART_IRQHandler+0x14e>
 8003128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800312c:	f003 0320 	and.w	r3, r3, #32
 8003130:	2b00      	cmp	r3, #0
 8003132:	d002      	beq.n	800313a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 fb77 	bl	8003828 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003144:	2b00      	cmp	r3, #0
 8003146:	bf14      	ite	ne
 8003148:	2301      	movne	r3, #1
 800314a:	2300      	moveq	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003156:	f003 0308 	and.w	r3, r3, #8
 800315a:	2b00      	cmp	r3, #0
 800315c:	d103      	bne.n	8003166 <HAL_UART_IRQHandler+0x17a>
 800315e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003162:	2b00      	cmp	r3, #0
 8003164:	d04f      	beq.n	8003206 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 fa81 	bl	800366e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003176:	2b00      	cmp	r3, #0
 8003178:	d041      	beq.n	80031fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	3314      	adds	r3, #20
 8003180:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003184:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003188:	e853 3f00 	ldrex	r3, [r3]
 800318c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003190:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003194:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003198:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	3314      	adds	r3, #20
 80031a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80031a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80031aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80031b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80031b6:	e841 2300 	strex	r3, r2, [r1]
 80031ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80031be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1d9      	bne.n	800317a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d013      	beq.n	80031f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d2:	4a7e      	ldr	r2, [pc, #504]	@ (80033cc <HAL_UART_IRQHandler+0x3e0>)
 80031d4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fd fff8 	bl	80011d0 <HAL_DMA_Abort_IT>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d016      	beq.n	8003214 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031f0:	4610      	mov	r0, r2
 80031f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031f4:	e00e      	b.n	8003214 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f993 	bl	8003522 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031fc:	e00a      	b.n	8003214 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f98f 	bl	8003522 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003204:	e006      	b.n	8003214 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f98b 	bl	8003522 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003212:	e175      	b.n	8003500 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003214:	bf00      	nop
    return;
 8003216:	e173      	b.n	8003500 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321c:	2b01      	cmp	r3, #1
 800321e:	f040 814f 	bne.w	80034c0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003226:	f003 0310 	and.w	r3, r3, #16
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 8148 	beq.w	80034c0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	2b00      	cmp	r3, #0
 800323a:	f000 8141 	beq.w	80034c0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800323e:	2300      	movs	r3, #0
 8003240:	60bb      	str	r3, [r7, #8]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	60bb      	str	r3, [r7, #8]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	60bb      	str	r3, [r7, #8]
 8003252:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325e:	2b00      	cmp	r3, #0
 8003260:	f000 80b6 	beq.w	80033d0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003270:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003274:	2b00      	cmp	r3, #0
 8003276:	f000 8145 	beq.w	8003504 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800327e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003282:	429a      	cmp	r2, r3
 8003284:	f080 813e 	bcs.w	8003504 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800328e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	2b20      	cmp	r3, #32
 8003298:	f000 8088 	beq.w	80033ac <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	330c      	adds	r3, #12
 80032a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032a6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032aa:	e853 3f00 	ldrex	r3, [r3]
 80032ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80032b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	330c      	adds	r3, #12
 80032c4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80032c8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80032cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80032d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80032d8:	e841 2300 	strex	r3, r2, [r1]
 80032dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80032e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1d9      	bne.n	800329c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	3314      	adds	r3, #20
 80032ee:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032f2:	e853 3f00 	ldrex	r3, [r3]
 80032f6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80032f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032fa:	f023 0301 	bic.w	r3, r3, #1
 80032fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	3314      	adds	r3, #20
 8003308:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800330c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003310:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003312:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003314:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003318:	e841 2300 	strex	r3, r2, [r1]
 800331c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800331e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1e1      	bne.n	80032e8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	3314      	adds	r3, #20
 800332a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800332c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800332e:	e853 3f00 	ldrex	r3, [r3]
 8003332:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003334:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003336:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800333a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	3314      	adds	r3, #20
 8003344:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003348:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800334a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800334c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800334e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003350:	e841 2300 	strex	r3, r2, [r1]
 8003354:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003356:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1e3      	bne.n	8003324 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	330c      	adds	r3, #12
 8003370:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003372:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003374:	e853 3f00 	ldrex	r3, [r3]
 8003378:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800337a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800337c:	f023 0310 	bic.w	r3, r3, #16
 8003380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	330c      	adds	r3, #12
 800338a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800338e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003390:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003394:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003396:	e841 2300 	strex	r3, r2, [r1]
 800339a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800339c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e3      	bne.n	800336a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fd fed7 	bl	800115a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2202      	movs	r2, #2
 80033b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	b29b      	uxth	r3, r3
 80033c0:	4619      	mov	r1, r3
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f8b6 	bl	8003534 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033c8:	e09c      	b.n	8003504 <HAL_UART_IRQHandler+0x518>
 80033ca:	bf00      	nop
 80033cc:	08003733 	.word	0x08003733
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033d8:	b29b      	uxth	r3, r3
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 808e 	beq.w	8003508 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80033ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8089 	beq.w	8003508 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	330c      	adds	r3, #12
 80033fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003400:	e853 3f00 	ldrex	r3, [r3]
 8003404:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003408:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800340c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	330c      	adds	r3, #12
 8003416:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800341a:	647a      	str	r2, [r7, #68]	@ 0x44
 800341c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003420:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003422:	e841 2300 	strex	r3, r2, [r1]
 8003426:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e3      	bne.n	80033f6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	3314      	adds	r3, #20
 8003434:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	e853 3f00 	ldrex	r3, [r3]
 800343c:	623b      	str	r3, [r7, #32]
   return(result);
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	3314      	adds	r3, #20
 800344e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003452:	633a      	str	r2, [r7, #48]	@ 0x30
 8003454:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003456:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800345a:	e841 2300 	strex	r3, r2, [r1]
 800345e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1e3      	bne.n	800342e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2220      	movs	r2, #32
 800346a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	330c      	adds	r3, #12
 800347a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	e853 3f00 	ldrex	r3, [r3]
 8003482:	60fb      	str	r3, [r7, #12]
   return(result);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0310 	bic.w	r3, r3, #16
 800348a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	330c      	adds	r3, #12
 8003494:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003498:	61fa      	str	r2, [r7, #28]
 800349a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800349c:	69b9      	ldr	r1, [r7, #24]
 800349e:	69fa      	ldr	r2, [r7, #28]
 80034a0:	e841 2300 	strex	r3, r2, [r1]
 80034a4:	617b      	str	r3, [r7, #20]
   return(result);
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1e3      	bne.n	8003474 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034b6:	4619      	mov	r1, r3
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f83b 	bl	8003534 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034be:	e023      	b.n	8003508 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d009      	beq.n	80034e0 <HAL_UART_IRQHandler+0x4f4>
 80034cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f93e 	bl	800375a <UART_Transmit_IT>
    return;
 80034de:	e014      	b.n	800350a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80034e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00e      	beq.n	800350a <HAL_UART_IRQHandler+0x51e>
 80034ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f000 f97d 	bl	80037f8 <UART_EndTransmit_IT>
    return;
 80034fe:	e004      	b.n	800350a <HAL_UART_IRQHandler+0x51e>
    return;
 8003500:	bf00      	nop
 8003502:	e002      	b.n	800350a <HAL_UART_IRQHandler+0x51e>
      return;
 8003504:	bf00      	nop
 8003506:	e000      	b.n	800350a <HAL_UART_IRQHandler+0x51e>
      return;
 8003508:	bf00      	nop
  }
}
 800350a:	37e8      	adds	r7, #232	@ 0xe8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	bc80      	pop	{r7}
 8003548:	4770      	bx	lr

0800354a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b086      	sub	sp, #24
 800354e:	af00      	add	r7, sp, #0
 8003550:	60f8      	str	r0, [r7, #12]
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	603b      	str	r3, [r7, #0]
 8003556:	4613      	mov	r3, r2
 8003558:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800355a:	e03b      	b.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003562:	d037      	beq.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003564:	f7fd fce2 	bl	8000f2c <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	6a3a      	ldr	r2, [r7, #32]
 8003570:	429a      	cmp	r2, r3
 8003572:	d302      	bcc.n	800357a <UART_WaitOnFlagUntilTimeout+0x30>
 8003574:	6a3b      	ldr	r3, [r7, #32]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e03a      	b.n	80035f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d023      	beq.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	2b80      	cmp	r3, #128	@ 0x80
 8003590:	d020      	beq.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b40      	cmp	r3, #64	@ 0x40
 8003596:	d01d      	beq.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b08      	cmp	r3, #8
 80035a4:	d116      	bne.n	80035d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80035a6:	2300      	movs	r3, #0
 80035a8:	617b      	str	r3, [r7, #20]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	617b      	str	r3, [r7, #20]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f856 	bl	800366e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2208      	movs	r2, #8
 80035c6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e00f      	b.n	80035f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	4013      	ands	r3, r2
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	bf0c      	ite	eq
 80035e4:	2301      	moveq	r3, #1
 80035e6:	2300      	movne	r3, #0
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	461a      	mov	r2, r3
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d0b4      	beq.n	800355c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3718      	adds	r7, #24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b085      	sub	sp, #20
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	4613      	mov	r3, r2
 8003608:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	88fa      	ldrh	r2, [r7, #6]
 8003614:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2222      	movs	r2, #34	@ 0x22
 8003626:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d007      	beq.n	8003642 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003640:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	695a      	ldr	r2, [r3, #20]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68da      	ldr	r2, [r3, #12]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f042 0220 	orr.w	r2, r2, #32
 8003660:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	bc80      	pop	{r7}
 800366c:	4770      	bx	lr

0800366e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800366e:	b480      	push	{r7}
 8003670:	b095      	sub	sp, #84	@ 0x54
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	330c      	adds	r3, #12
 800367c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800367e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003680:	e853 3f00 	ldrex	r3, [r3]
 8003684:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800368c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	330c      	adds	r3, #12
 8003694:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003696:	643a      	str	r2, [r7, #64]	@ 0x40
 8003698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800369c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800369e:	e841 2300 	strex	r3, r2, [r1]
 80036a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80036a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1e5      	bne.n	8003676 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	3314      	adds	r3, #20
 80036b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	e853 3f00 	ldrex	r3, [r3]
 80036b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	f023 0301 	bic.w	r3, r3, #1
 80036c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	3314      	adds	r3, #20
 80036c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036d2:	e841 2300 	strex	r3, r2, [r1]
 80036d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80036d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1e5      	bne.n	80036aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d119      	bne.n	800371a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	330c      	adds	r3, #12
 80036ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	e853 3f00 	ldrex	r3, [r3]
 80036f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	f023 0310 	bic.w	r3, r3, #16
 80036fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	330c      	adds	r3, #12
 8003704:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003706:	61ba      	str	r2, [r7, #24]
 8003708:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370a:	6979      	ldr	r1, [r7, #20]
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	e841 2300 	strex	r3, r2, [r1]
 8003712:	613b      	str	r3, [r7, #16]
   return(result);
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1e5      	bne.n	80036e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2220      	movs	r2, #32
 800371e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003728:	bf00      	nop
 800372a:	3754      	adds	r7, #84	@ 0x54
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr

08003732 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b084      	sub	sp, #16
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2200      	movs	r2, #0
 800374a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f7ff fee8 	bl	8003522 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003752:	bf00      	nop
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800375a:	b480      	push	{r7}
 800375c:	b085      	sub	sp, #20
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b21      	cmp	r3, #33	@ 0x21
 800376c:	d13e      	bne.n	80037ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003776:	d114      	bne.n	80037a2 <UART_Transmit_IT+0x48>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d110      	bne.n	80037a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	461a      	mov	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003794:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	1c9a      	adds	r2, r3, #2
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	621a      	str	r2, [r3, #32]
 80037a0:	e008      	b.n	80037b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	1c59      	adds	r1, r3, #1
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6211      	str	r1, [r2, #32]
 80037ac:	781a      	ldrb	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b29b      	uxth	r3, r3
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	4619      	mov	r1, r3
 80037c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10f      	bne.n	80037e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68da      	ldr	r2, [r3, #12]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68da      	ldr	r2, [r3, #12]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80037e8:	2300      	movs	r3, #0
 80037ea:	e000      	b.n	80037ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80037ec:	2302      	movs	r3, #2
  }
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr

080037f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68da      	ldr	r2, [r3, #12]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800380e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2220      	movs	r2, #32
 8003814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f7ff fe79 	bl	8003510 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08c      	sub	sp, #48	@ 0x30
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b22      	cmp	r3, #34	@ 0x22
 800383a:	f040 80ae 	bne.w	800399a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003846:	d117      	bne.n	8003878 <UART_Receive_IT+0x50>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d113      	bne.n	8003878 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003850:	2300      	movs	r3, #0
 8003852:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003858:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	b29b      	uxth	r3, r3
 8003862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003866:	b29a      	uxth	r2, r3
 8003868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800386a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	1c9a      	adds	r2, r3, #2
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	629a      	str	r2, [r3, #40]	@ 0x28
 8003876:	e026      	b.n	80038c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800387e:	2300      	movs	r3, #0
 8003880:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800388a:	d007      	beq.n	800389c <UART_Receive_IT+0x74>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10a      	bne.n	80038aa <UART_Receive_IT+0x82>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	691b      	ldr	r3, [r3, #16]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d106      	bne.n	80038aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a6:	701a      	strb	r2, [r3, #0]
 80038a8:	e008      	b.n	80038bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	4619      	mov	r1, r3
 80038d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d15d      	bne.n	8003996 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68da      	ldr	r2, [r3, #12]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0220 	bic.w	r2, r2, #32
 80038e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695a      	ldr	r2, [r3, #20]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0201 	bic.w	r2, r2, #1
 8003908:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2220      	movs	r2, #32
 800390e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391c:	2b01      	cmp	r3, #1
 800391e:	d135      	bne.n	800398c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	330c      	adds	r3, #12
 800392c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	e853 3f00 	ldrex	r3, [r3]
 8003934:	613b      	str	r3, [r7, #16]
   return(result);
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f023 0310 	bic.w	r3, r3, #16
 800393c:	627b      	str	r3, [r7, #36]	@ 0x24
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	330c      	adds	r3, #12
 8003944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003946:	623a      	str	r2, [r7, #32]
 8003948:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	69f9      	ldr	r1, [r7, #28]
 800394c:	6a3a      	ldr	r2, [r7, #32]
 800394e:	e841 2300 	strex	r3, r2, [r1]
 8003952:	61bb      	str	r3, [r7, #24]
   return(result);
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1e5      	bne.n	8003926 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0310 	and.w	r3, r3, #16
 8003964:	2b10      	cmp	r3, #16
 8003966:	d10a      	bne.n	800397e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003968:	2300      	movs	r3, #0
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003982:	4619      	mov	r1, r3
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7ff fdd5 	bl	8003534 <HAL_UARTEx_RxEventCallback>
 800398a:	e002      	b.n	8003992 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f7fc fd99 	bl	80004c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	e002      	b.n	800399c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	e000      	b.n	800399c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800399a:	2302      	movs	r3, #2
  }
}
 800399c:	4618      	mov	r0, r3
 800399e:	3730      	adds	r7, #48	@ 0x30
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	431a      	orrs	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80039de:	f023 030c 	bic.w	r3, r3, #12
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	6812      	ldr	r2, [r2, #0]
 80039e6:	68b9      	ldr	r1, [r7, #8]
 80039e8:	430b      	orrs	r3, r1
 80039ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699a      	ldr	r2, [r3, #24]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	430a      	orrs	r2, r1
 8003a00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a2c      	ldr	r2, [pc, #176]	@ (8003ab8 <UART_SetConfig+0x114>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d103      	bne.n	8003a14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a0c:	f7fe f9ea 	bl	8001de4 <HAL_RCC_GetPCLK2Freq>
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	e002      	b.n	8003a1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a14:	f7fe f9d2 	bl	8001dbc <HAL_RCC_GetPCLK1Freq>
 8003a18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	009a      	lsls	r2, r3, #2
 8003a24:	441a      	add	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a30:	4a22      	ldr	r2, [pc, #136]	@ (8003abc <UART_SetConfig+0x118>)
 8003a32:	fba2 2303 	umull	r2, r3, r2, r3
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	0119      	lsls	r1, r3, #4
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	009a      	lsls	r2, r3, #2
 8003a44:	441a      	add	r2, r3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a50:	4b1a      	ldr	r3, [pc, #104]	@ (8003abc <UART_SetConfig+0x118>)
 8003a52:	fba3 0302 	umull	r0, r3, r3, r2
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	2064      	movs	r0, #100	@ 0x64
 8003a5a:	fb00 f303 	mul.w	r3, r0, r3
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	3332      	adds	r3, #50	@ 0x32
 8003a64:	4a15      	ldr	r2, [pc, #84]	@ (8003abc <UART_SetConfig+0x118>)
 8003a66:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6a:	095b      	lsrs	r3, r3, #5
 8003a6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a70:	4419      	add	r1, r3
 8003a72:	68fa      	ldr	r2, [r7, #12]
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	009a      	lsls	r2, r3, #2
 8003a7c:	441a      	add	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a88:	4b0c      	ldr	r3, [pc, #48]	@ (8003abc <UART_SetConfig+0x118>)
 8003a8a:	fba3 0302 	umull	r0, r3, r3, r2
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	2064      	movs	r0, #100	@ 0x64
 8003a92:	fb00 f303 	mul.w	r3, r0, r3
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	011b      	lsls	r3, r3, #4
 8003a9a:	3332      	adds	r3, #50	@ 0x32
 8003a9c:	4a07      	ldr	r2, [pc, #28]	@ (8003abc <UART_SetConfig+0x118>)
 8003a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa2:	095b      	lsrs	r3, r3, #5
 8003aa4:	f003 020f 	and.w	r2, r3, #15
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	440a      	add	r2, r1
 8003aae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003ab0:	bf00      	nop
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40013800 	.word	0x40013800
 8003abc:	51eb851f 	.word	0x51eb851f

08003ac0 <atoi>:
 8003ac0:	220a      	movs	r2, #10
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	f000 b87a 	b.w	8003bbc <strtol>

08003ac8 <_strtol_l.constprop.0>:
 8003ac8:	2b24      	cmp	r3, #36	@ 0x24
 8003aca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ace:	4686      	mov	lr, r0
 8003ad0:	4690      	mov	r8, r2
 8003ad2:	d801      	bhi.n	8003ad8 <_strtol_l.constprop.0+0x10>
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d106      	bne.n	8003ae6 <_strtol_l.constprop.0+0x1e>
 8003ad8:	f000 f8a2 	bl	8003c20 <__errno>
 8003adc:	2316      	movs	r3, #22
 8003ade:	6003      	str	r3, [r0, #0]
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ae6:	460d      	mov	r5, r1
 8003ae8:	4833      	ldr	r0, [pc, #204]	@ (8003bb8 <_strtol_l.constprop.0+0xf0>)
 8003aea:	462a      	mov	r2, r5
 8003aec:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003af0:	5d06      	ldrb	r6, [r0, r4]
 8003af2:	f016 0608 	ands.w	r6, r6, #8
 8003af6:	d1f8      	bne.n	8003aea <_strtol_l.constprop.0+0x22>
 8003af8:	2c2d      	cmp	r4, #45	@ 0x2d
 8003afa:	d12d      	bne.n	8003b58 <_strtol_l.constprop.0+0x90>
 8003afc:	2601      	movs	r6, #1
 8003afe:	782c      	ldrb	r4, [r5, #0]
 8003b00:	1c95      	adds	r5, r2, #2
 8003b02:	f033 0210 	bics.w	r2, r3, #16
 8003b06:	d109      	bne.n	8003b1c <_strtol_l.constprop.0+0x54>
 8003b08:	2c30      	cmp	r4, #48	@ 0x30
 8003b0a:	d12a      	bne.n	8003b62 <_strtol_l.constprop.0+0x9a>
 8003b0c:	782a      	ldrb	r2, [r5, #0]
 8003b0e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8003b12:	2a58      	cmp	r2, #88	@ 0x58
 8003b14:	d125      	bne.n	8003b62 <_strtol_l.constprop.0+0x9a>
 8003b16:	2310      	movs	r3, #16
 8003b18:	786c      	ldrb	r4, [r5, #1]
 8003b1a:	3502      	adds	r5, #2
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003b22:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003b26:	fbbc f9f3 	udiv	r9, ip, r3
 8003b2a:	4610      	mov	r0, r2
 8003b2c:	fb03 ca19 	mls	sl, r3, r9, ip
 8003b30:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003b34:	2f09      	cmp	r7, #9
 8003b36:	d81b      	bhi.n	8003b70 <_strtol_l.constprop.0+0xa8>
 8003b38:	463c      	mov	r4, r7
 8003b3a:	42a3      	cmp	r3, r4
 8003b3c:	dd27      	ble.n	8003b8e <_strtol_l.constprop.0+0xc6>
 8003b3e:	1c57      	adds	r7, r2, #1
 8003b40:	d007      	beq.n	8003b52 <_strtol_l.constprop.0+0x8a>
 8003b42:	4581      	cmp	r9, r0
 8003b44:	d320      	bcc.n	8003b88 <_strtol_l.constprop.0+0xc0>
 8003b46:	d101      	bne.n	8003b4c <_strtol_l.constprop.0+0x84>
 8003b48:	45a2      	cmp	sl, r4
 8003b4a:	db1d      	blt.n	8003b88 <_strtol_l.constprop.0+0xc0>
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	fb00 4003 	mla	r0, r0, r3, r4
 8003b52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003b56:	e7eb      	b.n	8003b30 <_strtol_l.constprop.0+0x68>
 8003b58:	2c2b      	cmp	r4, #43	@ 0x2b
 8003b5a:	bf04      	itt	eq
 8003b5c:	782c      	ldrbeq	r4, [r5, #0]
 8003b5e:	1c95      	addeq	r5, r2, #2
 8003b60:	e7cf      	b.n	8003b02 <_strtol_l.constprop.0+0x3a>
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1da      	bne.n	8003b1c <_strtol_l.constprop.0+0x54>
 8003b66:	2c30      	cmp	r4, #48	@ 0x30
 8003b68:	bf0c      	ite	eq
 8003b6a:	2308      	moveq	r3, #8
 8003b6c:	230a      	movne	r3, #10
 8003b6e:	e7d5      	b.n	8003b1c <_strtol_l.constprop.0+0x54>
 8003b70:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8003b74:	2f19      	cmp	r7, #25
 8003b76:	d801      	bhi.n	8003b7c <_strtol_l.constprop.0+0xb4>
 8003b78:	3c37      	subs	r4, #55	@ 0x37
 8003b7a:	e7de      	b.n	8003b3a <_strtol_l.constprop.0+0x72>
 8003b7c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003b80:	2f19      	cmp	r7, #25
 8003b82:	d804      	bhi.n	8003b8e <_strtol_l.constprop.0+0xc6>
 8003b84:	3c57      	subs	r4, #87	@ 0x57
 8003b86:	e7d8      	b.n	8003b3a <_strtol_l.constprop.0+0x72>
 8003b88:	f04f 32ff 	mov.w	r2, #4294967295
 8003b8c:	e7e1      	b.n	8003b52 <_strtol_l.constprop.0+0x8a>
 8003b8e:	1c53      	adds	r3, r2, #1
 8003b90:	d108      	bne.n	8003ba4 <_strtol_l.constprop.0+0xdc>
 8003b92:	2322      	movs	r3, #34	@ 0x22
 8003b94:	4660      	mov	r0, ip
 8003b96:	f8ce 3000 	str.w	r3, [lr]
 8003b9a:	f1b8 0f00 	cmp.w	r8, #0
 8003b9e:	d0a0      	beq.n	8003ae2 <_strtol_l.constprop.0+0x1a>
 8003ba0:	1e69      	subs	r1, r5, #1
 8003ba2:	e006      	b.n	8003bb2 <_strtol_l.constprop.0+0xea>
 8003ba4:	b106      	cbz	r6, 8003ba8 <_strtol_l.constprop.0+0xe0>
 8003ba6:	4240      	negs	r0, r0
 8003ba8:	f1b8 0f00 	cmp.w	r8, #0
 8003bac:	d099      	beq.n	8003ae2 <_strtol_l.constprop.0+0x1a>
 8003bae:	2a00      	cmp	r2, #0
 8003bb0:	d1f6      	bne.n	8003ba0 <_strtol_l.constprop.0+0xd8>
 8003bb2:	f8c8 1000 	str.w	r1, [r8]
 8003bb6:	e794      	b.n	8003ae2 <_strtol_l.constprop.0+0x1a>
 8003bb8:	08004583 	.word	0x08004583

08003bbc <strtol>:
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	460a      	mov	r2, r1
 8003bc0:	4601      	mov	r1, r0
 8003bc2:	4802      	ldr	r0, [pc, #8]	@ (8003bcc <strtol+0x10>)
 8003bc4:	6800      	ldr	r0, [r0, #0]
 8003bc6:	f7ff bf7f 	b.w	8003ac8 <_strtol_l.constprop.0>
 8003bca:	bf00      	nop
 8003bcc:	20000018 	.word	0x20000018

08003bd0 <siprintf>:
 8003bd0:	b40e      	push	{r1, r2, r3}
 8003bd2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003bd6:	b500      	push	{lr}
 8003bd8:	b09c      	sub	sp, #112	@ 0x70
 8003bda:	ab1d      	add	r3, sp, #116	@ 0x74
 8003bdc:	9002      	str	r0, [sp, #8]
 8003bde:	9006      	str	r0, [sp, #24]
 8003be0:	9107      	str	r1, [sp, #28]
 8003be2:	9104      	str	r1, [sp, #16]
 8003be4:	4808      	ldr	r0, [pc, #32]	@ (8003c08 <siprintf+0x38>)
 8003be6:	4909      	ldr	r1, [pc, #36]	@ (8003c0c <siprintf+0x3c>)
 8003be8:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bec:	9105      	str	r1, [sp, #20]
 8003bee:	6800      	ldr	r0, [r0, #0]
 8003bf0:	a902      	add	r1, sp, #8
 8003bf2:	9301      	str	r3, [sp, #4]
 8003bf4:	f000 f992 	bl	8003f1c <_svfiprintf_r>
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	9b02      	ldr	r3, [sp, #8]
 8003bfc:	701a      	strb	r2, [r3, #0]
 8003bfe:	b01c      	add	sp, #112	@ 0x70
 8003c00:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c04:	b003      	add	sp, #12
 8003c06:	4770      	bx	lr
 8003c08:	20000018 	.word	0x20000018
 8003c0c:	ffff0208 	.word	0xffff0208

08003c10 <memset>:
 8003c10:	4603      	mov	r3, r0
 8003c12:	4402      	add	r2, r0
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d100      	bne.n	8003c1a <memset+0xa>
 8003c18:	4770      	bx	lr
 8003c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c1e:	e7f9      	b.n	8003c14 <memset+0x4>

08003c20 <__errno>:
 8003c20:	4b01      	ldr	r3, [pc, #4]	@ (8003c28 <__errno+0x8>)
 8003c22:	6818      	ldr	r0, [r3, #0]
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	20000018 	.word	0x20000018

08003c2c <__libc_init_array>:
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	2600      	movs	r6, #0
 8003c30:	4d0c      	ldr	r5, [pc, #48]	@ (8003c64 <__libc_init_array+0x38>)
 8003c32:	4c0d      	ldr	r4, [pc, #52]	@ (8003c68 <__libc_init_array+0x3c>)
 8003c34:	1b64      	subs	r4, r4, r5
 8003c36:	10a4      	asrs	r4, r4, #2
 8003c38:	42a6      	cmp	r6, r4
 8003c3a:	d109      	bne.n	8003c50 <__libc_init_array+0x24>
 8003c3c:	f000 fc78 	bl	8004530 <_init>
 8003c40:	2600      	movs	r6, #0
 8003c42:	4d0a      	ldr	r5, [pc, #40]	@ (8003c6c <__libc_init_array+0x40>)
 8003c44:	4c0a      	ldr	r4, [pc, #40]	@ (8003c70 <__libc_init_array+0x44>)
 8003c46:	1b64      	subs	r4, r4, r5
 8003c48:	10a4      	asrs	r4, r4, #2
 8003c4a:	42a6      	cmp	r6, r4
 8003c4c:	d105      	bne.n	8003c5a <__libc_init_array+0x2e>
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
 8003c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c54:	4798      	blx	r3
 8003c56:	3601      	adds	r6, #1
 8003c58:	e7ee      	b.n	8003c38 <__libc_init_array+0xc>
 8003c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c5e:	4798      	blx	r3
 8003c60:	3601      	adds	r6, #1
 8003c62:	e7f2      	b.n	8003c4a <__libc_init_array+0x1e>
 8003c64:	080046b8 	.word	0x080046b8
 8003c68:	080046b8 	.word	0x080046b8
 8003c6c:	080046b8 	.word	0x080046b8
 8003c70:	080046bc 	.word	0x080046bc

08003c74 <__retarget_lock_acquire_recursive>:
 8003c74:	4770      	bx	lr

08003c76 <__retarget_lock_release_recursive>:
 8003c76:	4770      	bx	lr

08003c78 <_free_r>:
 8003c78:	b538      	push	{r3, r4, r5, lr}
 8003c7a:	4605      	mov	r5, r0
 8003c7c:	2900      	cmp	r1, #0
 8003c7e:	d040      	beq.n	8003d02 <_free_r+0x8a>
 8003c80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c84:	1f0c      	subs	r4, r1, #4
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	bfb8      	it	lt
 8003c8a:	18e4      	addlt	r4, r4, r3
 8003c8c:	f000 f8de 	bl	8003e4c <__malloc_lock>
 8003c90:	4a1c      	ldr	r2, [pc, #112]	@ (8003d04 <_free_r+0x8c>)
 8003c92:	6813      	ldr	r3, [r2, #0]
 8003c94:	b933      	cbnz	r3, 8003ca4 <_free_r+0x2c>
 8003c96:	6063      	str	r3, [r4, #4]
 8003c98:	6014      	str	r4, [r2, #0]
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003ca0:	f000 b8da 	b.w	8003e58 <__malloc_unlock>
 8003ca4:	42a3      	cmp	r3, r4
 8003ca6:	d908      	bls.n	8003cba <_free_r+0x42>
 8003ca8:	6820      	ldr	r0, [r4, #0]
 8003caa:	1821      	adds	r1, r4, r0
 8003cac:	428b      	cmp	r3, r1
 8003cae:	bf01      	itttt	eq
 8003cb0:	6819      	ldreq	r1, [r3, #0]
 8003cb2:	685b      	ldreq	r3, [r3, #4]
 8003cb4:	1809      	addeq	r1, r1, r0
 8003cb6:	6021      	streq	r1, [r4, #0]
 8003cb8:	e7ed      	b.n	8003c96 <_free_r+0x1e>
 8003cba:	461a      	mov	r2, r3
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	b10b      	cbz	r3, 8003cc4 <_free_r+0x4c>
 8003cc0:	42a3      	cmp	r3, r4
 8003cc2:	d9fa      	bls.n	8003cba <_free_r+0x42>
 8003cc4:	6811      	ldr	r1, [r2, #0]
 8003cc6:	1850      	adds	r0, r2, r1
 8003cc8:	42a0      	cmp	r0, r4
 8003cca:	d10b      	bne.n	8003ce4 <_free_r+0x6c>
 8003ccc:	6820      	ldr	r0, [r4, #0]
 8003cce:	4401      	add	r1, r0
 8003cd0:	1850      	adds	r0, r2, r1
 8003cd2:	4283      	cmp	r3, r0
 8003cd4:	6011      	str	r1, [r2, #0]
 8003cd6:	d1e0      	bne.n	8003c9a <_free_r+0x22>
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	4408      	add	r0, r1
 8003cde:	6010      	str	r0, [r2, #0]
 8003ce0:	6053      	str	r3, [r2, #4]
 8003ce2:	e7da      	b.n	8003c9a <_free_r+0x22>
 8003ce4:	d902      	bls.n	8003cec <_free_r+0x74>
 8003ce6:	230c      	movs	r3, #12
 8003ce8:	602b      	str	r3, [r5, #0]
 8003cea:	e7d6      	b.n	8003c9a <_free_r+0x22>
 8003cec:	6820      	ldr	r0, [r4, #0]
 8003cee:	1821      	adds	r1, r4, r0
 8003cf0:	428b      	cmp	r3, r1
 8003cf2:	bf01      	itttt	eq
 8003cf4:	6819      	ldreq	r1, [r3, #0]
 8003cf6:	685b      	ldreq	r3, [r3, #4]
 8003cf8:	1809      	addeq	r1, r1, r0
 8003cfa:	6021      	streq	r1, [r4, #0]
 8003cfc:	6063      	str	r3, [r4, #4]
 8003cfe:	6054      	str	r4, [r2, #4]
 8003d00:	e7cb      	b.n	8003c9a <_free_r+0x22>
 8003d02:	bd38      	pop	{r3, r4, r5, pc}
 8003d04:	2000032c 	.word	0x2000032c

08003d08 <sbrk_aligned>:
 8003d08:	b570      	push	{r4, r5, r6, lr}
 8003d0a:	4e0f      	ldr	r6, [pc, #60]	@ (8003d48 <sbrk_aligned+0x40>)
 8003d0c:	460c      	mov	r4, r1
 8003d0e:	6831      	ldr	r1, [r6, #0]
 8003d10:	4605      	mov	r5, r0
 8003d12:	b911      	cbnz	r1, 8003d1a <sbrk_aligned+0x12>
 8003d14:	f000 fbaa 	bl	800446c <_sbrk_r>
 8003d18:	6030      	str	r0, [r6, #0]
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	f000 fba5 	bl	800446c <_sbrk_r>
 8003d22:	1c43      	adds	r3, r0, #1
 8003d24:	d103      	bne.n	8003d2e <sbrk_aligned+0x26>
 8003d26:	f04f 34ff 	mov.w	r4, #4294967295
 8003d2a:	4620      	mov	r0, r4
 8003d2c:	bd70      	pop	{r4, r5, r6, pc}
 8003d2e:	1cc4      	adds	r4, r0, #3
 8003d30:	f024 0403 	bic.w	r4, r4, #3
 8003d34:	42a0      	cmp	r0, r4
 8003d36:	d0f8      	beq.n	8003d2a <sbrk_aligned+0x22>
 8003d38:	1a21      	subs	r1, r4, r0
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	f000 fb96 	bl	800446c <_sbrk_r>
 8003d40:	3001      	adds	r0, #1
 8003d42:	d1f2      	bne.n	8003d2a <sbrk_aligned+0x22>
 8003d44:	e7ef      	b.n	8003d26 <sbrk_aligned+0x1e>
 8003d46:	bf00      	nop
 8003d48:	20000328 	.word	0x20000328

08003d4c <_malloc_r>:
 8003d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d50:	1ccd      	adds	r5, r1, #3
 8003d52:	f025 0503 	bic.w	r5, r5, #3
 8003d56:	3508      	adds	r5, #8
 8003d58:	2d0c      	cmp	r5, #12
 8003d5a:	bf38      	it	cc
 8003d5c:	250c      	movcc	r5, #12
 8003d5e:	2d00      	cmp	r5, #0
 8003d60:	4606      	mov	r6, r0
 8003d62:	db01      	blt.n	8003d68 <_malloc_r+0x1c>
 8003d64:	42a9      	cmp	r1, r5
 8003d66:	d904      	bls.n	8003d72 <_malloc_r+0x26>
 8003d68:	230c      	movs	r3, #12
 8003d6a:	6033      	str	r3, [r6, #0]
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e48 <_malloc_r+0xfc>
 8003d76:	f000 f869 	bl	8003e4c <__malloc_lock>
 8003d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d7e:	461c      	mov	r4, r3
 8003d80:	bb44      	cbnz	r4, 8003dd4 <_malloc_r+0x88>
 8003d82:	4629      	mov	r1, r5
 8003d84:	4630      	mov	r0, r6
 8003d86:	f7ff ffbf 	bl	8003d08 <sbrk_aligned>
 8003d8a:	1c43      	adds	r3, r0, #1
 8003d8c:	4604      	mov	r4, r0
 8003d8e:	d158      	bne.n	8003e42 <_malloc_r+0xf6>
 8003d90:	f8d8 4000 	ldr.w	r4, [r8]
 8003d94:	4627      	mov	r7, r4
 8003d96:	2f00      	cmp	r7, #0
 8003d98:	d143      	bne.n	8003e22 <_malloc_r+0xd6>
 8003d9a:	2c00      	cmp	r4, #0
 8003d9c:	d04b      	beq.n	8003e36 <_malloc_r+0xea>
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	4639      	mov	r1, r7
 8003da2:	4630      	mov	r0, r6
 8003da4:	eb04 0903 	add.w	r9, r4, r3
 8003da8:	f000 fb60 	bl	800446c <_sbrk_r>
 8003dac:	4581      	cmp	r9, r0
 8003dae:	d142      	bne.n	8003e36 <_malloc_r+0xea>
 8003db0:	6821      	ldr	r1, [r4, #0]
 8003db2:	4630      	mov	r0, r6
 8003db4:	1a6d      	subs	r5, r5, r1
 8003db6:	4629      	mov	r1, r5
 8003db8:	f7ff ffa6 	bl	8003d08 <sbrk_aligned>
 8003dbc:	3001      	adds	r0, #1
 8003dbe:	d03a      	beq.n	8003e36 <_malloc_r+0xea>
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	442b      	add	r3, r5
 8003dc4:	6023      	str	r3, [r4, #0]
 8003dc6:	f8d8 3000 	ldr.w	r3, [r8]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	bb62      	cbnz	r2, 8003e28 <_malloc_r+0xdc>
 8003dce:	f8c8 7000 	str.w	r7, [r8]
 8003dd2:	e00f      	b.n	8003df4 <_malloc_r+0xa8>
 8003dd4:	6822      	ldr	r2, [r4, #0]
 8003dd6:	1b52      	subs	r2, r2, r5
 8003dd8:	d420      	bmi.n	8003e1c <_malloc_r+0xd0>
 8003dda:	2a0b      	cmp	r2, #11
 8003ddc:	d917      	bls.n	8003e0e <_malloc_r+0xc2>
 8003dde:	1961      	adds	r1, r4, r5
 8003de0:	42a3      	cmp	r3, r4
 8003de2:	6025      	str	r5, [r4, #0]
 8003de4:	bf18      	it	ne
 8003de6:	6059      	strne	r1, [r3, #4]
 8003de8:	6863      	ldr	r3, [r4, #4]
 8003dea:	bf08      	it	eq
 8003dec:	f8c8 1000 	streq.w	r1, [r8]
 8003df0:	5162      	str	r2, [r4, r5]
 8003df2:	604b      	str	r3, [r1, #4]
 8003df4:	4630      	mov	r0, r6
 8003df6:	f000 f82f 	bl	8003e58 <__malloc_unlock>
 8003dfa:	f104 000b 	add.w	r0, r4, #11
 8003dfe:	1d23      	adds	r3, r4, #4
 8003e00:	f020 0007 	bic.w	r0, r0, #7
 8003e04:	1ac2      	subs	r2, r0, r3
 8003e06:	bf1c      	itt	ne
 8003e08:	1a1b      	subne	r3, r3, r0
 8003e0a:	50a3      	strne	r3, [r4, r2]
 8003e0c:	e7af      	b.n	8003d6e <_malloc_r+0x22>
 8003e0e:	6862      	ldr	r2, [r4, #4]
 8003e10:	42a3      	cmp	r3, r4
 8003e12:	bf0c      	ite	eq
 8003e14:	f8c8 2000 	streq.w	r2, [r8]
 8003e18:	605a      	strne	r2, [r3, #4]
 8003e1a:	e7eb      	b.n	8003df4 <_malloc_r+0xa8>
 8003e1c:	4623      	mov	r3, r4
 8003e1e:	6864      	ldr	r4, [r4, #4]
 8003e20:	e7ae      	b.n	8003d80 <_malloc_r+0x34>
 8003e22:	463c      	mov	r4, r7
 8003e24:	687f      	ldr	r7, [r7, #4]
 8003e26:	e7b6      	b.n	8003d96 <_malloc_r+0x4a>
 8003e28:	461a      	mov	r2, r3
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	42a3      	cmp	r3, r4
 8003e2e:	d1fb      	bne.n	8003e28 <_malloc_r+0xdc>
 8003e30:	2300      	movs	r3, #0
 8003e32:	6053      	str	r3, [r2, #4]
 8003e34:	e7de      	b.n	8003df4 <_malloc_r+0xa8>
 8003e36:	230c      	movs	r3, #12
 8003e38:	4630      	mov	r0, r6
 8003e3a:	6033      	str	r3, [r6, #0]
 8003e3c:	f000 f80c 	bl	8003e58 <__malloc_unlock>
 8003e40:	e794      	b.n	8003d6c <_malloc_r+0x20>
 8003e42:	6005      	str	r5, [r0, #0]
 8003e44:	e7d6      	b.n	8003df4 <_malloc_r+0xa8>
 8003e46:	bf00      	nop
 8003e48:	2000032c 	.word	0x2000032c

08003e4c <__malloc_lock>:
 8003e4c:	4801      	ldr	r0, [pc, #4]	@ (8003e54 <__malloc_lock+0x8>)
 8003e4e:	f7ff bf11 	b.w	8003c74 <__retarget_lock_acquire_recursive>
 8003e52:	bf00      	nop
 8003e54:	20000324 	.word	0x20000324

08003e58 <__malloc_unlock>:
 8003e58:	4801      	ldr	r0, [pc, #4]	@ (8003e60 <__malloc_unlock+0x8>)
 8003e5a:	f7ff bf0c 	b.w	8003c76 <__retarget_lock_release_recursive>
 8003e5e:	bf00      	nop
 8003e60:	20000324 	.word	0x20000324

08003e64 <__ssputs_r>:
 8003e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e68:	461f      	mov	r7, r3
 8003e6a:	688e      	ldr	r6, [r1, #8]
 8003e6c:	4682      	mov	sl, r0
 8003e6e:	42be      	cmp	r6, r7
 8003e70:	460c      	mov	r4, r1
 8003e72:	4690      	mov	r8, r2
 8003e74:	680b      	ldr	r3, [r1, #0]
 8003e76:	d82d      	bhi.n	8003ed4 <__ssputs_r+0x70>
 8003e78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e80:	d026      	beq.n	8003ed0 <__ssputs_r+0x6c>
 8003e82:	6965      	ldr	r5, [r4, #20]
 8003e84:	6909      	ldr	r1, [r1, #16]
 8003e86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e8a:	eba3 0901 	sub.w	r9, r3, r1
 8003e8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e92:	1c7b      	adds	r3, r7, #1
 8003e94:	444b      	add	r3, r9
 8003e96:	106d      	asrs	r5, r5, #1
 8003e98:	429d      	cmp	r5, r3
 8003e9a:	bf38      	it	cc
 8003e9c:	461d      	movcc	r5, r3
 8003e9e:	0553      	lsls	r3, r2, #21
 8003ea0:	d527      	bpl.n	8003ef2 <__ssputs_r+0x8e>
 8003ea2:	4629      	mov	r1, r5
 8003ea4:	f7ff ff52 	bl	8003d4c <_malloc_r>
 8003ea8:	4606      	mov	r6, r0
 8003eaa:	b360      	cbz	r0, 8003f06 <__ssputs_r+0xa2>
 8003eac:	464a      	mov	r2, r9
 8003eae:	6921      	ldr	r1, [r4, #16]
 8003eb0:	f000 fafa 	bl	80044a8 <memcpy>
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ebe:	81a3      	strh	r3, [r4, #12]
 8003ec0:	6126      	str	r6, [r4, #16]
 8003ec2:	444e      	add	r6, r9
 8003ec4:	6026      	str	r6, [r4, #0]
 8003ec6:	463e      	mov	r6, r7
 8003ec8:	6165      	str	r5, [r4, #20]
 8003eca:	eba5 0509 	sub.w	r5, r5, r9
 8003ece:	60a5      	str	r5, [r4, #8]
 8003ed0:	42be      	cmp	r6, r7
 8003ed2:	d900      	bls.n	8003ed6 <__ssputs_r+0x72>
 8003ed4:	463e      	mov	r6, r7
 8003ed6:	4632      	mov	r2, r6
 8003ed8:	4641      	mov	r1, r8
 8003eda:	6820      	ldr	r0, [r4, #0]
 8003edc:	f000 faac 	bl	8004438 <memmove>
 8003ee0:	2000      	movs	r0, #0
 8003ee2:	68a3      	ldr	r3, [r4, #8]
 8003ee4:	1b9b      	subs	r3, r3, r6
 8003ee6:	60a3      	str	r3, [r4, #8]
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	4433      	add	r3, r6
 8003eec:	6023      	str	r3, [r4, #0]
 8003eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ef2:	462a      	mov	r2, r5
 8003ef4:	f000 fae6 	bl	80044c4 <_realloc_r>
 8003ef8:	4606      	mov	r6, r0
 8003efa:	2800      	cmp	r0, #0
 8003efc:	d1e0      	bne.n	8003ec0 <__ssputs_r+0x5c>
 8003efe:	4650      	mov	r0, sl
 8003f00:	6921      	ldr	r1, [r4, #16]
 8003f02:	f7ff feb9 	bl	8003c78 <_free_r>
 8003f06:	230c      	movs	r3, #12
 8003f08:	f8ca 3000 	str.w	r3, [sl]
 8003f0c:	89a3      	ldrh	r3, [r4, #12]
 8003f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f16:	81a3      	strh	r3, [r4, #12]
 8003f18:	e7e9      	b.n	8003eee <__ssputs_r+0x8a>
	...

08003f1c <_svfiprintf_r>:
 8003f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f20:	4698      	mov	r8, r3
 8003f22:	898b      	ldrh	r3, [r1, #12]
 8003f24:	4607      	mov	r7, r0
 8003f26:	061b      	lsls	r3, r3, #24
 8003f28:	460d      	mov	r5, r1
 8003f2a:	4614      	mov	r4, r2
 8003f2c:	b09d      	sub	sp, #116	@ 0x74
 8003f2e:	d510      	bpl.n	8003f52 <_svfiprintf_r+0x36>
 8003f30:	690b      	ldr	r3, [r1, #16]
 8003f32:	b973      	cbnz	r3, 8003f52 <_svfiprintf_r+0x36>
 8003f34:	2140      	movs	r1, #64	@ 0x40
 8003f36:	f7ff ff09 	bl	8003d4c <_malloc_r>
 8003f3a:	6028      	str	r0, [r5, #0]
 8003f3c:	6128      	str	r0, [r5, #16]
 8003f3e:	b930      	cbnz	r0, 8003f4e <_svfiprintf_r+0x32>
 8003f40:	230c      	movs	r3, #12
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	f04f 30ff 	mov.w	r0, #4294967295
 8003f48:	b01d      	add	sp, #116	@ 0x74
 8003f4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f4e:	2340      	movs	r3, #64	@ 0x40
 8003f50:	616b      	str	r3, [r5, #20]
 8003f52:	2300      	movs	r3, #0
 8003f54:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f56:	2320      	movs	r3, #32
 8003f58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f5c:	2330      	movs	r3, #48	@ 0x30
 8003f5e:	f04f 0901 	mov.w	r9, #1
 8003f62:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f66:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004100 <_svfiprintf_r+0x1e4>
 8003f6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f6e:	4623      	mov	r3, r4
 8003f70:	469a      	mov	sl, r3
 8003f72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f76:	b10a      	cbz	r2, 8003f7c <_svfiprintf_r+0x60>
 8003f78:	2a25      	cmp	r2, #37	@ 0x25
 8003f7a:	d1f9      	bne.n	8003f70 <_svfiprintf_r+0x54>
 8003f7c:	ebba 0b04 	subs.w	fp, sl, r4
 8003f80:	d00b      	beq.n	8003f9a <_svfiprintf_r+0x7e>
 8003f82:	465b      	mov	r3, fp
 8003f84:	4622      	mov	r2, r4
 8003f86:	4629      	mov	r1, r5
 8003f88:	4638      	mov	r0, r7
 8003f8a:	f7ff ff6b 	bl	8003e64 <__ssputs_r>
 8003f8e:	3001      	adds	r0, #1
 8003f90:	f000 80a7 	beq.w	80040e2 <_svfiprintf_r+0x1c6>
 8003f94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f96:	445a      	add	r2, fp
 8003f98:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f9a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 809f 	beq.w	80040e2 <_svfiprintf_r+0x1c6>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f04f 32ff 	mov.w	r2, #4294967295
 8003faa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fae:	f10a 0a01 	add.w	sl, sl, #1
 8003fb2:	9304      	str	r3, [sp, #16]
 8003fb4:	9307      	str	r3, [sp, #28]
 8003fb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003fba:	931a      	str	r3, [sp, #104]	@ 0x68
 8003fbc:	4654      	mov	r4, sl
 8003fbe:	2205      	movs	r2, #5
 8003fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fc4:	484e      	ldr	r0, [pc, #312]	@ (8004100 <_svfiprintf_r+0x1e4>)
 8003fc6:	f000 fa61 	bl	800448c <memchr>
 8003fca:	9a04      	ldr	r2, [sp, #16]
 8003fcc:	b9d8      	cbnz	r0, 8004006 <_svfiprintf_r+0xea>
 8003fce:	06d0      	lsls	r0, r2, #27
 8003fd0:	bf44      	itt	mi
 8003fd2:	2320      	movmi	r3, #32
 8003fd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fd8:	0711      	lsls	r1, r2, #28
 8003fda:	bf44      	itt	mi
 8003fdc:	232b      	movmi	r3, #43	@ 0x2b
 8003fde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fe2:	f89a 3000 	ldrb.w	r3, [sl]
 8003fe6:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fe8:	d015      	beq.n	8004016 <_svfiprintf_r+0xfa>
 8003fea:	4654      	mov	r4, sl
 8003fec:	2000      	movs	r0, #0
 8003fee:	f04f 0c0a 	mov.w	ip, #10
 8003ff2:	9a07      	ldr	r2, [sp, #28]
 8003ff4:	4621      	mov	r1, r4
 8003ff6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ffa:	3b30      	subs	r3, #48	@ 0x30
 8003ffc:	2b09      	cmp	r3, #9
 8003ffe:	d94b      	bls.n	8004098 <_svfiprintf_r+0x17c>
 8004000:	b1b0      	cbz	r0, 8004030 <_svfiprintf_r+0x114>
 8004002:	9207      	str	r2, [sp, #28]
 8004004:	e014      	b.n	8004030 <_svfiprintf_r+0x114>
 8004006:	eba0 0308 	sub.w	r3, r0, r8
 800400a:	fa09 f303 	lsl.w	r3, r9, r3
 800400e:	4313      	orrs	r3, r2
 8004010:	46a2      	mov	sl, r4
 8004012:	9304      	str	r3, [sp, #16]
 8004014:	e7d2      	b.n	8003fbc <_svfiprintf_r+0xa0>
 8004016:	9b03      	ldr	r3, [sp, #12]
 8004018:	1d19      	adds	r1, r3, #4
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	9103      	str	r1, [sp, #12]
 800401e:	2b00      	cmp	r3, #0
 8004020:	bfbb      	ittet	lt
 8004022:	425b      	neglt	r3, r3
 8004024:	f042 0202 	orrlt.w	r2, r2, #2
 8004028:	9307      	strge	r3, [sp, #28]
 800402a:	9307      	strlt	r3, [sp, #28]
 800402c:	bfb8      	it	lt
 800402e:	9204      	strlt	r2, [sp, #16]
 8004030:	7823      	ldrb	r3, [r4, #0]
 8004032:	2b2e      	cmp	r3, #46	@ 0x2e
 8004034:	d10a      	bne.n	800404c <_svfiprintf_r+0x130>
 8004036:	7863      	ldrb	r3, [r4, #1]
 8004038:	2b2a      	cmp	r3, #42	@ 0x2a
 800403a:	d132      	bne.n	80040a2 <_svfiprintf_r+0x186>
 800403c:	9b03      	ldr	r3, [sp, #12]
 800403e:	3402      	adds	r4, #2
 8004040:	1d1a      	adds	r2, r3, #4
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	9203      	str	r2, [sp, #12]
 8004046:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800404a:	9305      	str	r3, [sp, #20]
 800404c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004104 <_svfiprintf_r+0x1e8>
 8004050:	2203      	movs	r2, #3
 8004052:	4650      	mov	r0, sl
 8004054:	7821      	ldrb	r1, [r4, #0]
 8004056:	f000 fa19 	bl	800448c <memchr>
 800405a:	b138      	cbz	r0, 800406c <_svfiprintf_r+0x150>
 800405c:	2240      	movs	r2, #64	@ 0x40
 800405e:	9b04      	ldr	r3, [sp, #16]
 8004060:	eba0 000a 	sub.w	r0, r0, sl
 8004064:	4082      	lsls	r2, r0
 8004066:	4313      	orrs	r3, r2
 8004068:	3401      	adds	r4, #1
 800406a:	9304      	str	r3, [sp, #16]
 800406c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004070:	2206      	movs	r2, #6
 8004072:	4825      	ldr	r0, [pc, #148]	@ (8004108 <_svfiprintf_r+0x1ec>)
 8004074:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004078:	f000 fa08 	bl	800448c <memchr>
 800407c:	2800      	cmp	r0, #0
 800407e:	d036      	beq.n	80040ee <_svfiprintf_r+0x1d2>
 8004080:	4b22      	ldr	r3, [pc, #136]	@ (800410c <_svfiprintf_r+0x1f0>)
 8004082:	bb1b      	cbnz	r3, 80040cc <_svfiprintf_r+0x1b0>
 8004084:	9b03      	ldr	r3, [sp, #12]
 8004086:	3307      	adds	r3, #7
 8004088:	f023 0307 	bic.w	r3, r3, #7
 800408c:	3308      	adds	r3, #8
 800408e:	9303      	str	r3, [sp, #12]
 8004090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004092:	4433      	add	r3, r6
 8004094:	9309      	str	r3, [sp, #36]	@ 0x24
 8004096:	e76a      	b.n	8003f6e <_svfiprintf_r+0x52>
 8004098:	460c      	mov	r4, r1
 800409a:	2001      	movs	r0, #1
 800409c:	fb0c 3202 	mla	r2, ip, r2, r3
 80040a0:	e7a8      	b.n	8003ff4 <_svfiprintf_r+0xd8>
 80040a2:	2300      	movs	r3, #0
 80040a4:	f04f 0c0a 	mov.w	ip, #10
 80040a8:	4619      	mov	r1, r3
 80040aa:	3401      	adds	r4, #1
 80040ac:	9305      	str	r3, [sp, #20]
 80040ae:	4620      	mov	r0, r4
 80040b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040b4:	3a30      	subs	r2, #48	@ 0x30
 80040b6:	2a09      	cmp	r2, #9
 80040b8:	d903      	bls.n	80040c2 <_svfiprintf_r+0x1a6>
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0c6      	beq.n	800404c <_svfiprintf_r+0x130>
 80040be:	9105      	str	r1, [sp, #20]
 80040c0:	e7c4      	b.n	800404c <_svfiprintf_r+0x130>
 80040c2:	4604      	mov	r4, r0
 80040c4:	2301      	movs	r3, #1
 80040c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040ca:	e7f0      	b.n	80040ae <_svfiprintf_r+0x192>
 80040cc:	ab03      	add	r3, sp, #12
 80040ce:	9300      	str	r3, [sp, #0]
 80040d0:	462a      	mov	r2, r5
 80040d2:	4638      	mov	r0, r7
 80040d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004110 <_svfiprintf_r+0x1f4>)
 80040d6:	a904      	add	r1, sp, #16
 80040d8:	f3af 8000 	nop.w
 80040dc:	1c42      	adds	r2, r0, #1
 80040de:	4606      	mov	r6, r0
 80040e0:	d1d6      	bne.n	8004090 <_svfiprintf_r+0x174>
 80040e2:	89ab      	ldrh	r3, [r5, #12]
 80040e4:	065b      	lsls	r3, r3, #25
 80040e6:	f53f af2d 	bmi.w	8003f44 <_svfiprintf_r+0x28>
 80040ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040ec:	e72c      	b.n	8003f48 <_svfiprintf_r+0x2c>
 80040ee:	ab03      	add	r3, sp, #12
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	462a      	mov	r2, r5
 80040f4:	4638      	mov	r0, r7
 80040f6:	4b06      	ldr	r3, [pc, #24]	@ (8004110 <_svfiprintf_r+0x1f4>)
 80040f8:	a904      	add	r1, sp, #16
 80040fa:	f000 f87d 	bl	80041f8 <_printf_i>
 80040fe:	e7ed      	b.n	80040dc <_svfiprintf_r+0x1c0>
 8004100:	08004683 	.word	0x08004683
 8004104:	08004689 	.word	0x08004689
 8004108:	0800468d 	.word	0x0800468d
 800410c:	00000000 	.word	0x00000000
 8004110:	08003e65 	.word	0x08003e65

08004114 <_printf_common>:
 8004114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004118:	4616      	mov	r6, r2
 800411a:	4698      	mov	r8, r3
 800411c:	688a      	ldr	r2, [r1, #8]
 800411e:	690b      	ldr	r3, [r1, #16]
 8004120:	4607      	mov	r7, r0
 8004122:	4293      	cmp	r3, r2
 8004124:	bfb8      	it	lt
 8004126:	4613      	movlt	r3, r2
 8004128:	6033      	str	r3, [r6, #0]
 800412a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800412e:	460c      	mov	r4, r1
 8004130:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004134:	b10a      	cbz	r2, 800413a <_printf_common+0x26>
 8004136:	3301      	adds	r3, #1
 8004138:	6033      	str	r3, [r6, #0]
 800413a:	6823      	ldr	r3, [r4, #0]
 800413c:	0699      	lsls	r1, r3, #26
 800413e:	bf42      	ittt	mi
 8004140:	6833      	ldrmi	r3, [r6, #0]
 8004142:	3302      	addmi	r3, #2
 8004144:	6033      	strmi	r3, [r6, #0]
 8004146:	6825      	ldr	r5, [r4, #0]
 8004148:	f015 0506 	ands.w	r5, r5, #6
 800414c:	d106      	bne.n	800415c <_printf_common+0x48>
 800414e:	f104 0a19 	add.w	sl, r4, #25
 8004152:	68e3      	ldr	r3, [r4, #12]
 8004154:	6832      	ldr	r2, [r6, #0]
 8004156:	1a9b      	subs	r3, r3, r2
 8004158:	42ab      	cmp	r3, r5
 800415a:	dc2b      	bgt.n	80041b4 <_printf_common+0xa0>
 800415c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004160:	6822      	ldr	r2, [r4, #0]
 8004162:	3b00      	subs	r3, #0
 8004164:	bf18      	it	ne
 8004166:	2301      	movne	r3, #1
 8004168:	0692      	lsls	r2, r2, #26
 800416a:	d430      	bmi.n	80041ce <_printf_common+0xba>
 800416c:	4641      	mov	r1, r8
 800416e:	4638      	mov	r0, r7
 8004170:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004174:	47c8      	blx	r9
 8004176:	3001      	adds	r0, #1
 8004178:	d023      	beq.n	80041c2 <_printf_common+0xae>
 800417a:	6823      	ldr	r3, [r4, #0]
 800417c:	6922      	ldr	r2, [r4, #16]
 800417e:	f003 0306 	and.w	r3, r3, #6
 8004182:	2b04      	cmp	r3, #4
 8004184:	bf14      	ite	ne
 8004186:	2500      	movne	r5, #0
 8004188:	6833      	ldreq	r3, [r6, #0]
 800418a:	f04f 0600 	mov.w	r6, #0
 800418e:	bf08      	it	eq
 8004190:	68e5      	ldreq	r5, [r4, #12]
 8004192:	f104 041a 	add.w	r4, r4, #26
 8004196:	bf08      	it	eq
 8004198:	1aed      	subeq	r5, r5, r3
 800419a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800419e:	bf08      	it	eq
 80041a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041a4:	4293      	cmp	r3, r2
 80041a6:	bfc4      	itt	gt
 80041a8:	1a9b      	subgt	r3, r3, r2
 80041aa:	18ed      	addgt	r5, r5, r3
 80041ac:	42b5      	cmp	r5, r6
 80041ae:	d11a      	bne.n	80041e6 <_printf_common+0xd2>
 80041b0:	2000      	movs	r0, #0
 80041b2:	e008      	b.n	80041c6 <_printf_common+0xb2>
 80041b4:	2301      	movs	r3, #1
 80041b6:	4652      	mov	r2, sl
 80041b8:	4641      	mov	r1, r8
 80041ba:	4638      	mov	r0, r7
 80041bc:	47c8      	blx	r9
 80041be:	3001      	adds	r0, #1
 80041c0:	d103      	bne.n	80041ca <_printf_common+0xb6>
 80041c2:	f04f 30ff 	mov.w	r0, #4294967295
 80041c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041ca:	3501      	adds	r5, #1
 80041cc:	e7c1      	b.n	8004152 <_printf_common+0x3e>
 80041ce:	2030      	movs	r0, #48	@ 0x30
 80041d0:	18e1      	adds	r1, r4, r3
 80041d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041dc:	4422      	add	r2, r4
 80041de:	3302      	adds	r3, #2
 80041e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041e4:	e7c2      	b.n	800416c <_printf_common+0x58>
 80041e6:	2301      	movs	r3, #1
 80041e8:	4622      	mov	r2, r4
 80041ea:	4641      	mov	r1, r8
 80041ec:	4638      	mov	r0, r7
 80041ee:	47c8      	blx	r9
 80041f0:	3001      	adds	r0, #1
 80041f2:	d0e6      	beq.n	80041c2 <_printf_common+0xae>
 80041f4:	3601      	adds	r6, #1
 80041f6:	e7d9      	b.n	80041ac <_printf_common+0x98>

080041f8 <_printf_i>:
 80041f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041fc:	7e0f      	ldrb	r7, [r1, #24]
 80041fe:	4691      	mov	r9, r2
 8004200:	2f78      	cmp	r7, #120	@ 0x78
 8004202:	4680      	mov	r8, r0
 8004204:	460c      	mov	r4, r1
 8004206:	469a      	mov	sl, r3
 8004208:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800420a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800420e:	d807      	bhi.n	8004220 <_printf_i+0x28>
 8004210:	2f62      	cmp	r7, #98	@ 0x62
 8004212:	d80a      	bhi.n	800422a <_printf_i+0x32>
 8004214:	2f00      	cmp	r7, #0
 8004216:	f000 80d3 	beq.w	80043c0 <_printf_i+0x1c8>
 800421a:	2f58      	cmp	r7, #88	@ 0x58
 800421c:	f000 80ba 	beq.w	8004394 <_printf_i+0x19c>
 8004220:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004224:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004228:	e03a      	b.n	80042a0 <_printf_i+0xa8>
 800422a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800422e:	2b15      	cmp	r3, #21
 8004230:	d8f6      	bhi.n	8004220 <_printf_i+0x28>
 8004232:	a101      	add	r1, pc, #4	@ (adr r1, 8004238 <_printf_i+0x40>)
 8004234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004238:	08004291 	.word	0x08004291
 800423c:	080042a5 	.word	0x080042a5
 8004240:	08004221 	.word	0x08004221
 8004244:	08004221 	.word	0x08004221
 8004248:	08004221 	.word	0x08004221
 800424c:	08004221 	.word	0x08004221
 8004250:	080042a5 	.word	0x080042a5
 8004254:	08004221 	.word	0x08004221
 8004258:	08004221 	.word	0x08004221
 800425c:	08004221 	.word	0x08004221
 8004260:	08004221 	.word	0x08004221
 8004264:	080043a7 	.word	0x080043a7
 8004268:	080042cf 	.word	0x080042cf
 800426c:	08004361 	.word	0x08004361
 8004270:	08004221 	.word	0x08004221
 8004274:	08004221 	.word	0x08004221
 8004278:	080043c9 	.word	0x080043c9
 800427c:	08004221 	.word	0x08004221
 8004280:	080042cf 	.word	0x080042cf
 8004284:	08004221 	.word	0x08004221
 8004288:	08004221 	.word	0x08004221
 800428c:	08004369 	.word	0x08004369
 8004290:	6833      	ldr	r3, [r6, #0]
 8004292:	1d1a      	adds	r2, r3, #4
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6032      	str	r2, [r6, #0]
 8004298:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800429c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042a0:	2301      	movs	r3, #1
 80042a2:	e09e      	b.n	80043e2 <_printf_i+0x1ea>
 80042a4:	6833      	ldr	r3, [r6, #0]
 80042a6:	6820      	ldr	r0, [r4, #0]
 80042a8:	1d19      	adds	r1, r3, #4
 80042aa:	6031      	str	r1, [r6, #0]
 80042ac:	0606      	lsls	r6, r0, #24
 80042ae:	d501      	bpl.n	80042b4 <_printf_i+0xbc>
 80042b0:	681d      	ldr	r5, [r3, #0]
 80042b2:	e003      	b.n	80042bc <_printf_i+0xc4>
 80042b4:	0645      	lsls	r5, r0, #25
 80042b6:	d5fb      	bpl.n	80042b0 <_printf_i+0xb8>
 80042b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042bc:	2d00      	cmp	r5, #0
 80042be:	da03      	bge.n	80042c8 <_printf_i+0xd0>
 80042c0:	232d      	movs	r3, #45	@ 0x2d
 80042c2:	426d      	negs	r5, r5
 80042c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042c8:	230a      	movs	r3, #10
 80042ca:	4859      	ldr	r0, [pc, #356]	@ (8004430 <_printf_i+0x238>)
 80042cc:	e011      	b.n	80042f2 <_printf_i+0xfa>
 80042ce:	6821      	ldr	r1, [r4, #0]
 80042d0:	6833      	ldr	r3, [r6, #0]
 80042d2:	0608      	lsls	r0, r1, #24
 80042d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80042d8:	d402      	bmi.n	80042e0 <_printf_i+0xe8>
 80042da:	0649      	lsls	r1, r1, #25
 80042dc:	bf48      	it	mi
 80042de:	b2ad      	uxthmi	r5, r5
 80042e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80042e2:	6033      	str	r3, [r6, #0]
 80042e4:	bf14      	ite	ne
 80042e6:	230a      	movne	r3, #10
 80042e8:	2308      	moveq	r3, #8
 80042ea:	4851      	ldr	r0, [pc, #324]	@ (8004430 <_printf_i+0x238>)
 80042ec:	2100      	movs	r1, #0
 80042ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042f2:	6866      	ldr	r6, [r4, #4]
 80042f4:	2e00      	cmp	r6, #0
 80042f6:	bfa8      	it	ge
 80042f8:	6821      	ldrge	r1, [r4, #0]
 80042fa:	60a6      	str	r6, [r4, #8]
 80042fc:	bfa4      	itt	ge
 80042fe:	f021 0104 	bicge.w	r1, r1, #4
 8004302:	6021      	strge	r1, [r4, #0]
 8004304:	b90d      	cbnz	r5, 800430a <_printf_i+0x112>
 8004306:	2e00      	cmp	r6, #0
 8004308:	d04b      	beq.n	80043a2 <_printf_i+0x1aa>
 800430a:	4616      	mov	r6, r2
 800430c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004310:	fb03 5711 	mls	r7, r3, r1, r5
 8004314:	5dc7      	ldrb	r7, [r0, r7]
 8004316:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800431a:	462f      	mov	r7, r5
 800431c:	42bb      	cmp	r3, r7
 800431e:	460d      	mov	r5, r1
 8004320:	d9f4      	bls.n	800430c <_printf_i+0x114>
 8004322:	2b08      	cmp	r3, #8
 8004324:	d10b      	bne.n	800433e <_printf_i+0x146>
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	07df      	lsls	r7, r3, #31
 800432a:	d508      	bpl.n	800433e <_printf_i+0x146>
 800432c:	6923      	ldr	r3, [r4, #16]
 800432e:	6861      	ldr	r1, [r4, #4]
 8004330:	4299      	cmp	r1, r3
 8004332:	bfde      	ittt	le
 8004334:	2330      	movle	r3, #48	@ 0x30
 8004336:	f806 3c01 	strble.w	r3, [r6, #-1]
 800433a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800433e:	1b92      	subs	r2, r2, r6
 8004340:	6122      	str	r2, [r4, #16]
 8004342:	464b      	mov	r3, r9
 8004344:	4621      	mov	r1, r4
 8004346:	4640      	mov	r0, r8
 8004348:	f8cd a000 	str.w	sl, [sp]
 800434c:	aa03      	add	r2, sp, #12
 800434e:	f7ff fee1 	bl	8004114 <_printf_common>
 8004352:	3001      	adds	r0, #1
 8004354:	d14a      	bne.n	80043ec <_printf_i+0x1f4>
 8004356:	f04f 30ff 	mov.w	r0, #4294967295
 800435a:	b004      	add	sp, #16
 800435c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	f043 0320 	orr.w	r3, r3, #32
 8004366:	6023      	str	r3, [r4, #0]
 8004368:	2778      	movs	r7, #120	@ 0x78
 800436a:	4832      	ldr	r0, [pc, #200]	@ (8004434 <_printf_i+0x23c>)
 800436c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004370:	6823      	ldr	r3, [r4, #0]
 8004372:	6831      	ldr	r1, [r6, #0]
 8004374:	061f      	lsls	r7, r3, #24
 8004376:	f851 5b04 	ldr.w	r5, [r1], #4
 800437a:	d402      	bmi.n	8004382 <_printf_i+0x18a>
 800437c:	065f      	lsls	r7, r3, #25
 800437e:	bf48      	it	mi
 8004380:	b2ad      	uxthmi	r5, r5
 8004382:	6031      	str	r1, [r6, #0]
 8004384:	07d9      	lsls	r1, r3, #31
 8004386:	bf44      	itt	mi
 8004388:	f043 0320 	orrmi.w	r3, r3, #32
 800438c:	6023      	strmi	r3, [r4, #0]
 800438e:	b11d      	cbz	r5, 8004398 <_printf_i+0x1a0>
 8004390:	2310      	movs	r3, #16
 8004392:	e7ab      	b.n	80042ec <_printf_i+0xf4>
 8004394:	4826      	ldr	r0, [pc, #152]	@ (8004430 <_printf_i+0x238>)
 8004396:	e7e9      	b.n	800436c <_printf_i+0x174>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	f023 0320 	bic.w	r3, r3, #32
 800439e:	6023      	str	r3, [r4, #0]
 80043a0:	e7f6      	b.n	8004390 <_printf_i+0x198>
 80043a2:	4616      	mov	r6, r2
 80043a4:	e7bd      	b.n	8004322 <_printf_i+0x12a>
 80043a6:	6833      	ldr	r3, [r6, #0]
 80043a8:	6825      	ldr	r5, [r4, #0]
 80043aa:	1d18      	adds	r0, r3, #4
 80043ac:	6961      	ldr	r1, [r4, #20]
 80043ae:	6030      	str	r0, [r6, #0]
 80043b0:	062e      	lsls	r6, r5, #24
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	d501      	bpl.n	80043ba <_printf_i+0x1c2>
 80043b6:	6019      	str	r1, [r3, #0]
 80043b8:	e002      	b.n	80043c0 <_printf_i+0x1c8>
 80043ba:	0668      	lsls	r0, r5, #25
 80043bc:	d5fb      	bpl.n	80043b6 <_printf_i+0x1be>
 80043be:	8019      	strh	r1, [r3, #0]
 80043c0:	2300      	movs	r3, #0
 80043c2:	4616      	mov	r6, r2
 80043c4:	6123      	str	r3, [r4, #16]
 80043c6:	e7bc      	b.n	8004342 <_printf_i+0x14a>
 80043c8:	6833      	ldr	r3, [r6, #0]
 80043ca:	2100      	movs	r1, #0
 80043cc:	1d1a      	adds	r2, r3, #4
 80043ce:	6032      	str	r2, [r6, #0]
 80043d0:	681e      	ldr	r6, [r3, #0]
 80043d2:	6862      	ldr	r2, [r4, #4]
 80043d4:	4630      	mov	r0, r6
 80043d6:	f000 f859 	bl	800448c <memchr>
 80043da:	b108      	cbz	r0, 80043e0 <_printf_i+0x1e8>
 80043dc:	1b80      	subs	r0, r0, r6
 80043de:	6060      	str	r0, [r4, #4]
 80043e0:	6863      	ldr	r3, [r4, #4]
 80043e2:	6123      	str	r3, [r4, #16]
 80043e4:	2300      	movs	r3, #0
 80043e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043ea:	e7aa      	b.n	8004342 <_printf_i+0x14a>
 80043ec:	4632      	mov	r2, r6
 80043ee:	4649      	mov	r1, r9
 80043f0:	4640      	mov	r0, r8
 80043f2:	6923      	ldr	r3, [r4, #16]
 80043f4:	47d0      	blx	sl
 80043f6:	3001      	adds	r0, #1
 80043f8:	d0ad      	beq.n	8004356 <_printf_i+0x15e>
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	079b      	lsls	r3, r3, #30
 80043fe:	d413      	bmi.n	8004428 <_printf_i+0x230>
 8004400:	68e0      	ldr	r0, [r4, #12]
 8004402:	9b03      	ldr	r3, [sp, #12]
 8004404:	4298      	cmp	r0, r3
 8004406:	bfb8      	it	lt
 8004408:	4618      	movlt	r0, r3
 800440a:	e7a6      	b.n	800435a <_printf_i+0x162>
 800440c:	2301      	movs	r3, #1
 800440e:	4632      	mov	r2, r6
 8004410:	4649      	mov	r1, r9
 8004412:	4640      	mov	r0, r8
 8004414:	47d0      	blx	sl
 8004416:	3001      	adds	r0, #1
 8004418:	d09d      	beq.n	8004356 <_printf_i+0x15e>
 800441a:	3501      	adds	r5, #1
 800441c:	68e3      	ldr	r3, [r4, #12]
 800441e:	9903      	ldr	r1, [sp, #12]
 8004420:	1a5b      	subs	r3, r3, r1
 8004422:	42ab      	cmp	r3, r5
 8004424:	dcf2      	bgt.n	800440c <_printf_i+0x214>
 8004426:	e7eb      	b.n	8004400 <_printf_i+0x208>
 8004428:	2500      	movs	r5, #0
 800442a:	f104 0619 	add.w	r6, r4, #25
 800442e:	e7f5      	b.n	800441c <_printf_i+0x224>
 8004430:	08004694 	.word	0x08004694
 8004434:	080046a5 	.word	0x080046a5

08004438 <memmove>:
 8004438:	4288      	cmp	r0, r1
 800443a:	b510      	push	{r4, lr}
 800443c:	eb01 0402 	add.w	r4, r1, r2
 8004440:	d902      	bls.n	8004448 <memmove+0x10>
 8004442:	4284      	cmp	r4, r0
 8004444:	4623      	mov	r3, r4
 8004446:	d807      	bhi.n	8004458 <memmove+0x20>
 8004448:	1e43      	subs	r3, r0, #1
 800444a:	42a1      	cmp	r1, r4
 800444c:	d008      	beq.n	8004460 <memmove+0x28>
 800444e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004452:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004456:	e7f8      	b.n	800444a <memmove+0x12>
 8004458:	4601      	mov	r1, r0
 800445a:	4402      	add	r2, r0
 800445c:	428a      	cmp	r2, r1
 800445e:	d100      	bne.n	8004462 <memmove+0x2a>
 8004460:	bd10      	pop	{r4, pc}
 8004462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004466:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800446a:	e7f7      	b.n	800445c <memmove+0x24>

0800446c <_sbrk_r>:
 800446c:	b538      	push	{r3, r4, r5, lr}
 800446e:	2300      	movs	r3, #0
 8004470:	4d05      	ldr	r5, [pc, #20]	@ (8004488 <_sbrk_r+0x1c>)
 8004472:	4604      	mov	r4, r0
 8004474:	4608      	mov	r0, r1
 8004476:	602b      	str	r3, [r5, #0]
 8004478:	f7fc fc9e 	bl	8000db8 <_sbrk>
 800447c:	1c43      	adds	r3, r0, #1
 800447e:	d102      	bne.n	8004486 <_sbrk_r+0x1a>
 8004480:	682b      	ldr	r3, [r5, #0]
 8004482:	b103      	cbz	r3, 8004486 <_sbrk_r+0x1a>
 8004484:	6023      	str	r3, [r4, #0]
 8004486:	bd38      	pop	{r3, r4, r5, pc}
 8004488:	20000320 	.word	0x20000320

0800448c <memchr>:
 800448c:	4603      	mov	r3, r0
 800448e:	b510      	push	{r4, lr}
 8004490:	b2c9      	uxtb	r1, r1
 8004492:	4402      	add	r2, r0
 8004494:	4293      	cmp	r3, r2
 8004496:	4618      	mov	r0, r3
 8004498:	d101      	bne.n	800449e <memchr+0x12>
 800449a:	2000      	movs	r0, #0
 800449c:	e003      	b.n	80044a6 <memchr+0x1a>
 800449e:	7804      	ldrb	r4, [r0, #0]
 80044a0:	3301      	adds	r3, #1
 80044a2:	428c      	cmp	r4, r1
 80044a4:	d1f6      	bne.n	8004494 <memchr+0x8>
 80044a6:	bd10      	pop	{r4, pc}

080044a8 <memcpy>:
 80044a8:	440a      	add	r2, r1
 80044aa:	4291      	cmp	r1, r2
 80044ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80044b0:	d100      	bne.n	80044b4 <memcpy+0xc>
 80044b2:	4770      	bx	lr
 80044b4:	b510      	push	{r4, lr}
 80044b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044ba:	4291      	cmp	r1, r2
 80044bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044c0:	d1f9      	bne.n	80044b6 <memcpy+0xe>
 80044c2:	bd10      	pop	{r4, pc}

080044c4 <_realloc_r>:
 80044c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c8:	4680      	mov	r8, r0
 80044ca:	4615      	mov	r5, r2
 80044cc:	460c      	mov	r4, r1
 80044ce:	b921      	cbnz	r1, 80044da <_realloc_r+0x16>
 80044d0:	4611      	mov	r1, r2
 80044d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044d6:	f7ff bc39 	b.w	8003d4c <_malloc_r>
 80044da:	b92a      	cbnz	r2, 80044e8 <_realloc_r+0x24>
 80044dc:	f7ff fbcc 	bl	8003c78 <_free_r>
 80044e0:	2400      	movs	r4, #0
 80044e2:	4620      	mov	r0, r4
 80044e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044e8:	f000 f81a 	bl	8004520 <_malloc_usable_size_r>
 80044ec:	4285      	cmp	r5, r0
 80044ee:	4606      	mov	r6, r0
 80044f0:	d802      	bhi.n	80044f8 <_realloc_r+0x34>
 80044f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80044f6:	d8f4      	bhi.n	80044e2 <_realloc_r+0x1e>
 80044f8:	4629      	mov	r1, r5
 80044fa:	4640      	mov	r0, r8
 80044fc:	f7ff fc26 	bl	8003d4c <_malloc_r>
 8004500:	4607      	mov	r7, r0
 8004502:	2800      	cmp	r0, #0
 8004504:	d0ec      	beq.n	80044e0 <_realloc_r+0x1c>
 8004506:	42b5      	cmp	r5, r6
 8004508:	462a      	mov	r2, r5
 800450a:	4621      	mov	r1, r4
 800450c:	bf28      	it	cs
 800450e:	4632      	movcs	r2, r6
 8004510:	f7ff ffca 	bl	80044a8 <memcpy>
 8004514:	4621      	mov	r1, r4
 8004516:	4640      	mov	r0, r8
 8004518:	f7ff fbae 	bl	8003c78 <_free_r>
 800451c:	463c      	mov	r4, r7
 800451e:	e7e0      	b.n	80044e2 <_realloc_r+0x1e>

08004520 <_malloc_usable_size_r>:
 8004520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004524:	1f18      	subs	r0, r3, #4
 8004526:	2b00      	cmp	r3, #0
 8004528:	bfbc      	itt	lt
 800452a:	580b      	ldrlt	r3, [r1, r0]
 800452c:	18c0      	addlt	r0, r0, r3
 800452e:	4770      	bx	lr

08004530 <_init>:
 8004530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004532:	bf00      	nop
 8004534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004536:	bc08      	pop	{r3}
 8004538:	469e      	mov	lr, r3
 800453a:	4770      	bx	lr

0800453c <_fini>:
 800453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453e:	bf00      	nop
 8004540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004542:	bc08      	pop	{r3}
 8004544:	469e      	mov	lr, r3
 8004546:	4770      	bx	lr
