Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 23 16:08:47 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.246        0.000                      0                 1280        0.106        0.000                      0                 1280        3.750        0.000                       0                   518  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.246        0.000                      0                 1280        0.106        0.000                      0                 1280        3.750        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 3.213ns (38.167%)  route 5.205ns (61.833%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         0.871     8.228    U_RV32I/U_DataPath/U_DecReg_immExt/aluSrcMuxSel
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.328     8.556 r  U_RV32I/U_DataPath/U_DecReg_immExt/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.556    U_RV32I/U_DataPath/U_ALU/q[4]_i_2[1]
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.106 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.106    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.220    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.334 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.334    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.448    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.562    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.676    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.989 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.982    10.971    U_RV32I/U_DataPath/U_DecReg_RFRD1/data1[24]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.334    11.305 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_5/O
                         net (fo=1, routed)           0.621    11.926    U_RV32I/U_ControlUnit/q_reg[31]_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.326    12.252 r  U_RV32I/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.705    12.957    U_RV32I/U_ControlUnit/D[29]
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.124    13.081 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.493    13.575    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/DIA1
    SLICE_X2Y15          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.513    14.854    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y15          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y15          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.821    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.575    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.413ns  (logic 3.213ns (38.191%)  route 5.200ns (61.809%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         0.871     8.228    U_RV32I/U_DataPath/U_DecReg_immExt/aluSrcMuxSel
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.328     8.556 r  U_RV32I/U_DataPath/U_DecReg_immExt/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     8.556    U_RV32I/U_DataPath/U_ALU/q[4]_i_2[1]
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.106 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.106    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.220    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__1_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.334 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.334    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.448 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.448    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.562    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__4_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.676    U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__5_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.989 r  U_RV32I/U_DataPath/U_ALU/result0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.982    10.971    U_RV32I/U_DataPath/U_DecReg_RFRD1/data1[24]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.334    11.305 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_5/O
                         net (fo=1, routed)           0.621    11.926    U_RV32I/U_ControlUnit/q_reg[31]_1
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.326    12.252 r  U_RV32I/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.705    12.957    U_RV32I/U_ControlUnit/D[29]
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.124    13.081 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.488    13.569    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/DIA1
    SLICE_X2Y16          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.512    14.853    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y16          RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.820    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 2.236ns (26.515%)  route 6.197ns (73.485%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.532     9.311    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X7Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.837 r  U_RV32I/U_DataPath/U_ALU/result2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.837    U_RV32I/U_DataPath/U_ALU/result2_carry_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  U_RV32I/U_DataPath/U_ALU/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.951    U_RV32I/U_DataPath/U_ALU/result2_carry__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  U_RV32I/U_DataPath/U_ALU/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.065    U_RV32I/U_DataPath/U_ALU/result2_carry__1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  U_RV32I/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.125    11.304    U_RV32I/U_DataPath/U_DecReg_RFRD2/CO[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    11.428 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.575    12.003    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_3
    SLICE_X9Y12          LUT4 (Prop_lut4_I1_O)        0.124    12.127 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.594    12.721    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_0_5
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.124    12.845 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.744    13.589    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/DIA0
    SLICE_X2Y4           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.519    14.860    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/WCLK
    SLICE_X2Y4           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.924    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 2.360ns (27.595%)  route 6.192ns (72.405%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.548     9.327    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.853 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.853    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.081    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.321    11.515    U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_13[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_6/O
                         net (fo=1, routed)           0.263    11.902    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.425    12.452    U_RV32I/U_ControlUnit/btaken
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          1.009    13.585    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.124    13.709 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[14]_i_1/O
                         net (fo=1, routed)           0.000    13.709    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[14]
    SLICE_X3Y9           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[14]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.029    15.112    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.360ns (27.692%)  route 6.162ns (72.308%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.548     9.327    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.853 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.853    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.081    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.321    11.515    U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_13[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_6/O
                         net (fo=1, routed)           0.263    11.902    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.425    12.452    U_RV32I/U_ControlUnit/btaken
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.979    13.554    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.124    13.678 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[16]_i_1/O
                         net (fo=1, routed)           0.000    13.678    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[16]
    SLICE_X3Y10          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.031    15.114    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 2.360ns (27.704%)  route 6.159ns (72.296%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.548     9.327    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.853 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.853    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.081    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.321    11.515    U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_13[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_6/O
                         net (fo=1, routed)           0.263    11.902    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.425    12.452    U_RV32I/U_ControlUnit/btaken
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.975    13.551    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y5           LUT3 (Prop_lut3_I1_O)        0.124    13.675 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.675    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[4]
    SLICE_X5Y5           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y5           FDCE (Setup_fdce_C_D)        0.029    15.125    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 2.360ns (27.701%)  route 6.160ns (72.299%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.548     9.327    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.853 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.853    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.081    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.321    11.515    U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_13[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_6/O
                         net (fo=1, routed)           0.263    11.902    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.425    12.452    U_RV32I/U_ControlUnit/btaken
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.976    13.552    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y6           LUT3 (Prop_lut3_I1_O)        0.124    13.676 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[12]_i_1/O
                         net (fo=1, routed)           0.000    13.676    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[12]
    SLICE_X5Y6           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y6           FDCE (Setup_fdce_C_D)        0.031    15.127    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 2.354ns (27.544%)  route 6.192ns (72.456%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.548     9.327    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.853 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.853    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.081    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.321    11.515    U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_13[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_6/O
                         net (fo=1, routed)           0.263    11.902    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.425    12.452    U_RV32I/U_ControlUnit/btaken
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          1.009    13.585    U_RV32I/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.118    13.703 r  U_RV32I/U_DataPath/U_PC_Imm_Adder/q[15]_i_1/O
                         net (fo=1, routed)           0.000    13.703    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[15]
    SLICE_X3Y9           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.517    14.858    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y9           FDCE (Setup_fdce_C_D)        0.075    15.158    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 2.236ns (26.887%)  route 6.080ns (73.113%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.532     9.311    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X7Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.837 r  U_RV32I/U_DataPath/U_ALU/result2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.837    U_RV32I/U_DataPath/U_ALU/result2_carry_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.951 r  U_RV32I/U_DataPath/U_ALU/result2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.951    U_RV32I/U_DataPath/U_ALU/result2_carry__0_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.065 r  U_RV32I/U_DataPath/U_ALU/result2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.065    U_RV32I/U_DataPath/U_ALU/result2_carry__1_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.179 r  U_RV32I/U_DataPath/U_ALU/result2_carry__2/CO[3]
                         net (fo=2, routed)           1.125    11.304    U_RV32I/U_DataPath/U_DecReg_RFRD2/CO[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    11.428 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.575    12.003    U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_3
    SLICE_X9Y12          LUT4 (Prop_lut4_I1_O)        0.124    12.127 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/mem_reg_r1_0_31_0_5_i_13/O
                         net (fo=1, routed)           0.594    12.721    U_RV32I/U_ControlUnit/mem_reg_r2_0_31_0_5
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.124    12.845 r  U_RV32I/U_ControlUnit/mem_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.628    13.473    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/DIA0
    SLICE_X6Y4           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.517    14.858    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y4           RAMD32                                       r  U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.935    U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 2.360ns (27.774%)  route 6.137ns (72.226%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.635     5.156    U_RV32I/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=59, routed)          1.533     7.208    U_RV32I/U_ControlUnit/FSM_sequential_state_reg[2]_0[1]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.150     7.358 r  U_RV32I/U_ControlUnit/result0_carry_i_8/O
                         net (fo=171, routed)         1.093     8.451    U_RV32I/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.328     8.779 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/result2_carry_i_4/O
                         net (fo=2, routed)           0.548     9.327    U_RV32I/U_DataPath/U_ALU/DI[0]
    SLICE_X4Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.853 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.853    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__0_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.081    U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  U_RV32I/U_DataPath/U_ALU/result2_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.321    11.515    U_RV32I/U_DataPath/U_DecReg_RFRD2/mem_reg_r1_0_31_0_5_i_13[0]
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    11.639 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q[31]_i_6/O
                         net (fo=1, routed)           0.263    11.902    U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_2
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.124    12.026 r  U_RV32I/U_DataPath/U_DecReg_RFRD1/q[31]_i_3/O
                         net (fo=1, routed)           0.425    12.452    U_RV32I/U_ControlUnit/btaken
    SLICE_X8Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  U_RV32I/U_ControlUnit/q[31]_i_2/O
                         net (fo=32, routed)          0.954    13.529    U_RV32I/U_DataPath/U_DecReg_immExt/PCSrcMuxSel__1
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.653 r  U_RV32I/U_DataPath/U_DecReg_immExt/q[30]_i_1/O
                         net (fo=1, routed)           0.000    13.653    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/D[30]
    SLICE_X4Y13          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.512    14.853    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.029    15.120    U_RV32I/U_DataPath/U_ExeReg_PCSrcMux/q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -13.653    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_ExeReg_ALU/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_APB_Manager/temp_addr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.450    U_RV32I/U_DataPath/U_ExeReg_ALU/clk_IBUF_BUFG
    SLICE_X9Y2           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_ALU/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_RV32I/U_DataPath/U_ExeReg_ALU/q_reg[5]/Q
                         net (fo=1, routed)           0.054     1.645    U_APB_Manager/temp_addr_reg_reg[31]_0[3]
    SLICE_X8Y2           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.837     1.964    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y2           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[5]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X8Y2           FDCE (Hold_fdce_C_D)         0.076     1.539    U_APB_Manager/temp_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.588%)  route 0.204ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Manager/temp_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.204     1.817    U_RAM/Q[9]
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.450    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y2           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Manager/temp_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.203     1.817    U_RAM/Q[1]
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.673%)  route 0.203ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.567     1.450    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y2           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_APB_Manager/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.203     1.817    U_RAM/Q[3]
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.319%)  route 0.206ns (55.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Manager/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.206     1.819    U_RAM/Q[6]
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_APB_Manager/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.566     1.449    U_APB_Manager/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  U_APB_Manager/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Manager/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.206     1.819    U_RAM/Q[4]
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.878     2.006    U_RAM/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.691    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_GPO/U_APG_GPO_Intf/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/U_APG_GPO_Intf/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.596     1.479    U_GPO/U_APG_GPO_Intf/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  U_GPO/U_APG_GPO_Intf/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_GPO/U_APG_GPO_Intf/slv_reg0_reg[5]/Q
                         net (fo=1, routed)           0.089     1.709    U_GPO/U_APG_GPO_Intf/slv_reg0__0[5]
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.049     1.758 r  U_GPO/U_APG_GPO_Intf/PRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    U_GPO/U_APG_GPO_Intf/p_0_in[5]
    SLICE_X2Y2           FDRE                                         r  U_GPO/U_APG_GPO_Intf/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.867     1.994    U_GPO/U_APG_GPO_Intf/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  U_GPO/U_APG_GPO_Intf/PRDATA_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.131     1.623    U_GPO/U_APG_GPO_Intf/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_GPO/U_APG_GPO_Intf/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPO/U_APG_GPO_Intf/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.596     1.479    U_GPO/U_APG_GPO_Intf/clk_IBUF_BUFG
    SLICE_X3Y2           FDCE                                         r  U_GPO/U_APG_GPO_Intf/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_GPO/U_APG_GPO_Intf/slv_reg0_reg[10]/Q
                         net (fo=1, routed)           0.091     1.711    U_GPO/U_APG_GPO_Intf/slv_reg0__0[10]
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.756 r  U_GPO/U_APG_GPO_Intf/PRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     1.756    U_GPO/U_APG_GPO_Intf/p_0_in[10]
    SLICE_X2Y2           FDRE                                         r  U_GPO/U_APG_GPO_Intf/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.867     1.994    U_GPO/U_APG_GPO_Intf/clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  U_GPO/U_APG_GPO_Intf/PRDATA_reg[10]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.121     1.613    U_GPO/U_APG_GPO_Intf/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.594     1.477    U_RV32I/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[13]/Q
                         net (fo=8, routed)           0.078     1.696    U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[31]_1[13]
    SLICE_X0Y8           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.865     1.992    U_RV32I/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.075     1.552    U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.351%)  route 0.082ns (36.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.593     1.476    U_RV32I/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_RV32I/U_DataPath/U_DecReg_RFRD2/q_reg[17]/Q
                         net (fo=8, routed)           0.082     1.699    U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[31]_1[17]
    SLICE_X1Y11          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.864     1.991    U_RV32I/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.071     1.547    U_RV32I/U_DataPath/U_ExeReg_RFRD2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y12    U_APB_Manager/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y12    U_APB_Manager/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y10    U_GPO/U_APG_GPO_Intf/PRDATA_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y10    U_GPO/U_APG_GPO_Intf/PRDATA_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18    U_GPO/U_APG_GPO_Intf/PRDATA_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18    U_GPO/U_APG_GPO_Intf/PRDATA_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y2     U_GPO/U_APG_GPO_Intf/PRDATA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y18    U_GPO/U_APG_GPO_Intf/PRDATA_reg[20]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y10    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y14    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y4     U_RV32I/U_DataPath/U_RegFile/mem_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y4     U_RV32I/U_DataPath/U_RegFile/mem_reg_r1_0_31_0_5/RAMA/CLK



