/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        intr_iproc.h
 * Purpose:     IPROC interrupt include file.
 * Supports:    bcm88790_a0
 *              bcm88690_a0
 *              bcm88690_b0
 *              bcm88800_a0
 *              bcm88850_a0
 *              bcm88480_a0
 *              bcm88480_b0
 *              bcm56870_a0
 *              bcm56980_a0
 *              bcm56980_b0
 *              bcm56370_a0
 *              bcm56275_a0
 *              bcm56770_a0
 *              bcm56470_a0
 *              bcm56070_a0
 */

/* Sorted on interrupt bit. Don't modify */
typedef enum iproc_intr_num_type_e {
WDOG_INTR=0,
TIM_INTR1=8,
TIM_INTR2=9,
TIM_INTR=10,
UART_INTR=16,
EVENTBUS_ECC=17,
CR5_COMMTX=24,
CR5_COMMRX=25,
CR5_PMUIRQ=26,
CR5_VALIRQ=27,
CR5_VALFIQ=28,
GENRES_TIM0_INTR=32,
GENRES_TIM1_INTR=33,
GENRES_TIM2_INTR=34,
GENRES_TIM3_INTR=35,
GENRES_WDOG0_INTR=36,
PERIPH_UART0_INTR=40,
PERIPH_UART1_INTR=41,
PERIPH_SMBUS0_INTR=42,
PERIPH_SMBUS1_INTR=43,
PERIPH_GPIO_INTR=44,
PERIPH_SPI_INTR=45,
ARMDMA_IRQ=48,
ARMDMA_IRQ_BIT0=48,
ARMDMA_IRQ_BIT1=49,
ARMDMA_IRQ_BIT2=50,
ARMDMA_IRQ_BIT3=51,
ARMDMA_IRQ_BIT4=52,
ARMDMA_IRQ_BIT5=53,
ARMDMA_IRQ_BIT6=54,
ARMDMA_IRQ_BIT7=55,
PCIE_INTR=56,
PCIE_INTR_BIT0=56,
PCIE_INTR_BIT1=57,
PCIE_INTR_BIT2=58,
PCIE_INTR_BIT3=59,
PCIE_INTR_BIT4=60,
PCIE_INTR_BIT5=61,
TS_INTR=64,
QSPI_INTR=72,
SW_PROG_INTR=73,
ECCERR_INTR=74,
IDMERR_INTR=75,
ARMDMA_ABORT=76,
SRAM_LL_1024K_INTR=77,
MDIO_INTR=78,
RTS_ARMDMA_ABORT=79,
RTS_ARMDMA_IRQ=80,
RTS_ARMDMA_IRQ_BIT0=80,
RTS_ARMDMA_IRQ_BIT1=81,
RTS_ARMDMA_IRQ_BIT2=82,
RTS_ARMDMA_IRQ_BIT3=83,
RTS_ARMDMA_IRQ_BIT4=84,
RTS_ARMDMA_IRQ_BIT5=85,
RTS_ARMDMA_IRQ_BIT6=86,
RTS_ARMDMA_IRQ_BIT7=87,
SRAM_LL_7_INTR=88,
SRAM_LL_6_INTR=89,
SRAM_LL_5_INTR=90,
SRAM_LL_4_INTR=91,
SRAM_LL_3_INTR=92,
SRAM_LL_2_INTR=93,
SRAM_LL_1_INTR=94,
SRAM_LL_0_INTR=95,
QUAD_CM0_INTR=96,
CHIP_INTR_HIGH_PRIORITY_BIT0=104,
CHIP_INTR_HIGH_PRIORITY=104,
CHIP_INTR_HIGH_PRIORITY_BIT1=105,
CHIP_INTR_HIGH_PRIORITY_BIT2=106,
CHIP_INTR_HIGH_PRIORITY_BIT3=107,
CHIP_INTR_HIGH_PRIORITY_BIT4=108,
CHIP_INTR_HIGH_PRIORITY_BIT5=109,
CHIP_INTR_HIGH_PRIORITY_BIT6=110,
CHIP_INTR_HIGH_PRIORITY_BIT7=111,
CHIP_INTR_HIGH_PRIORITY_BIT8=112,
CHIP_INTR_HIGH_PRIORITY_BIT9=113,
CHIP_INTR_HIGH_PRIORITY_BIT10=114,
CHIP_INTR_HIGH_PRIORITY_BIT11=115,
CHIP_INTR_HIGH_PRIORITY_BIT12=116,
CHIP_INTR_HIGH_PRIORITY_BIT13=117,
CHIP_INTR_HIGH_PRIORITY_BIT14=118,
CHIP_INTR_LOW_PRIORITY=119,
CMIC_INTR_BIT0=128,
CMIC_INTR=128,
CMIC_INTR_BIT1=129,
CMIC_INTR_BIT2=130,
CMIC_INTR_BIT3=131,
CMIC_INTR_BIT4=132,
CMIC_INTR_BIT5=133,
CMIC_INTR_BIT6=134,
CMIC_INTR_BIT7=135,
CMIC_INTR_BIT8=136,
CMIC_INTR_BIT9=137,
CMIC_INTR_BIT10=138,
CMIC_INTR_BIT11=139,
CMIC_INTR_BIT12=140,
CMIC_INTR_BIT13=141,
CMIC_INTR_BIT14=142,
CMIC_INTR_BIT15=143,
CMIC_INTR_BIT16=144,
CMIC_INTR_BIT17=145,
CMIC_INTR_BIT18=146,
CMIC_INTR_BIT19=147,
CMIC_INTR_BIT20=148,
CMIC_INTR_BIT21=149,
CMIC_INTR_BIT22=150,
CMIC_INTR_BIT23=151,
CMIC_INTR_BIT24=152,
CMIC_INTR_BIT25=153,
CMIC_INTR_BIT26=154,
CMIC_INTR_BIT27=155,
CMIC_INTR_BIT28=156,
CMIC_INTR_BIT29=157,
CMIC_INTR_BIT30=158,
CMIC_INTR_BIT31=159,
CMIC_INTR_BIT32=160,
CMIC_INTR_BIT33=161,
CMIC_INTR_BIT34=162,
CMIC_INTR_BIT35=163,
CMIC_INTR_BIT36=164,
CMIC_INTR_BIT37=165,
CMIC_INTR_BIT38=166,
CMIC_INTR_BIT39=167,
CMIC_INTR_BIT40=168,
CMIC_INTR_BIT41=169,
CMIC_INTR_BIT42=170,
CMIC_INTR_BIT43=171,
CMIC_INTR_BIT44=172,
CMIC_INTR_BIT45=173,
CMIC_INTR_BIT46=174,
CMIC_INTR_BIT47=175,
CMIC_INTR_BIT48=176,
CMIC_INTR_BIT49=177,
CMIC_INTR_BIT50=178,
CMIC_INTR_BIT51=179,
CMIC_INTR_BIT52=180,
CMIC_INTR_BIT53=181,
CMIC_INTR_BIT54=182,
CMIC_INTR_BIT55=183,
CMIC_INTR_BIT56=184,
CMIC_INTR_BIT57=185,
CMIC_INTR_BIT58=186,
CMIC_INTR_BIT59=187,
CMIC_INTR_BIT60=188,
CMIC_INTR_BIT61=189,
CMIC_INTR_BIT62=190,
CMIC_INTR_BIT63=191,
CMIC_INTR_BIT64=192,
CMIC_INTR_BIT65=193,
CMIC_INTR_BIT66=194,
CMIC_INTR_BIT67=195,
CMIC_INTR_BIT68=196,
CMIC_INTR_BIT69=197,
CMIC_INTR_BIT70=198,
CMIC_INTR_BIT71=199,
CMIC_INTR_BIT72=200,
CMIC_INTR_BIT73=201,
CMIC_INTR_BIT74=202,
CMIC_INTR_BIT75=203,
CMIC_INTR_BIT76=204,
CMIC_INTR_BIT77=205,
CMIC_INTR_BIT78=206,
CMIC_INTR_BIT79=207,
CMIC_INTR_BIT80=208,
CMIC_INTR_BIT81=209,
CMIC_INTR_BIT82=210,
CMIC_INTR_BIT83=211,
CMIC_INTR_BIT84=212,
CMIC_INTR_BIT85=213,
CMIC_INTR_BIT86=214,
CMIC_INTR_BIT87=215,
CMIC_INTR_BIT88=216,
CMIC_INTR_BIT89=217,
CMIC_INTR_BIT90=218,
CMIC_INTR_BIT91=219,
CMIC_INTR_BIT92=220,
CMIC_INTR_BIT93=221,
CMIC_INTR_BIT94=222,
CMIC_INTR_BIT95=223,
CMIC_INTR_BIT96=224,
CMIC_INTR_BIT97=225,
CMIC_INTR_BIT98=226,
CMIC_INTR_BIT99=227,
CMIC_INTR_BIT100=228,
CMIC_INTR_BIT101=229,
CMIC_INTR_BIT102=230,
CMIC_INTR_BIT103=231,
CMIC_INTR_BIT104=232,
CMIC_INTR_BIT105=233,
CMIC_INTR_BIT106=234,
CMIC_INTR_BIT107=235,
CMIC_INTR_BIT108=236,
CMIC_INTR_BIT109=237,
CMIC_INTR_BIT110=238,
CMIC_INTR_BIT111=239,
CMIC_INTR_BIT112=240,
CMIC_INTR_BIT113=241,
CMIC_INTR_BIT114=242,
CMIC_INTR_BIT115=243,
CMIC_INTR_BIT116=244,
CMIC_INTR_BIT117=245,
CMIC_INTR_BIT118=246,
CMIC_INTR_BIT119=247,
CMIC_INTR_BIT120=248,
CMIC_INTR_BIT121=249,
CMIC_INTR_BIT122=250,
CMIC_INTR_BIT123=251,
CMIC_INTR_BIT124=252,
CMIC_INTR_BIT125=253,
CMIC_INTR_BIT126=254,
CMIC_INTR_BIT127=255,
IPROC_INTERRUPT_NUM_MAX
} iproc_intr_num_type_t;
