
2022_NTUR_RearBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008528  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08008638  08008638  00018638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a64  08008a64  0002020c  2**0
                  CONTENTS
  4 .ARM          00000000  08008a64  08008a64  0002020c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008a64  08008a64  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a64  08008a64  00018a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a68  08008a68  00018a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08008a6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  2000020c  08008c78  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08008c78  000203d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d2a  00000000  00000000  00020235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b48  00000000  00000000  00032f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  00035aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001198  00000000  00000000  00036d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000038f9  00000000  00000000  00037ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001501a  00000000  00000000  0003b7d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000966af  00000000  00000000  000507eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6e9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000601c  00000000  00000000  000e6eec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000020c 	.word	0x2000020c
 800012c:	00000000 	.word	0x00000000
 8000130:	08008620 	.word	0x08008620

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000210 	.word	0x20000210
 800014c:	08008620 	.word	0x08008620

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <suspension_travel_transfer_function>:
/**
  * @brief  transfer function for the analog suspension travel on ep4
  * @param  reading: the raw ADC 12bit number
  * @retval value: the 8 bit number reperesenting the suspension travel that matches the format on the CAN protocol.
  */
uint8_t suspension_travel_transfer_function(uint32_t reading){
 8001110:	b5b0      	push	{r4, r5, r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	/*The length of the suspension measuring sensor goes from 200~245mm, which corresponds to 5.5~50.5mm extension
	 * The length of the allowable extension is mapped linearly to 0~255
	 * that is, the function should be a straight line passing through( 5.5*(4096/75) , 0 ) and (50.5*(4096/75),256)
	 */

	float value = 0.0;
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
	float input = (float)reading;
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff fdb8 	bl	8000c94 <__aeabi_ui2f>
 8001124:	4603      	mov	r3, r0
 8001126:	60bb      	str	r3, [r7, #8]
	value = (input-5.5*(max_adc_value/75))*(256/(max_adc_value*(50.5-5.5)/75));
 8001128:	68b8      	ldr	r0, [r7, #8]
 800112a:	f7ff f97d 	bl	8000428 <__aeabi_f2d>
 800112e:	4604      	mov	r4, r0
 8001130:	460d      	mov	r5, r1
 8001132:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001136:	4930      	ldr	r1, [pc, #192]	; (80011f8 <suspension_travel_transfer_function+0xe8>)
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff feb7 	bl	8000eac <__aeabi_fdiv>
 800113e:	4603      	mov	r3, r0
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f971 	bl	8000428 <__aeabi_f2d>
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	4b2c      	ldr	r3, [pc, #176]	; (80011fc <suspension_travel_transfer_function+0xec>)
 800114c:	f7ff f9c4 	bl	80004d8 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4620      	mov	r0, r4
 8001156:	4629      	mov	r1, r5
 8001158:	f7ff f806 	bl	8000168 <__aeabi_dsub>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4614      	mov	r4, r2
 8001162:	461d      	mov	r5, r3
 8001164:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f95d 	bl	8000428 <__aeabi_f2d>
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	4b23      	ldr	r3, [pc, #140]	; (8001200 <suspension_travel_transfer_function+0xf0>)
 8001174:	f7ff f9b0 	bl	80004d8 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4610      	mov	r0, r2
 800117e:	4619      	mov	r1, r3
 8001180:	a31b      	add	r3, pc, #108	; (adr r3, 80011f0 <suspension_travel_transfer_function+0xe0>)
 8001182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001186:	f7ff fad1 	bl	800072c <__aeabi_ddiv>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	f04f 0000 	mov.w	r0, #0
 8001192:	491c      	ldr	r1, [pc, #112]	; (8001204 <suspension_travel_transfer_function+0xf4>)
 8001194:	f7ff faca 	bl	800072c <__aeabi_ddiv>
 8001198:	4602      	mov	r2, r0
 800119a:	460b      	mov	r3, r1
 800119c:	4620      	mov	r0, r4
 800119e:	4629      	mov	r1, r5
 80011a0:	f7ff f99a 	bl	80004d8 <__aeabi_dmul>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f7ff fc6c 	bl	8000a88 <__aeabi_d2f>
 80011b0:	4603      	mov	r3, r0
 80011b2:	60fb      	str	r3, [r7, #12]

	if(value>=256)		{return 255;}
 80011b4:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f7ff ff75 	bl	80010a8 <__aeabi_fcmpge>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <suspension_travel_transfer_function+0xb8>
 80011c4:	23ff      	movs	r3, #255	; 0xff
 80011c6:	e00e      	b.n	80011e6 <suspension_travel_transfer_function+0xd6>
	else if(value<=0)	{return 0;}
 80011c8:	f04f 0100 	mov.w	r1, #0
 80011cc:	68f8      	ldr	r0, [r7, #12]
 80011ce:	f7ff ff61 	bl	8001094 <__aeabi_fcmple>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <suspension_travel_transfer_function+0xcc>
 80011d8:	2300      	movs	r3, #0
 80011da:	e004      	b.n	80011e6 <suspension_travel_transfer_function+0xd6>
	else				{return (uint8_t)value;}
 80011dc:	68f8      	ldr	r0, [r7, #12]
 80011de:	f7ff ff77 	bl	80010d0 <__aeabi_f2uiz>
 80011e2:	4603      	mov	r3, r0
 80011e4:	b2db      	uxtb	r3, r3
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bdb0      	pop	{r4, r5, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	00000000 	.word	0x00000000
 80011f4:	4052c000 	.word	0x4052c000
 80011f8:	42960000 	.word	0x42960000
 80011fc:	40160000 	.word	0x40160000
 8001200:	40468000 	.word	0x40468000
 8001204:	40700000 	.word	0x40700000

08001208 <wheel_speed_transfer_function>:
  * @brief  transfer function for the hall tachometer on ep4
  * @param  reading: the number of hall trigger per 10ms
  * @retval the wheel speed in rad/s, times 256
  * @note the result is multiplied by 256 so that the MSB represents the integer part of the number while LSB represents the part less than 1
  */
uint16_t wheel_speed_transfer_function(uint32_t reading){
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	/**/
	float input = reading;
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fd3f 	bl	8000c94 <__aeabi_ui2f>
 8001216:	4603      	mov	r3, r0
 8001218:	617b      	str	r3, [r7, #20]
	const float tooth_per_rev = 14.0;
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <wheel_speed_transfer_function+0x60>)
 800121c:	613b      	str	r3, [r7, #16]
	float value = 0.0;
 800121e:	f04f 0300 	mov.w	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
	value = input *100 /tooth_per_rev *pi *256; //TODO replace the 100 with constants of timers
 8001224:	4911      	ldr	r1, [pc, #68]	; (800126c <wheel_speed_transfer_function+0x64>)
 8001226:	6978      	ldr	r0, [r7, #20]
 8001228:	f7ff fd8c 	bl	8000d44 <__aeabi_fmul>
 800122c:	4603      	mov	r3, r0
 800122e:	6939      	ldr	r1, [r7, #16]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff fe3b 	bl	8000eac <__aeabi_fdiv>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <wheel_speed_transfer_function+0x68>)
 800123c:	4619      	mov	r1, r3
 800123e:	4610      	mov	r0, r2
 8001240:	f7ff fd80 	bl	8000d44 <__aeabi_fmul>
 8001244:	4603      	mov	r3, r0
 8001246:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff fd7a 	bl	8000d44 <__aeabi_fmul>
 8001250:	4603      	mov	r3, r0
 8001252:	60fb      	str	r3, [r7, #12]
	return (uint16_t)value;
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	f7ff ff3b 	bl	80010d0 <__aeabi_f2uiz>
 800125a:	4603      	mov	r3, r0
 800125c:	b29b      	uxth	r3, r3

}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	41600000 	.word	0x41600000
 800126c:	42c80000 	.word	0x42c80000
 8001270:	40490fdb 	.word	0x40490fdb

08001274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001278:	f000 fe94 	bl	8001fa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127c:	f000 f811 	bl	80012a2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001280:	f000 f9a0 	bl	80015c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001284:	f000 f988 	bl	8001598 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001288:	f000 f95c 	bl	8001544 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800128c:	f000 f85a 	bl	8001344 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001290:	f000 f8dc 	bl	800144c <MX_I2C1_Init>
  MX_CAN_Init();
 8001294:	f000 f8a4 	bl	80013e0 <MX_CAN_Init>
  MX_TIM3_Init();
 8001298:	f000 f906 	bl	80014a8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  user_main();
 800129c:	f000 fd2e 	bl	8001cfc <user_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <main+0x2c>

080012a2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b094      	sub	sp, #80	; 0x50
 80012a6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ac:	2228      	movs	r2, #40	; 0x28
 80012ae:	2100      	movs	r1, #0
 80012b0:	4618      	mov	r0, r3
 80012b2:	f004 fca1 	bl	8005bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d2:	2302      	movs	r3, #2
 80012d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d6:	2301      	movs	r3, #1
 80012d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012da:	2310      	movs	r3, #16
 80012dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012de:	2300      	movs	r3, #0
 80012e0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 feba 	bl	8004060 <HAL_RCC_OscConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80012f2:	f000 f9f5 	bl	80016e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f6:	230f      	movs	r3, #15
 80012f8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	2100      	movs	r1, #0
 8001310:	4618      	mov	r0, r3
 8001312:	f003 f927 	bl	8004564 <HAL_RCC_ClockConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800131c:	f000 f9e0 	bl	80016e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001320:	2302      	movs	r3, #2
 8001322:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4618      	mov	r0, r3
 800132c:	f003 fab2 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001336:	f000 f9d3 	bl	80016e0 <Error_Handler>
  }
}
 800133a:	bf00      	nop
 800133c:	3750      	adds	r7, #80	; 0x50
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <MX_ADC1_Init+0x94>)
 8001356:	4a21      	ldr	r2, [pc, #132]	; (80013dc <MX_ADC1_Init+0x98>)
 8001358:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <MX_ADC1_Init+0x94>)
 800135c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001360:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001362:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <MX_ADC1_Init+0x94>)
 8001364:	2201      	movs	r2, #1
 8001366:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <MX_ADC1_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800136e:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <MX_ADC1_Init+0x94>)
 8001370:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001374:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001376:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <MX_ADC1_Init+0x94>)
 8001378:	2200      	movs	r2, #0
 800137a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_ADC1_Init+0x94>)
 800137e:	2202      	movs	r2, #2
 8001380:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001382:	4815      	ldr	r0, [pc, #84]	; (80013d8 <MX_ADC1_Init+0x94>)
 8001384:	f000 fe94 	bl	80020b0 <HAL_ADC_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800138e:	f000 f9a7 	bl	80016e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001392:	2303      	movs	r3, #3
 8001394:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001396:	2301      	movs	r3, #1
 8001398:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 800139a:	2304      	movs	r3, #4
 800139c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	480d      	ldr	r0, [pc, #52]	; (80013d8 <MX_ADC1_Init+0x94>)
 80013a4:	f001 f856 	bl	8002454 <HAL_ADC_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80013ae:	f000 f997 	bl	80016e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80013b2:	2309      	movs	r3, #9
 80013b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013b6:	2302      	movs	r3, #2
 80013b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4619      	mov	r1, r3
 80013be:	4806      	ldr	r0, [pc, #24]	; (80013d8 <MX_ADC1_Init+0x94>)
 80013c0:	f001 f848 	bl	8002454 <HAL_ADC_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80013ca:	f000 f989 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000228 	.word	0x20000228
 80013dc:	40012400 	.word	0x40012400

080013e0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80013e4:	4b17      	ldr	r3, [pc, #92]	; (8001444 <MX_CAN_Init+0x64>)
 80013e6:	4a18      	ldr	r2, [pc, #96]	; (8001448 <MX_CAN_Init+0x68>)
 80013e8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 80013ea:	4b16      	ldr	r3, [pc, #88]	; (8001444 <MX_CAN_Init+0x64>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80013f0:	4b14      	ldr	r3, [pc, #80]	; (8001444 <MX_CAN_Init+0x64>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80013f6:	4b13      	ldr	r3, [pc, #76]	; (8001444 <MX_CAN_Init+0x64>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_CAN_Init+0x64>)
 80013fe:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001402:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_CAN_Init+0x64>)
 8001406:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800140a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800140c:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <MX_CAN_Init+0x64>)
 800140e:	2200      	movs	r2, #0
 8001410:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_CAN_Init+0x64>)
 8001414:	2200      	movs	r2, #0
 8001416:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <MX_CAN_Init+0x64>)
 800141a:	2200      	movs	r2, #0
 800141c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_CAN_Init+0x64>)
 8001420:	2200      	movs	r2, #0
 8001422:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MX_CAN_Init+0x64>)
 8001426:	2200      	movs	r2, #0
 8001428:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_CAN_Init+0x64>)
 800142c:	2200      	movs	r2, #0
 800142e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_CAN_Init+0x64>)
 8001432:	f001 fa08 	bl	8002846 <HAL_CAN_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800143c:	f000 f950 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	2000029c 	.word	0x2000029c
 8001448:	40006400 	.word	0x40006400

0800144c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001452:	4a14      	ldr	r2, [pc, #80]	; (80014a4 <MX_I2C1_Init+0x58>)
 8001454:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 50000;
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001458:	f24c 3250 	movw	r2, #50000	; 0xc350
 800145c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800145e:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <MX_I2C1_Init+0x54>)
 800146c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001470:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001474:	2200      	movs	r2, #0
 8001476:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_I2C1_Init+0x54>)
 800147a:	2200      	movs	r2, #0
 800147c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001480:	2200      	movs	r2, #0
 8001482:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_I2C1_Init+0x54>)
 8001486:	2200      	movs	r2, #0
 8001488:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800148a:	4805      	ldr	r0, [pc, #20]	; (80014a0 <MX_I2C1_Init+0x54>)
 800148c:	f002 fca4 	bl	8003dd8 <HAL_I2C_Init>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001496:	f000 f923 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200002c4 	.word	0x200002c4
 80014a4:	40005400 	.word	0x40005400

080014a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ae:	f107 0308 	add.w	r3, r7, #8
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014bc:	463b      	mov	r3, r7
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <MX_TIM3_Init+0x94>)
 80014c6:	4a1e      	ldr	r2, [pc, #120]	; (8001540 <MX_TIM3_Init+0x98>)
 80014c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <MX_TIM3_Init+0x94>)
 80014cc:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80014d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d2:	4b1a      	ldr	r3, [pc, #104]	; (800153c <MX_TIM3_Init+0x94>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 80014d8:	4b18      	ldr	r3, [pc, #96]	; (800153c <MX_TIM3_Init+0x94>)
 80014da:	2209      	movs	r2, #9
 80014dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014de:	4b17      	ldr	r3, [pc, #92]	; (800153c <MX_TIM3_Init+0x94>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e4:	4b15      	ldr	r3, [pc, #84]	; (800153c <MX_TIM3_Init+0x94>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014ea:	4814      	ldr	r0, [pc, #80]	; (800153c <MX_TIM3_Init+0x94>)
 80014ec:	f003 fa88 	bl	8004a00 <HAL_TIM_Base_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80014f6:	f000 f8f3 	bl	80016e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001500:	f107 0308 	add.w	r3, r7, #8
 8001504:	4619      	mov	r1, r3
 8001506:	480d      	ldr	r0, [pc, #52]	; (800153c <MX_TIM3_Init+0x94>)
 8001508:	f003 fc24 	bl	8004d54 <HAL_TIM_ConfigClockSource>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001512:	f000 f8e5 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001516:	2300      	movs	r3, #0
 8001518:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800151e:	463b      	mov	r3, r7
 8001520:	4619      	mov	r1, r3
 8001522:	4806      	ldr	r0, [pc, #24]	; (800153c <MX_TIM3_Init+0x94>)
 8001524:	f003 fdf6 	bl	8005114 <HAL_TIMEx_MasterConfigSynchronization>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800152e:	f000 f8d7 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001532:	bf00      	nop
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000318 	.word	0x20000318
 8001540:	40000400 	.word	0x40000400

08001544 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 800154a:	4a12      	ldr	r2, [pc, #72]	; (8001594 <MX_USART1_UART_Init+0x50>)
 800154c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800154e:	4b10      	ldr	r3, [pc, #64]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 8001550:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001556:	4b0e      	ldr	r3, [pc, #56]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001568:	4b09      	ldr	r3, [pc, #36]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 800156a:	220c      	movs	r2, #12
 800156c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800157a:	4805      	ldr	r0, [pc, #20]	; (8001590 <MX_USART1_UART_Init+0x4c>)
 800157c:	f003 fe3a 	bl	80051f4 <HAL_UART_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001586:	f000 f8ab 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000360 	.word	0x20000360
 8001594:	40013800 	.word	0x40013800

08001598 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800159e:	4b08      	ldr	r3, [pc, #32]	; (80015c0 <MX_DMA_Init+0x28>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	4a07      	ldr	r2, [pc, #28]	; (80015c0 <MX_DMA_Init+0x28>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6153      	str	r3, [r2, #20]
 80015aa:	4b05      	ldr	r3, [pc, #20]	; (80015c0 <MX_DMA_Init+0x28>)
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]

}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr
 80015c0:	40021000 	.word	0x40021000

080015c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d8:	4b3c      	ldr	r3, [pc, #240]	; (80016cc <MX_GPIO_Init+0x108>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a3b      	ldr	r2, [pc, #236]	; (80016cc <MX_GPIO_Init+0x108>)
 80015de:	f043 0310 	orr.w	r3, r3, #16
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b39      	ldr	r3, [pc, #228]	; (80016cc <MX_GPIO_Init+0x108>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0310 	and.w	r3, r3, #16
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f0:	4b36      	ldr	r3, [pc, #216]	; (80016cc <MX_GPIO_Init+0x108>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a35      	ldr	r2, [pc, #212]	; (80016cc <MX_GPIO_Init+0x108>)
 80015f6:	f043 0304 	orr.w	r3, r3, #4
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b33      	ldr	r3, [pc, #204]	; (80016cc <MX_GPIO_Init+0x108>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001608:	4b30      	ldr	r3, [pc, #192]	; (80016cc <MX_GPIO_Init+0x108>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	4a2f      	ldr	r2, [pc, #188]	; (80016cc <MX_GPIO_Init+0x108>)
 800160e:	f043 0308 	orr.w	r3, r3, #8
 8001612:	6193      	str	r3, [r2, #24]
 8001614:	4b2d      	ldr	r3, [pc, #180]	; (80016cc <MX_GPIO_Init+0x108>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001626:	482a      	ldr	r0, [pc, #168]	; (80016d0 <MX_GPIO_Init+0x10c>)
 8001628:	f002 fb8c 	bl	8003d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001632:	4828      	ldr	r0, [pc, #160]	; (80016d4 <MX_GPIO_Init+0x110>)
 8001634:	f002 fb86 	bl	8003d44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800163c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163e:	2301      	movs	r3, #1
 8001640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2302      	movs	r3, #2
 8001648:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164a:	f107 0310 	add.w	r3, r7, #16
 800164e:	4619      	mov	r1, r3
 8001650:	481f      	ldr	r0, [pc, #124]	; (80016d0 <MX_GPIO_Init+0x10c>)
 8001652:	f002 f9f3 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001656:	2310      	movs	r3, #16
 8001658:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800165a:	4b1f      	ldr	r3, [pc, #124]	; (80016d8 <MX_GPIO_Init+0x114>)
 800165c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800165e:	2301      	movs	r3, #1
 8001660:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	4619      	mov	r1, r3
 8001668:	481c      	ldr	r0, [pc, #112]	; (80016dc <MX_GPIO_Init+0x118>)
 800166a:	f002 f9e7 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800166e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001672:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001674:	2301      	movs	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167c:	2302      	movs	r3, #2
 800167e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4813      	ldr	r0, [pc, #76]	; (80016d4 <MX_GPIO_Init+0x110>)
 8001688:	f002 f9d8 	bl	8003a3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800168c:	2320      	movs	r3, #32
 800168e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001690:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <MX_GPIO_Init+0x114>)
 8001692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001694:	2301      	movs	r3, #1
 8001696:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4619      	mov	r1, r3
 800169e:	480d      	ldr	r0, [pc, #52]	; (80016d4 <MX_GPIO_Init+0x110>)
 80016a0:	f002 f9cc 	bl	8003a3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2100      	movs	r1, #0
 80016a8:	200a      	movs	r0, #10
 80016aa:	f001 fff4 	bl	8003696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80016ae:	200a      	movs	r0, #10
 80016b0:	f002 f80d 	bl	80036ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2017      	movs	r0, #23
 80016ba:	f001 ffec 	bl	8003696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016be:	2017      	movs	r0, #23
 80016c0:	f002 f805 	bl	80036ce <HAL_NVIC_EnableIRQ>

}
 80016c4:	bf00      	nop
 80016c6:	3720      	adds	r7, #32
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000
 80016d0:	40011000 	.word	0x40011000
 80016d4:	40010c00 	.word	0x40010c00
 80016d8:	10210000 	.word	0x10210000
 80016dc:	40010800 	.word	0x40010800

080016e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_Delay(200);
 80016e8:	20c8      	movs	r0, #200	; 0xc8
 80016ea:	f000 fcbd 	bl	8002068 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80016ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016f2:	4802      	ldr	r0, [pc, #8]	; (80016fc <Error_Handler+0x1c>)
 80016f4:	f002 fb3e 	bl	8003d74 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 80016f8:	e7f6      	b.n	80016e8 <Error_Handler+0x8>
 80016fa:	bf00      	nop
 80016fc:	40011000 	.word	0x40011000

08001700 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8001708:	1d39      	adds	r1, r7, #4
 800170a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800170e:	2201      	movs	r2, #1
 8001710:	4803      	ldr	r0, [pc, #12]	; (8001720 <__io_putchar+0x20>)
 8001712:	f003 fdbc 	bl	800528e <HAL_UART_Transmit>
	return ch;
 8001716:	687b      	ldr	r3, [r7, #4]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000360 	.word	0x20000360

08001724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800172a:	4b15      	ldr	r3, [pc, #84]	; (8001780 <HAL_MspInit+0x5c>)
 800172c:	699b      	ldr	r3, [r3, #24]
 800172e:	4a14      	ldr	r2, [pc, #80]	; (8001780 <HAL_MspInit+0x5c>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6193      	str	r3, [r2, #24]
 8001736:	4b12      	ldr	r3, [pc, #72]	; (8001780 <HAL_MspInit+0x5c>)
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <HAL_MspInit+0x5c>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	4a0e      	ldr	r2, [pc, #56]	; (8001780 <HAL_MspInit+0x5c>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174c:	61d3      	str	r3, [r2, #28]
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <HAL_MspInit+0x5c>)
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800175a:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <HAL_MspInit+0x60>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	4a04      	ldr	r2, [pc, #16]	; (8001784 <HAL_MspInit+0x60>)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	40021000 	.word	0x40021000
 8001784:	40010000 	.word	0x40010000

08001788 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08a      	sub	sp, #40	; 0x28
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 0318 	add.w	r3, r7, #24
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a33      	ldr	r2, [pc, #204]	; (8001870 <HAL_ADC_MspInit+0xe8>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d15f      	bne.n	8001868 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017a8:	4b32      	ldr	r3, [pc, #200]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a31      	ldr	r2, [pc, #196]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b2f      	ldr	r3, [pc, #188]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017bc:	617b      	str	r3, [r7, #20]
 80017be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c0:	4b2c      	ldr	r3, [pc, #176]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	4a2b      	ldr	r2, [pc, #172]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017c6:	f043 0304 	orr.w	r3, r3, #4
 80017ca:	6193      	str	r3, [r2, #24]
 80017cc:	4b29      	ldr	r3, [pc, #164]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d8:	4b26      	ldr	r3, [pc, #152]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a25      	ldr	r2, [pc, #148]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017de:	f043 0308 	orr.w	r3, r3, #8
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b23      	ldr	r3, [pc, #140]	; (8001874 <HAL_ADC_MspInit+0xec>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017f0:	2308      	movs	r3, #8
 80017f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017f4:	2303      	movs	r3, #3
 80017f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f8:	f107 0318 	add.w	r3, r7, #24
 80017fc:	4619      	mov	r1, r3
 80017fe:	481e      	ldr	r0, [pc, #120]	; (8001878 <HAL_ADC_MspInit+0xf0>)
 8001800:	f002 f91c 	bl	8003a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001804:	2302      	movs	r3, #2
 8001806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001808:	2303      	movs	r3, #3
 800180a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180c:	f107 0318 	add.w	r3, r7, #24
 8001810:	4619      	mov	r1, r3
 8001812:	481a      	ldr	r0, [pc, #104]	; (800187c <HAL_ADC_MspInit+0xf4>)
 8001814:	f002 f912 	bl	8003a3c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001818:	4b19      	ldr	r3, [pc, #100]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 800181a:	4a1a      	ldr	r2, [pc, #104]	; (8001884 <HAL_ADC_MspInit+0xfc>)
 800181c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800181e:	4b18      	ldr	r3, [pc, #96]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001820:	2200      	movs	r2, #0
 8001822:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001824:	4b16      	ldr	r3, [pc, #88]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800182a:	4b15      	ldr	r3, [pc, #84]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001830:	4b13      	ldr	r3, [pc, #76]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001832:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001836:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 800183a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800183e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001842:	2220      	movs	r2, #32
 8001844:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001848:	2200      	movs	r2, #0
 800184a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800184c:	480c      	ldr	r0, [pc, #48]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 800184e:	f001 ff5d 	bl	800370c <HAL_DMA_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001858:	f7ff ff42 	bl	80016e0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a08      	ldr	r2, [pc, #32]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001860:	621a      	str	r2, [r3, #32]
 8001862:	4a07      	ldr	r2, [pc, #28]	; (8001880 <HAL_ADC_MspInit+0xf8>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001868:	bf00      	nop
 800186a:	3728      	adds	r7, #40	; 0x28
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40012400 	.word	0x40012400
 8001874:	40021000 	.word	0x40021000
 8001878:	40010800 	.word	0x40010800
 800187c:	40010c00 	.word	0x40010c00
 8001880:	20000258 	.word	0x20000258
 8001884:	40020008 	.word	0x40020008

08001888 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	; 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a29      	ldr	r2, [pc, #164]	; (8001948 <HAL_CAN_MspInit+0xc0>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d14b      	bne.n	8001940 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018a8:	4b28      	ldr	r3, [pc, #160]	; (800194c <HAL_CAN_MspInit+0xc4>)
 80018aa:	69db      	ldr	r3, [r3, #28]
 80018ac:	4a27      	ldr	r2, [pc, #156]	; (800194c <HAL_CAN_MspInit+0xc4>)
 80018ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b2:	61d3      	str	r3, [r2, #28]
 80018b4:	4b25      	ldr	r3, [pc, #148]	; (800194c <HAL_CAN_MspInit+0xc4>)
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018bc:	613b      	str	r3, [r7, #16]
 80018be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c0:	4b22      	ldr	r3, [pc, #136]	; (800194c <HAL_CAN_MspInit+0xc4>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a21      	ldr	r2, [pc, #132]	; (800194c <HAL_CAN_MspInit+0xc4>)
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	6193      	str	r3, [r2, #24]
 80018cc:	4b1f      	ldr	r3, [pc, #124]	; (800194c <HAL_CAN_MspInit+0xc4>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018de:	2300      	movs	r3, #0
 80018e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	4818      	ldr	r0, [pc, #96]	; (8001950 <HAL_CAN_MspInit+0xc8>)
 80018ee:	f002 f8a5 	bl	8003a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018fc:	2303      	movs	r3, #3
 80018fe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001900:	f107 0314 	add.w	r3, r7, #20
 8001904:	4619      	mov	r1, r3
 8001906:	4812      	ldr	r0, [pc, #72]	; (8001950 <HAL_CAN_MspInit+0xc8>)
 8001908:	f002 f898 	bl	8003a3c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800190c:	4b11      	ldr	r3, [pc, #68]	; (8001954 <HAL_CAN_MspInit+0xcc>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
 8001912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001914:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001920:	627b      	str	r3, [r7, #36]	; 0x24
 8001922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001924:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
 800192a:	4a0a      	ldr	r2, [pc, #40]	; (8001954 <HAL_CAN_MspInit+0xcc>)
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8001930:	2200      	movs	r2, #0
 8001932:	2100      	movs	r1, #0
 8001934:	2014      	movs	r0, #20
 8001936:	f001 feae 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800193a:	2014      	movs	r0, #20
 800193c:	f001 fec7 	bl	80036ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001940:	bf00      	nop
 8001942:	3728      	adds	r7, #40	; 0x28
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40006400 	.word	0x40006400
 800194c:	40021000 	.word	0x40021000
 8001950:	40010c00 	.word	0x40010c00
 8001954:	40010000 	.word	0x40010000

08001958 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b088      	sub	sp, #32
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001960:	f107 0310 	add.w	r3, r7, #16
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a15      	ldr	r2, [pc, #84]	; (80019c8 <HAL_I2C_MspInit+0x70>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d123      	bne.n	80019c0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001978:	4b14      	ldr	r3, [pc, #80]	; (80019cc <HAL_I2C_MspInit+0x74>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	4a13      	ldr	r2, [pc, #76]	; (80019cc <HAL_I2C_MspInit+0x74>)
 800197e:	f043 0308 	orr.w	r3, r3, #8
 8001982:	6193      	str	r3, [r2, #24]
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <HAL_I2C_MspInit+0x74>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	f003 0308 	and.w	r3, r3, #8
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001990:	23c0      	movs	r3, #192	; 0xc0
 8001992:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001994:	2312      	movs	r3, #18
 8001996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001998:	2303      	movs	r3, #3
 800199a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800199c:	f107 0310 	add.w	r3, r7, #16
 80019a0:	4619      	mov	r1, r3
 80019a2:	480b      	ldr	r0, [pc, #44]	; (80019d0 <HAL_I2C_MspInit+0x78>)
 80019a4:	f002 f84a 	bl	8003a3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019a8:	4b08      	ldr	r3, [pc, #32]	; (80019cc <HAL_I2C_MspInit+0x74>)
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	4a07      	ldr	r2, [pc, #28]	; (80019cc <HAL_I2C_MspInit+0x74>)
 80019ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019b2:	61d3      	str	r3, [r2, #28]
 80019b4:	4b05      	ldr	r3, [pc, #20]	; (80019cc <HAL_I2C_MspInit+0x74>)
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019c0:	bf00      	nop
 80019c2:	3720      	adds	r7, #32
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40005400 	.word	0x40005400
 80019cc:	40021000 	.word	0x40021000
 80019d0:	40010c00 	.word	0x40010c00

080019d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a0d      	ldr	r2, [pc, #52]	; (8001a18 <HAL_TIM_Base_MspInit+0x44>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d113      	bne.n	8001a0e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019e6:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <HAL_TIM_Base_MspInit+0x48>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	4a0c      	ldr	r2, [pc, #48]	; (8001a1c <HAL_TIM_Base_MspInit+0x48>)
 80019ec:	f043 0302 	orr.w	r3, r3, #2
 80019f0:	61d3      	str	r3, [r2, #28]
 80019f2:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <HAL_TIM_Base_MspInit+0x48>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	f003 0302 	and.w	r3, r3, #2
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	2100      	movs	r1, #0
 8001a02:	201d      	movs	r0, #29
 8001a04:	f001 fe47 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a08:	201d      	movs	r0, #29
 8001a0a:	f001 fe60 	bl	80036ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40000400 	.word	0x40000400
 8001a1c:	40021000 	.word	0x40021000

08001a20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b088      	sub	sp, #32
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 0310 	add.w	r3, r7, #16
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a20      	ldr	r2, [pc, #128]	; (8001abc <HAL_UART_MspInit+0x9c>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d139      	bne.n	8001ab4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a40:	4b1f      	ldr	r3, [pc, #124]	; (8001ac0 <HAL_UART_MspInit+0xa0>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	4a1e      	ldr	r2, [pc, #120]	; (8001ac0 <HAL_UART_MspInit+0xa0>)
 8001a46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a4a:	6193      	str	r3, [r2, #24]
 8001a4c:	4b1c      	ldr	r3, [pc, #112]	; (8001ac0 <HAL_UART_MspInit+0xa0>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a58:	4b19      	ldr	r3, [pc, #100]	; (8001ac0 <HAL_UART_MspInit+0xa0>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a18      	ldr	r2, [pc, #96]	; (8001ac0 <HAL_UART_MspInit+0xa0>)
 8001a5e:	f043 0304 	orr.w	r3, r3, #4
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b16      	ldr	r3, [pc, #88]	; (8001ac0 <HAL_UART_MspInit+0xa0>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a74:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a76:	2302      	movs	r3, #2
 8001a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7e:	f107 0310 	add.w	r3, r7, #16
 8001a82:	4619      	mov	r1, r3
 8001a84:	480f      	ldr	r0, [pc, #60]	; (8001ac4 <HAL_UART_MspInit+0xa4>)
 8001a86:	f001 ffd9 	bl	8003a3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4809      	ldr	r0, [pc, #36]	; (8001ac4 <HAL_UART_MspInit+0xa4>)
 8001aa0:	f001 ffcc 	bl	8003a3c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2025      	movs	r0, #37	; 0x25
 8001aaa:	f001 fdf4 	bl	8003696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001aae:	2025      	movs	r0, #37	; 0x25
 8001ab0:	f001 fe0d 	bl	80036ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001ab4:	bf00      	nop
 8001ab6:	3720      	adds	r7, #32
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40013800 	.word	0x40013800
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40010800 	.word	0x40010800

08001ac8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001acc:	e7fe      	b.n	8001acc <NMI_Handler+0x4>

08001ace <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad2:	e7fe      	b.n	8001ad2 <HardFault_Handler+0x4>

08001ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ad8:	e7fe      	b.n	8001ad8 <MemManage_Handler+0x4>

08001ada <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ada:	b480      	push	{r7}
 8001adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ade:	e7fe      	b.n	8001ade <BusFault_Handler+0x4>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae4:	e7fe      	b.n	8001ae4 <UsageFault_Handler+0x4>

08001ae6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bc80      	pop	{r7}
 8001afc:	4770      	bx	lr

08001afe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr

08001b0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0e:	f000 fa8f 	bl	8002030 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001b1a:	2010      	movs	r0, #16
 8001b1c:	f002 f944 	bl	8003da8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001b28:	4802      	ldr	r0, [pc, #8]	; (8001b34 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001b2a:	f001 faa4 	bl	8003076 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2000029c 	.word	0x2000029c

08001b38 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001b3c:	2020      	movs	r0, #32
 8001b3e:	f002 f933 	bl	8003da8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
	...

08001b48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <TIM3_IRQHandler+0x10>)
 8001b4e:	f002 fff9 	bl	8004b44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000318 	.word	0x20000318

08001b5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <USART1_IRQHandler+0x10>)
 8001b62:	f003 fc27 	bl	80053b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000360 	.word	0x20000360

08001b70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
	return 1;
 8001b74:	2301      	movs	r3, #1
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr

08001b7e <_kill>:

int _kill(int pid, int sig)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
 8001b86:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b88:	f004 f80c 	bl	8005ba4 <__errno>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2216      	movs	r2, #22
 8001b90:	601a      	str	r2, [r3, #0]
	return -1;
 8001b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_exit>:

void _exit (int status)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ba6:	f04f 31ff 	mov.w	r1, #4294967295
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff ffe7 	bl	8001b7e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bb0:	e7fe      	b.n	8001bb0 <_exit+0x12>

08001bb2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b086      	sub	sp, #24
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	60f8      	str	r0, [r7, #12]
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
 8001bc2:	e00a      	b.n	8001bda <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bc4:	f3af 8000 	nop.w
 8001bc8:	4601      	mov	r1, r0
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	60ba      	str	r2, [r7, #8]
 8001bd0:	b2ca      	uxtb	r2, r1
 8001bd2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	dbf0      	blt.n	8001bc4 <_read+0x12>
	}

return len;
 8001be2:	687b      	ldr	r3, [r7, #4]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	e009      	b.n	8001c12 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	1c5a      	adds	r2, r3, #1
 8001c02:	60ba      	str	r2, [r7, #8]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fd7a 	bl	8001700 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	697a      	ldr	r2, [r7, #20]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	dbf1      	blt.n	8001bfe <_write+0x12>
	}
	return len;
 8001c1a:	687b      	ldr	r3, [r7, #4]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_close>:

int _close(int file)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
	return -1;
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c4a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr

08001c58 <_isatty>:

int _isatty(int file)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
	return 1;
 8001c60:	2301      	movs	r3, #1
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr

08001c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
	return 0;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c8c:	4a14      	ldr	r2, [pc, #80]	; (8001ce0 <_sbrk+0x5c>)
 8001c8e:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <_sbrk+0x60>)
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c98:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <_sbrk+0x64>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d102      	bne.n	8001ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca0:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <_sbrk+0x64>)
 8001ca2:	4a12      	ldr	r2, [pc, #72]	; (8001cec <_sbrk+0x68>)
 8001ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <_sbrk+0x64>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d207      	bcs.n	8001cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb4:	f003 ff76 	bl	8005ba4 <__errno>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	220c      	movs	r2, #12
 8001cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc2:	e009      	b.n	8001cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <_sbrk+0x64>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cca:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <_sbrk+0x64>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	4a05      	ldr	r2, [pc, #20]	; (8001ce8 <_sbrk+0x64>)
 8001cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20005000 	.word	0x20005000
 8001ce4:	00000400 	.word	0x00000400
 8001ce8:	200003a4 	.word	0x200003a4
 8001cec:	200003d8 	.word	0x200003d8

08001cf0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <user_main>:
  * 		including the super loop.
  * 		Should be called once after all auto-gererated init functions in main()
  * @param  None
  * @retval None
  */
void user_main(void){
 8001cfc:	b5b0      	push	{r4, r5, r7, lr}
 8001cfe:	b092      	sub	sp, #72	; 0x48
 8001d00:	af00      	add	r7, sp, #0
	/*Starting the ADC with DMA*/
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_value,2);
 8001d02:	2202      	movs	r2, #2
 8001d04:	4943      	ldr	r1, [pc, #268]	; (8001e14 <user_main+0x118>)
 8001d06:	4844      	ldr	r0, [pc, #272]	; (8001e18 <user_main+0x11c>)
 8001d08:	f000 faaa 	bl	8002260 <HAL_ADC_Start_DMA>

	/*starts the timer for wheel speed sensors*/
	HAL_TIM_Base_Start_IT(&htim3);
 8001d0c:	4843      	ldr	r0, [pc, #268]	; (8001e1c <user_main+0x120>)
 8001d0e:	f002 fec7 	bl	8004aa0 <HAL_TIM_Base_Start_IT>

	/*setting up the CAN receive filter*/
	CAN_FilterTypeDef canfilterconfig = {
 8001d12:	4b43      	ldr	r3, [pc, #268]	; (8001e20 <user_main+0x124>)
 8001d14:	f107 0418 	add.w	r4, r7, #24
 8001d18:	461d      	mov	r5, r3
 8001d1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d22:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d26:	e884 0003 	stmia.w	r4, {r0, r1}
		.FilterIdHigh = 0x080AD092>>13,
		.FilterIdLow = (0x080AD092<<3) & 0x0000FFFF,
		.FilterMaskIdHigh = 0xFFFF,
		.FilterMaskIdLow = 0xFFFF&(~0b111)
	};
	if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig)!=HAL_OK){
 8001d2a:	f107 0318 	add.w	r3, r7, #24
 8001d2e:	4619      	mov	r1, r3
 8001d30:	483c      	ldr	r0, [pc, #240]	; (8001e24 <user_main+0x128>)
 8001d32:	f000 fe83 	bl	8002a3c <HAL_CAN_ConfigFilter>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <user_main+0x44>
		Error_Handler();
 8001d3c:	f7ff fcd0 	bl	80016e0 <Error_Handler>
	}
	/*turning on receive interrupt mask, then start the CAN peripheral*/
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 8001d40:	2102      	movs	r1, #2
 8001d42:	4838      	ldr	r0, [pc, #224]	; (8001e24 <user_main+0x128>)
 8001d44:	f001 f972 	bl	800302c <HAL_CAN_ActivateNotification>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <user_main+0x56>
		Error_Handler();
 8001d4e:	f7ff fcc7 	bl	80016e0 <Error_Handler>
	}
	HAL_CAN_Start(&hcan);
 8001d52:	4834      	ldr	r0, [pc, #208]	; (8001e24 <user_main+0x128>)
 8001d54:	f000 ff3b 	bl	8002bce <HAL_CAN_Start>

	/*CAN transfer variables*/
	uint8_t CAN_Tx_data_2[8]={0};
 8001d58:	2300      	movs	r3, #0
 8001d5a:	613b      	str	r3, [r7, #16]
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
	uint32_t Tx_mailbox_2;

	uint8_t CAN_Tx_data_1[8]={0};
 8001d60:	2300      	movs	r3, #0
 8001d62:	607b      	str	r3, [r7, #4]
 8001d64:	2300      	movs	r3, #0
 8001d66:	60bb      	str	r3, [r7, #8]
////			if(I2C_start_error_handler() != HAL_OK){
//				HAL_NVIC_SystemReset();
////			}
//		}
		/*wheel speed results*/
		uint16_t wheel_speedL = wheel_speed_transfer_function(hall_counter_result[0]);
 8001d68:	4b2f      	ldr	r3, [pc, #188]	; (8001e28 <user_main+0x12c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff fa4b 	bl	8001208 <wheel_speed_transfer_function>
 8001d72:	4603      	mov	r3, r0
 8001d74:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		uint16_t wheel_speedR = wheel_speed_transfer_function(hall_counter_result[1]);
 8001d78:	4b2b      	ldr	r3, [pc, #172]	; (8001e28 <user_main+0x12c>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fa43 	bl	8001208 <wheel_speed_transfer_function>
 8001d82:	4603      	mov	r3, r0
 8001d84:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

		uint8_t left_travel = suspension_travel_transfer_function(ADC_value[ADC_DMA_ARRAY_RANK_LTRAVEL]);
 8001d88:	4b22      	ldr	r3, [pc, #136]	; (8001e14 <user_main+0x118>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff f9bf 	bl	8001110 <suspension_travel_transfer_function>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		uint8_t right_travel = suspension_travel_transfer_function(ADC_value[ADC_DMA_ARRAY_RANK_RTRAVEL]);
 8001d98:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <user_main+0x118>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff f9b7 	bl	8001110 <suspension_travel_transfer_function>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

		CAN_Tx_data_1[0] = (uint8_t)(wheel_speedL>>8);
 8001da8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001dac:	0a1b      	lsrs	r3, r3, #8
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	713b      	strb	r3, [r7, #4]
		CAN_Tx_data_1[1] = (uint8_t)(wheel_speedL & 0x00FF);
 8001db4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	717b      	strb	r3, [r7, #5]
		CAN_Tx_data_1[2] = (uint8_t)(wheel_speedR>>8);
 8001dbc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001dc0:	0a1b      	lsrs	r3, r3, #8
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	71bb      	strb	r3, [r7, #6]
		CAN_Tx_data_1[3] = (uint8_t)(wheel_speedR & 0x00FF);
 8001dc8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	71fb      	strb	r3, [r7, #7]
//		CAN_Tx_data_1[4] = tempL1;
//		CAN_Tx_data_1[5] = tempL2;
//		CAN_Tx_data_1[6] = tempR1;
//		CAN_Tx_data_1[7] = tempR2;

		CAN_Tx_data_2[0] = left_travel;
 8001dd0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001dd4:	743b      	strb	r3, [r7, #16]
		CAN_Tx_data_2[1] = right_travel;
 8001dd6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001dda:	747b      	strb	r3, [r7, #17]

		/*CAN sending message*/
		if(HAL_CAN_AddTxMessage(&hcan,&CAN_Tx_header_1,CAN_Tx_data_1,&Tx_mailbox_1) != HAL_OK){
 8001ddc:	463b      	mov	r3, r7
 8001dde:	1d3a      	adds	r2, r7, #4
 8001de0:	4912      	ldr	r1, [pc, #72]	; (8001e2c <user_main+0x130>)
 8001de2:	4810      	ldr	r0, [pc, #64]	; (8001e24 <user_main+0x128>)
 8001de4:	f000 ff37 	bl	8002c56 <HAL_CAN_AddTxMessage>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <user_main+0xf6>
			CAN_error_handler();
 8001dee:	f000 f8ad 	bl	8001f4c <CAN_error_handler>
		}
		if(HAL_CAN_AddTxMessage(&hcan,&CAN_Tx_header_2,CAN_Tx_data_2,&Tx_mailbox_2) != HAL_OK){
 8001df2:	f107 030c 	add.w	r3, r7, #12
 8001df6:	f107 0210 	add.w	r2, r7, #16
 8001dfa:	490d      	ldr	r1, [pc, #52]	; (8001e30 <user_main+0x134>)
 8001dfc:	4809      	ldr	r0, [pc, #36]	; (8001e24 <user_main+0x128>)
 8001dfe:	f000 ff2a 	bl	8002c56 <HAL_CAN_AddTxMessage>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <user_main+0x110>
			CAN_error_handler();
 8001e08:	f000 f8a0 	bl	8001f4c <CAN_error_handler>
		}
		/*rough transmit interval*/
		HAL_Delay(20);
 8001e0c:	2014      	movs	r0, #20
 8001e0e:	f000 f92b 	bl	8002068 <HAL_Delay>
	for(;/*ever*/;){
 8001e12:	e7a9      	b.n	8001d68 <user_main+0x6c>
 8001e14:	200003a8 	.word	0x200003a8
 8001e18:	20000228 	.word	0x20000228
 8001e1c:	20000318 	.word	0x20000318
 8001e20:	08008638 	.word	0x08008638
 8001e24:	2000029c 	.word	0x2000029c
 8001e28:	200003b8 	.word	0x200003b8
 8001e2c:	20000004 	.word	0x20000004
 8001e30:	2000001c 	.word	0x2000001c

08001e34 <HAL_GPIO_EXTI_Callback>:
  * @brief  User defined EXTI interrupt callback function, namely EXTI ISR.
  * 		Shall only be called by HAL interrupt handlers
  * @param  GPIO_PIN: the GPIO pin that generated the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8001e3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e42:	480c      	ldr	r0, [pc, #48]	; (8001e74 <HAL_GPIO_EXTI_Callback+0x40>)
 8001e44:	f001 ff96 	bl	8003d74 <HAL_GPIO_TogglePin>
	if(GPIO_PIN==GPIO_PIN_5){
 8001e48:	88fb      	ldrh	r3, [r7, #6]
 8001e4a:	2b20      	cmp	r3, #32
 8001e4c:	d105      	bne.n	8001e5a <HAL_GPIO_EXTI_Callback+0x26>
		//printf("right wheelspeed\n");
		hall_counter[1]++;
 8001e4e:	4b0a      	ldr	r3, [pc, #40]	; (8001e78 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	3301      	adds	r3, #1
 8001e54:	4a08      	ldr	r2, [pc, #32]	; (8001e78 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e56:	6053      	str	r3, [r2, #4]
	}
	else if(GPIO_PIN==GPIO_PIN_4){
		//printf("left wheelspeed\n");
		hall_counter[0]++;
	}
	return;
 8001e58:	e008      	b.n	8001e6c <HAL_GPIO_EXTI_Callback+0x38>
	else if(GPIO_PIN==GPIO_PIN_4){
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	2b10      	cmp	r3, #16
 8001e5e:	d105      	bne.n	8001e6c <HAL_GPIO_EXTI_Callback+0x38>
		hall_counter[0]++;
 8001e60:	4b05      	ldr	r3, [pc, #20]	; (8001e78 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	3301      	adds	r3, #1
 8001e66:	4a04      	ldr	r2, [pc, #16]	; (8001e78 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e68:	6013      	str	r3, [r2, #0]
	return;
 8001e6a:	bf00      	nop
 8001e6c:	bf00      	nop
}
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40011000 	.word	0x40011000
 8001e78:	200003b0 	.word	0x200003b0

08001e7c <HAL_TIM_PeriodElapsedCallback>:
  * @note 	For timer3, which should update in a fixed interval defined in CubeMX, we grab
  * 		the current hall sensor counts, then reset it.
  * @param  htim: the timer that generated the interrupt.
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	if(htim==&htim3){
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d118      	bne.n	8001ebe <HAL_TIM_PeriodElapsedCallback+0x42>
		int i=0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
		for(i=0;i<sizeof(hall_counter)/sizeof(hall_counter[0]);i++){
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	e00f      	b.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x3a>
			hall_counter_result[i]=hall_counter[i];
 8001e96:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e9e:	490c      	ldr	r1, [pc, #48]	; (8001ed0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			hall_counter[i]=0;
 8001ea6:	4a09      	ldr	r2, [pc, #36]	; (8001ecc <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2100      	movs	r1, #0
 8001eac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(i=0;i<sizeof(hall_counter)/sizeof(hall_counter[0]);i++){
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d9ec      	bls.n	8001e96 <HAL_TIM_PeriodElapsedCallback+0x1a>
		}
	}
	return;
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
}
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	20000318 	.word	0x20000318
 8001ecc:	200003b0 	.word	0x200003b0
 8001ed0:	200003b8 	.word	0x200003b8

08001ed4 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief  User defined CAN receiving interrupt callback function, namely CAN receiving ISR.
  * 		Shall only be called by HAL interrupt handlers
  * @param  hcan: the can handle structure that received the message.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08c      	sub	sp, #48	; 0x30
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef CAN_Rx_header;
	uint8_t CAN_Rx_data[8]={0};
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	613b      	str	r3, [r7, #16]

	/*for rearbox, only 0x080AD092(front box 2) should pass through*/
  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_Rx_header, CAN_Rx_data) != HAL_OK){
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	f107 0214 	add.w	r2, r7, #20
 8001eec:	2100      	movs	r1, #0
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 ff8b 	bl	8002e0a <HAL_CAN_GetRxMessage>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    Error_Handler();
 8001efa:	f7ff fbf1 	bl	80016e0 <Error_Handler>
  }

  /*checks bit1 on byte8 for brake pedal state, turns on the brake light if it is set*/
  if(CAN_Rx_data[7]&(1u<<1)){
 8001efe:	7cfb      	ldrb	r3, [r7, #19]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00c      	beq.n	8001f22 <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f0e:	480d      	ldr	r0, [pc, #52]	; (8001f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001f10:	f001 ff18 	bl	8003d44 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
 8001f14:	2200      	movs	r2, #0
 8001f16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f1a:	480b      	ldr	r0, [pc, #44]	; (8001f48 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001f1c:	f001 ff12 	bl	8003d44 <HAL_GPIO_WritePin>
  }
  else{
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
  }
  return;
 8001f20:	e00c      	b.n	8001f3c <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 8001f22:	2200      	movs	r2, #0
 8001f24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f28:	4806      	ldr	r0, [pc, #24]	; (8001f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8001f2a:	f001 ff0b 	bl	8003d44 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f34:	4804      	ldr	r0, [pc, #16]	; (8001f48 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001f36:	f001 ff05 	bl	8003d44 <HAL_GPIO_WritePin>
  return;
 8001f3a:	bf00      	nop
}
 8001f3c:	3730      	adds	r7, #48	; 0x30
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40010c00 	.word	0x40010c00
 8001f48:	40011000 	.word	0x40011000

08001f4c <CAN_error_handler>:
/**
 * @brief CAN erro handling function
 * #param none
 * @retval none
 * */
void CAN_error_handler(){
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
	HAL_NVIC_SystemReset();
 8001f50:	f001 fbcb 	bl	80036ea <HAL_NVIC_SystemReset>
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f58:	480c      	ldr	r0, [pc, #48]	; (8001f8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f5a:	490d      	ldr	r1, [pc, #52]	; (8001f90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f5c:	4a0d      	ldr	r2, [pc, #52]	; (8001f94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f60:	e002      	b.n	8001f68 <LoopCopyDataInit>

08001f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f66:	3304      	adds	r3, #4

08001f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f6c:	d3f9      	bcc.n	8001f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f70:	4c0a      	ldr	r4, [pc, #40]	; (8001f9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f74:	e001      	b.n	8001f7a <LoopFillZerobss>

08001f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f78:	3204      	adds	r2, #4

08001f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f7c:	d3fb      	bcc.n	8001f76 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f7e:	f7ff feb7 	bl	8001cf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f82:	f003 fe15 	bl	8005bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f86:	f7ff f975 	bl	8001274 <main>
  bx lr
 8001f8a:	4770      	bx	lr
  ldr r0, =_sdata
 8001f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f90:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8001f94:	08008a6c 	.word	0x08008a6c
  ldr r2, =_sbss
 8001f98:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8001f9c:	200003d4 	.word	0x200003d4

08001fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fa0:	e7fe      	b.n	8001fa0 <ADC1_2_IRQHandler>
	...

08001fa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa8:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <HAL_Init+0x28>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a07      	ldr	r2, [pc, #28]	; (8001fcc <HAL_Init+0x28>)
 8001fae:	f043 0310 	orr.w	r3, r3, #16
 8001fb2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f001 fb63 	bl	8003680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fba:	200f      	movs	r0, #15
 8001fbc:	f000 f808 	bl	8001fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc0:	f7ff fbb0 	bl	8001724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40022000 	.word	0x40022000

08001fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd8:	4b12      	ldr	r3, [pc, #72]	; (8002024 <HAL_InitTick+0x54>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b12      	ldr	r3, [pc, #72]	; (8002028 <HAL_InitTick+0x58>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f001 fb7f 	bl	80036f2 <HAL_SYSTICK_Config>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e00e      	b.n	800201c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b0f      	cmp	r3, #15
 8002002:	d80a      	bhi.n	800201a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002004:	2200      	movs	r2, #0
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	f04f 30ff 	mov.w	r0, #4294967295
 800200c:	f001 fb43 	bl	8003696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002010:	4a06      	ldr	r2, [pc, #24]	; (800202c <HAL_InitTick+0x5c>)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	e000      	b.n	800201c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000000 	.word	0x20000000
 8002028:	20000038 	.word	0x20000038
 800202c:	20000034 	.word	0x20000034

08002030 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002034:	4b05      	ldr	r3, [pc, #20]	; (800204c <HAL_IncTick+0x1c>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	461a      	mov	r2, r3
 800203a:	4b05      	ldr	r3, [pc, #20]	; (8002050 <HAL_IncTick+0x20>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4413      	add	r3, r2
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <HAL_IncTick+0x20>)
 8002042:	6013      	str	r3, [r2, #0]
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	20000038 	.word	0x20000038
 8002050:	200003c0 	.word	0x200003c0

08002054 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return uwTick;
 8002058:	4b02      	ldr	r3, [pc, #8]	; (8002064 <HAL_GetTick+0x10>)
 800205a:	681b      	ldr	r3, [r3, #0]
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr
 8002064:	200003c0 	.word	0x200003c0

08002068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff fff0 	bl	8002054 <HAL_GetTick>
 8002074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d005      	beq.n	800208e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <HAL_Delay+0x44>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800208e:	bf00      	nop
 8002090:	f7ff ffe0 	bl	8002054 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d8f7      	bhi.n	8002090 <HAL_Delay+0x28>
  {
  }
}
 80020a0:	bf00      	nop
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000038 	.word	0x20000038

080020b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e0be      	b.n	8002250 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d109      	bne.n	80020f4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff fb4a 	bl	8001788 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 faff 	bl	80026f8 <ADC_ConversionStop_Disable>
 80020fa:	4603      	mov	r3, r0
 80020fc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002102:	f003 0310 	and.w	r3, r3, #16
 8002106:	2b00      	cmp	r3, #0
 8002108:	f040 8099 	bne.w	800223e <HAL_ADC_Init+0x18e>
 800210c:	7dfb      	ldrb	r3, [r7, #23]
 800210e:	2b00      	cmp	r3, #0
 8002110:	f040 8095 	bne.w	800223e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002118:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800211c:	f023 0302 	bic.w	r3, r3, #2
 8002120:	f043 0202 	orr.w	r2, r3, #2
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002130:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	7b1b      	ldrb	r3, [r3, #12]
 8002136:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002138:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	4313      	orrs	r3, r2
 800213e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002148:	d003      	beq.n	8002152 <HAL_ADC_Init+0xa2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d102      	bne.n	8002158 <HAL_ADC_Init+0xa8>
 8002152:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002156:	e000      	b.n	800215a <HAL_ADC_Init+0xaa>
 8002158:	2300      	movs	r3, #0
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	7d1b      	ldrb	r3, [r3, #20]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d119      	bne.n	800219c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	7b1b      	ldrb	r3, [r3, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d109      	bne.n	8002184 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	3b01      	subs	r3, #1
 8002176:	035a      	lsls	r2, r3, #13
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	4313      	orrs	r3, r2
 800217c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	e00b      	b.n	800219c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002188:	f043 0220 	orr.w	r2, r3, #32
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002194:	f043 0201 	orr.w	r2, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	4b28      	ldr	r3, [pc, #160]	; (8002258 <HAL_ADC_Init+0x1a8>)
 80021b8:	4013      	ands	r3, r2
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	430b      	orrs	r3, r1
 80021c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021cc:	d003      	beq.n	80021d6 <HAL_ADC_Init+0x126>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d104      	bne.n	80021e0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	3b01      	subs	r3, #1
 80021dc:	051b      	lsls	r3, r3, #20
 80021de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021e6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689a      	ldr	r2, [r3, #8]
 80021fa:	4b18      	ldr	r3, [pc, #96]	; (800225c <HAL_ADC_Init+0x1ac>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	429a      	cmp	r2, r3
 8002202:	d10b      	bne.n	800221c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	f023 0303 	bic.w	r3, r3, #3
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800221a:	e018      	b.n	800224e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002220:	f023 0312 	bic.w	r3, r3, #18
 8002224:	f043 0210 	orr.w	r2, r3, #16
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002230:	f043 0201 	orr.w	r2, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800223c:	e007      	b.n	800224e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002242:	f043 0210 	orr.w	r2, r3, #16
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800224e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	ffe1f7fd 	.word	0xffe1f7fd
 800225c:	ff1f0efe 	.word	0xff1f0efe

08002260 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800226c:	2300      	movs	r3, #0
 800226e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a64      	ldr	r2, [pc, #400]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d004      	beq.n	8002284 <HAL_ADC_Start_DMA+0x24>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a63      	ldr	r2, [pc, #396]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d106      	bne.n	8002292 <HAL_ADC_Start_DMA+0x32>
 8002284:	4b60      	ldr	r3, [pc, #384]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800228c:	2b00      	cmp	r3, #0
 800228e:	f040 80b3 	bne.w	80023f8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_ADC_Start_DMA+0x40>
 800229c:	2302      	movs	r3, #2
 800229e:	e0ae      	b.n	80023fe <HAL_ADC_Start_DMA+0x19e>
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	f000 f9cb 	bl	8002644 <ADC_Enable>
 80022ae:	4603      	mov	r3, r0
 80022b0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022b2:	7dfb      	ldrb	r3, [r7, #23]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f040 809a 	bne.w	80023ee <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022c2:	f023 0301 	bic.w	r3, r3, #1
 80022c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a4e      	ldr	r2, [pc, #312]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d105      	bne.n	80022e4 <HAL_ADC_Start_DMA+0x84>
 80022d8:	4b4b      	ldr	r3, [pc, #300]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d115      	bne.n	8002310 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d026      	beq.n	800234c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002302:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002306:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800230e:	e01d      	b.n	800234c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002314:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a39      	ldr	r2, [pc, #228]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d004      	beq.n	8002330 <HAL_ADC_Start_DMA+0xd0>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a38      	ldr	r2, [pc, #224]	; (800240c <HAL_ADC_Start_DMA+0x1ac>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d10d      	bne.n	800234c <HAL_ADC_Start_DMA+0xec>
 8002330:	4b35      	ldr	r3, [pc, #212]	; (8002408 <HAL_ADC_Start_DMA+0x1a8>)
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002340:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002344:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002350:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d006      	beq.n	8002366 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	f023 0206 	bic.w	r2, r3, #6
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	62da      	str	r2, [r3, #44]	; 0x2c
 8002364:	e002      	b.n	800236c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a1b      	ldr	r3, [r3, #32]
 8002378:	4a25      	ldr	r2, [pc, #148]	; (8002410 <HAL_ADC_Start_DMA+0x1b0>)
 800237a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4a24      	ldr	r2, [pc, #144]	; (8002414 <HAL_ADC_Start_DMA+0x1b4>)
 8002382:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	4a23      	ldr	r2, [pc, #140]	; (8002418 <HAL_ADC_Start_DMA+0x1b8>)
 800238a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f06f 0202 	mvn.w	r2, #2
 8002394:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023a4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6a18      	ldr	r0, [r3, #32]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	334c      	adds	r3, #76	; 0x4c
 80023b0:	4619      	mov	r1, r3
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f001 fa03 	bl	80037c0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023c4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023c8:	d108      	bne.n	80023dc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80023d8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023da:	e00f      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80023ea:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80023ec:	e006      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80023f6:	e001      	b.n	80023fc <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40012400 	.word	0x40012400
 800240c:	40012800 	.word	0x40012800
 8002410:	0800277b 	.word	0x0800277b
 8002414:	080027f7 	.word	0x080027f7
 8002418:	08002813 	.word	0x08002813

0800241c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002424:	bf00      	nop
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr

0800242e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr
	...

08002454 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x20>
 8002470:	2302      	movs	r3, #2
 8002472:	e0dc      	b.n	800262e <HAL_ADC_ConfigChannel+0x1da>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2201      	movs	r2, #1
 8002478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b06      	cmp	r3, #6
 8002482:	d81c      	bhi.n	80024be <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	3b05      	subs	r3, #5
 8002496:	221f      	movs	r2, #31
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43db      	mvns	r3, r3
 800249e:	4019      	ands	r1, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b05      	subs	r3, #5
 80024b0:	fa00 f203 	lsl.w	r2, r0, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	635a      	str	r2, [r3, #52]	; 0x34
 80024bc:	e03c      	b.n	8002538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b0c      	cmp	r3, #12
 80024c4:	d81c      	bhi.n	8002500 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	3b23      	subs	r3, #35	; 0x23
 80024d8:	221f      	movs	r2, #31
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	4019      	ands	r1, r3
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	3b23      	subs	r3, #35	; 0x23
 80024f2:	fa00 f203 	lsl.w	r2, r0, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	631a      	str	r2, [r3, #48]	; 0x30
 80024fe:	e01b      	b.n	8002538 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	4613      	mov	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	4413      	add	r3, r2
 8002510:	3b41      	subs	r3, #65	; 0x41
 8002512:	221f      	movs	r2, #31
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	4019      	ands	r1, r3
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685a      	ldr	r2, [r3, #4]
 8002524:	4613      	mov	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	3b41      	subs	r3, #65	; 0x41
 800252c:	fa00 f203 	lsl.w	r2, r0, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b09      	cmp	r3, #9
 800253e:	d91c      	bls.n	800257a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68d9      	ldr	r1, [r3, #12]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	4613      	mov	r3, r2
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4413      	add	r3, r2
 8002550:	3b1e      	subs	r3, #30
 8002552:	2207      	movs	r2, #7
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	4019      	ands	r1, r3
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	6898      	ldr	r0, [r3, #8]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	3b1e      	subs	r3, #30
 800256c:	fa00 f203 	lsl.w	r2, r0, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	e019      	b.n	80025ae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6919      	ldr	r1, [r3, #16]
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4613      	mov	r3, r2
 8002586:	005b      	lsls	r3, r3, #1
 8002588:	4413      	add	r3, r2
 800258a:	2207      	movs	r2, #7
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	4019      	ands	r1, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6898      	ldr	r0, [r3, #8]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4613      	mov	r3, r2
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	4413      	add	r3, r2
 80025a2:	fa00 f203 	lsl.w	r2, r0, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b10      	cmp	r3, #16
 80025b4:	d003      	beq.n	80025be <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025ba:	2b11      	cmp	r3, #17
 80025bc:	d132      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a1d      	ldr	r2, [pc, #116]	; (8002638 <HAL_ADC_ConfigChannel+0x1e4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d125      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d126      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025e4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b10      	cmp	r3, #16
 80025ec:	d11a      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025ee:	4b13      	ldr	r3, [pc, #76]	; (800263c <HAL_ADC_ConfigChannel+0x1e8>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a13      	ldr	r2, [pc, #76]	; (8002640 <HAL_ADC_ConfigChannel+0x1ec>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	0c9a      	lsrs	r2, r3, #18
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002604:	e002      	b.n	800260c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	3b01      	subs	r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1f9      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x1b2>
 8002612:	e007      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002618:	f043 0220 	orr.w	r2, r3, #32
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800262c:	7bfb      	ldrb	r3, [r7, #15]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3714      	adds	r7, #20
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr
 8002638:	40012400 	.word	0x40012400
 800263c:	20000000 	.word	0x20000000
 8002640:	431bde83 	.word	0x431bde83

08002644 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002650:	2300      	movs	r3, #0
 8002652:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b01      	cmp	r3, #1
 8002660:	d040      	beq.n	80026e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f042 0201 	orr.w	r2, r2, #1
 8002670:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002672:	4b1f      	ldr	r3, [pc, #124]	; (80026f0 <ADC_Enable+0xac>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a1f      	ldr	r2, [pc, #124]	; (80026f4 <ADC_Enable+0xb0>)
 8002678:	fba2 2303 	umull	r2, r3, r2, r3
 800267c:	0c9b      	lsrs	r3, r3, #18
 800267e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002680:	e002      	b.n	8002688 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	3b01      	subs	r3, #1
 8002686:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f9      	bne.n	8002682 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800268e:	f7ff fce1 	bl	8002054 <HAL_GetTick>
 8002692:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002694:	e01f      	b.n	80026d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002696:	f7ff fcdd 	bl	8002054 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d918      	bls.n	80026d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d011      	beq.n	80026d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b6:	f043 0210 	orr.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	f043 0201 	orr.w	r2, r3, #1
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e007      	b.n	80026e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 0301 	and.w	r3, r3, #1
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d1d8      	bne.n	8002696 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000000 	.word	0x20000000
 80026f4:	431bde83 	.word	0x431bde83

080026f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002700:	2300      	movs	r3, #0
 8002702:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d12e      	bne.n	8002770 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0201 	bic.w	r2, r2, #1
 8002720:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002722:	f7ff fc97 	bl	8002054 <HAL_GetTick>
 8002726:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002728:	e01b      	b.n	8002762 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800272a:	f7ff fc93 	bl	8002054 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d914      	bls.n	8002762 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b01      	cmp	r3, #1
 8002744:	d10d      	bne.n	8002762 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274a:	f043 0210 	orr.w	r2, r3, #16
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e007      	b.n	8002772 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b01      	cmp	r3, #1
 800276e:	d0dc      	beq.n	800272a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002790:	2b00      	cmp	r3, #0
 8002792:	d127      	bne.n	80027e4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002798:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027aa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027ae:	d115      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d111      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d105      	bne.n	80027dc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d4:	f043 0201 	orr.w	r2, r3, #1
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027dc:	68f8      	ldr	r0, [r7, #12]
 80027de:	f7ff fe1d 	bl	800241c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80027e2:	e004      	b.n	80027ee <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	4798      	blx	r3
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b084      	sub	sp, #16
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002802:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f7ff fe12 	bl	800242e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800280a:	bf00      	nop
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002812:	b580      	push	{r7, lr}
 8002814:	b084      	sub	sp, #16
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002824:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	f043 0204 	orr.w	r2, r3, #4
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f7ff fe01 	bl	8002440 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800283e:	bf00      	nop
 8002840:	3710      	adds	r7, #16
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b084      	sub	sp, #16
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d101      	bne.n	8002858 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e0ed      	b.n	8002a34 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff f80f 	bl	8001888 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f042 0201 	orr.w	r2, r2, #1
 8002878:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800287a:	f7ff fbeb 	bl	8002054 <HAL_GetTick>
 800287e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002880:	e012      	b.n	80028a8 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002882:	f7ff fbe7 	bl	8002054 <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	2b0a      	cmp	r3, #10
 800288e:	d90b      	bls.n	80028a8 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002894:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2205      	movs	r2, #5
 80028a0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0c5      	b.n	8002a34 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0e5      	beq.n	8002882 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0202 	bic.w	r2, r2, #2
 80028c4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028c6:	f7ff fbc5 	bl	8002054 <HAL_GetTick>
 80028ca:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028cc:	e012      	b.n	80028f4 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028ce:	f7ff fbc1 	bl	8002054 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b0a      	cmp	r3, #10
 80028da:	d90b      	bls.n	80028f4 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2205      	movs	r2, #5
 80028ec:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e09f      	b.n	8002a34 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1e5      	bne.n	80028ce <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	7e1b      	ldrb	r3, [r3, #24]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d108      	bne.n	800291c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	e007      	b.n	800292c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800292a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	7e5b      	ldrb	r3, [r3, #25]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d108      	bne.n	8002946 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	e007      	b.n	8002956 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002954:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	7e9b      	ldrb	r3, [r3, #26]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d108      	bne.n	8002970 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f042 0220 	orr.w	r2, r2, #32
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	e007      	b.n	8002980 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0220 	bic.w	r2, r2, #32
 800297e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	7edb      	ldrb	r3, [r3, #27]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d108      	bne.n	800299a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0210 	bic.w	r2, r2, #16
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	e007      	b.n	80029aa <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0210 	orr.w	r2, r2, #16
 80029a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	7f1b      	ldrb	r3, [r3, #28]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d108      	bne.n	80029c4 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f042 0208 	orr.w	r2, r2, #8
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	e007      	b.n	80029d4 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0208 	bic.w	r2, r2, #8
 80029d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	7f5b      	ldrb	r3, [r3, #29]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d108      	bne.n	80029ee <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0204 	orr.w	r2, r2, #4
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e007      	b.n	80029fe <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0204 	bic.w	r2, r2, #4
 80029fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	431a      	orrs	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	691b      	ldr	r3, [r3, #16]
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	ea42 0103 	orr.w	r1, r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	1e5a      	subs	r2, r3, #1
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b087      	sub	sp, #28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a52:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a54:	7cfb      	ldrb	r3, [r7, #19]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d003      	beq.n	8002a62 <HAL_CAN_ConfigFilter+0x26>
 8002a5a:	7cfb      	ldrb	r3, [r7, #19]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	f040 80aa 	bne.w	8002bb6 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002a68:	f043 0201 	orr.w	r2, r3, #1
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	401a      	ands	r2, r3
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d123      	bne.n	8002ae4 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	401a      	ands	r2, r3
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002abe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	3248      	adds	r2, #72	; 0x48
 8002ac4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ad8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ada:	6979      	ldr	r1, [r7, #20]
 8002adc:	3348      	adds	r3, #72	; 0x48
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	440b      	add	r3, r1
 8002ae2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	69db      	ldr	r3, [r3, #28]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d122      	bne.n	8002b32 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	431a      	orrs	r2, r3
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b08:	683a      	ldr	r2, [r7, #0]
 8002b0a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002b0c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	3248      	adds	r2, #72	; 0x48
 8002b12:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b26:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b28:	6979      	ldr	r1, [r7, #20]
 8002b2a:	3348      	adds	r3, #72	; 0x48
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	440b      	add	r3, r1
 8002b30:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d109      	bne.n	8002b4e <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	401a      	ands	r2, r3
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002b4c:	e007      	b.n	8002b5e <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	431a      	orrs	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d109      	bne.n	8002b7a <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	401a      	ands	r2, r3
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002b78:	e007      	b.n	8002b8a <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	431a      	orrs	r2, r3
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d107      	bne.n	8002ba2 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002ba8:	f023 0201 	bic.w	r2, r3, #1
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	e006      	b.n	8002bc4 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
  }
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	371c      	adds	r7, #28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bc80      	pop	{r7}
 8002bcc:	4770      	bx	lr

08002bce <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b084      	sub	sp, #16
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d12e      	bne.n	8002c40 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2202      	movs	r2, #2
 8002be6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0201 	bic.w	r2, r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bfa:	f7ff fa2b 	bl	8002054 <HAL_GetTick>
 8002bfe:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c00:	e012      	b.n	8002c28 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c02:	f7ff fa27 	bl	8002054 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b0a      	cmp	r3, #10
 8002c0e:	d90b      	bls.n	8002c28 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2205      	movs	r2, #5
 8002c20:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e012      	b.n	8002c4e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1e5      	bne.n	8002c02 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e006      	b.n	8002c4e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
  }
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b089      	sub	sp, #36	; 0x24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c6a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c74:	7ffb      	ldrb	r3, [r7, #31]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d003      	beq.n	8002c82 <HAL_CAN_AddTxMessage+0x2c>
 8002c7a:	7ffb      	ldrb	r3, [r7, #31]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	f040 80b8 	bne.w	8002df2 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d105      	bne.n	8002ca2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80a0 	beq.w	8002de2 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	0e1b      	lsrs	r3, r3, #24
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d907      	bls.n	8002cc2 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e09e      	b.n	8002e00 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	409a      	lsls	r2, r3
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10d      	bne.n	8002cf0 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cde:	68f9      	ldr	r1, [r7, #12]
 8002ce0:	6809      	ldr	r1, [r1, #0]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	3318      	adds	r3, #24
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	440b      	add	r3, r1
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	e00f      	b.n	8002d10 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cfa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d00:	68f9      	ldr	r1, [r7, #12]
 8002d02:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002d04:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	3318      	adds	r3, #24
 8002d0a:	011b      	lsls	r3, r3, #4
 8002d0c:	440b      	add	r3, r1
 8002d0e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6819      	ldr	r1, [r3, #0]
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	3318      	adds	r3, #24
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	440b      	add	r3, r1
 8002d20:	3304      	adds	r3, #4
 8002d22:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	7d1b      	ldrb	r3, [r3, #20]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d111      	bne.n	8002d50 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	3318      	adds	r3, #24
 8002d34:	011b      	lsls	r3, r3, #4
 8002d36:	4413      	add	r3, r2
 8002d38:	3304      	adds	r3, #4
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	6811      	ldr	r1, [r2, #0]
 8002d40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	3318      	adds	r3, #24
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	440b      	add	r3, r1
 8002d4c:	3304      	adds	r3, #4
 8002d4e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3307      	adds	r3, #7
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	061a      	lsls	r2, r3, #24
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3306      	adds	r3, #6
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	041b      	lsls	r3, r3, #16
 8002d60:	431a      	orrs	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	3305      	adds	r3, #5
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	3204      	adds	r2, #4
 8002d70:	7812      	ldrb	r2, [r2, #0]
 8002d72:	4610      	mov	r0, r2
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	6811      	ldr	r1, [r2, #0]
 8002d78:	ea43 0200 	orr.w	r2, r3, r0
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	440b      	add	r3, r1
 8002d82:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002d86:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3303      	adds	r3, #3
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	061a      	lsls	r2, r3, #24
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3302      	adds	r3, #2
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	041b      	lsls	r3, r3, #16
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	021b      	lsls	r3, r3, #8
 8002da2:	4313      	orrs	r3, r2
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	7812      	ldrb	r2, [r2, #0]
 8002da8:	4610      	mov	r0, r2
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	6811      	ldr	r1, [r2, #0]
 8002dae:	ea43 0200 	orr.w	r2, r3, r0
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	440b      	add	r3, r1
 8002db8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002dbc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	3318      	adds	r3, #24
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	4413      	add	r3, r2
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	6811      	ldr	r1, [r2, #0]
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	3318      	adds	r3, #24
 8002dd8:	011b      	lsls	r3, r3, #4
 8002dda:	440b      	add	r3, r1
 8002ddc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	e00e      	b.n	8002e00 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e006      	b.n	8002e00 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
  }
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3724      	adds	r7, #36	; 0x24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bc80      	pop	{r7}
 8002e08:	4770      	bx	lr

08002e0a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b087      	sub	sp, #28
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	60f8      	str	r0, [r7, #12]
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e1e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e20:	7dfb      	ldrb	r3, [r7, #23]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d003      	beq.n	8002e2e <HAL_CAN_GetRxMessage+0x24>
 8002e26:	7dfb      	ldrb	r3, [r7, #23]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	f040 80f3 	bne.w	8003014 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10e      	bne.n	8002e52 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d116      	bne.n	8002e70 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e46:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0e7      	b.n	8003022 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f003 0303 	and.w	r3, r3, #3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d107      	bne.n	8002e70 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0d8      	b.n	8003022 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	331b      	adds	r3, #27
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	4413      	add	r3, r2
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0204 	and.w	r2, r3, #4
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10c      	bne.n	8002ea8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	331b      	adds	r3, #27
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	4413      	add	r3, r2
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	0d5b      	lsrs	r3, r3, #21
 8002e9e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	601a      	str	r2, [r3, #0]
 8002ea6:	e00b      	b.n	8002ec0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	331b      	adds	r3, #27
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	4413      	add	r3, r2
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	08db      	lsrs	r3, r3, #3
 8002eb8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	331b      	adds	r3, #27
 8002ec8:	011b      	lsls	r3, r3, #4
 8002eca:	4413      	add	r3, r2
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0202 	and.w	r2, r3, #2
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	331b      	adds	r3, #27
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 020f 	and.w	r2, r3, #15
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	331b      	adds	r3, #27
 8002ef6:	011b      	lsls	r3, r3, #4
 8002ef8:	4413      	add	r3, r2
 8002efa:	3304      	adds	r3, #4
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	0a1b      	lsrs	r3, r3, #8
 8002f00:	b2da      	uxtb	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	331b      	adds	r3, #27
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	4413      	add	r3, r2
 8002f12:	3304      	adds	r3, #4
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	0c1b      	lsrs	r3, r3, #16
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	4413      	add	r3, r2
 8002f3e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0a1a      	lsrs	r2, r3, #8
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	0c1a      	lsrs	r2, r3, #16
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	3302      	adds	r3, #2
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	4413      	add	r3, r2
 8002f72:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	0e1a      	lsrs	r2, r3, #24
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	3303      	adds	r3, #3
 8002f7e:	b2d2      	uxtb	r2, r2
 8002f80:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	3304      	adds	r3, #4
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	0a1a      	lsrs	r2, r3, #8
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	3305      	adds	r3, #5
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	0c1a      	lsrs	r2, r3, #16
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	3306      	adds	r3, #6
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	0e1a      	lsrs	r2, r3, #24
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	3307      	adds	r3, #7
 8002fe4:	b2d2      	uxtb	r2, r2
 8002fe6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d108      	bne.n	8003000 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68da      	ldr	r2, [r3, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f042 0220 	orr.w	r2, r2, #32
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	e007      	b.n	8003010 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0220 	orr.w	r2, r2, #32
 800300e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003010:	2300      	movs	r3, #0
 8003012:	e006      	b.n	8003022 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003018:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
  }
}
 8003022:	4618      	mov	r0, r3
 8003024:	371c      	adds	r7, #28
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800303c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800303e:	7bfb      	ldrb	r3, [r7, #15]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d002      	beq.n	800304a <HAL_CAN_ActivateNotification+0x1e>
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	2b02      	cmp	r3, #2
 8003048:	d109      	bne.n	800305e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6959      	ldr	r1, [r3, #20]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	e006      	b.n	800306c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
  }
}
 800306c:	4618      	mov	r0, r3
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	bc80      	pop	{r7}
 8003074:	4770      	bx	lr

08003076 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b08a      	sub	sp, #40	; 0x28
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800307e:	2300      	movs	r3, #0
 8003080:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d07c      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d023      	beq.n	800310e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2201      	movs	r2, #1
 80030cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f983 	bl	80033e4 <HAL_CAN_TxMailbox0CompleteCallback>
 80030de:	e016      	b.n	800310e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	f003 0304 	and.w	r3, r3, #4
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d004      	beq.n	80030f4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030f0:	627b      	str	r3, [r7, #36]	; 0x24
 80030f2:	e00c      	b.n	800310e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d004      	beq.n	8003108 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
 8003106:	e002      	b.n	800310e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f986 	bl	800341a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003114:	2b00      	cmp	r3, #0
 8003116:	d024      	beq.n	8003162 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003120:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003128:	2b00      	cmp	r3, #0
 800312a:	d003      	beq.n	8003134 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f962 	bl	80033f6 <HAL_CAN_TxMailbox1CompleteCallback>
 8003132:	e016      	b.n	8003162 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313a:	2b00      	cmp	r3, #0
 800313c:	d004      	beq.n	8003148 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800313e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003140:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
 8003146:	e00c      	b.n	8003162 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800314e:	2b00      	cmp	r3, #0
 8003150:	d004      	beq.n	800315c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
 800315a:	e002      	b.n	8003162 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f965 	bl	800342c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003162:	69bb      	ldr	r3, [r7, #24]
 8003164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d024      	beq.n	80031b6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003174:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f941 	bl	8003408 <HAL_CAN_TxMailbox2CompleteCallback>
 8003186:	e016      	b.n	80031b6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d004      	beq.n	800319c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003194:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003198:	627b      	str	r3, [r7, #36]	; 0x24
 800319a:	e00c      	b.n	80031b6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d004      	beq.n	80031b0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80031a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
 80031ae:	e002      	b.n	80031b6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 f944 	bl	800343e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00c      	beq.n	80031da <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80031ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031d0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2210      	movs	r2, #16
 80031d8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80031da:	6a3b      	ldr	r3, [r7, #32]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00b      	beq.n	80031fc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d006      	beq.n	80031fc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2208      	movs	r2, #8
 80031f4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f92a 	bl	8003450 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d009      	beq.n	800321a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f7fe fe5d 	bl	8001ed4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800321a:	6a3b      	ldr	r3, [r7, #32]
 800321c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00c      	beq.n	800323e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f003 0310 	and.w	r3, r3, #16
 800322a:	2b00      	cmp	r3, #0
 800322c:	d007      	beq.n	800323e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800322e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003230:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003234:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2210      	movs	r2, #16
 800323c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00b      	beq.n	8003260 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f003 0308 	and.w	r3, r3, #8
 800324e:	2b00      	cmp	r3, #0
 8003250:	d006      	beq.n	8003260 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2208      	movs	r2, #8
 8003258:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f90a 	bl	8003474 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	f003 0310 	and.w	r3, r3, #16
 8003266:	2b00      	cmp	r3, #0
 8003268:	d009      	beq.n	800327e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	f003 0303 	and.w	r3, r3, #3
 8003274:	2b00      	cmp	r3, #0
 8003276:	d002      	beq.n	800327e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f000 f8f2 	bl	8003462 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00b      	beq.n	80032a0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	2b00      	cmp	r3, #0
 8003290:	d006      	beq.n	80032a0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2210      	movs	r2, #16
 8003298:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f8f3 	bl	8003486 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00b      	beq.n	80032c2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d006      	beq.n	80032c2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2208      	movs	r2, #8
 80032ba:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 f8eb 	bl	8003498 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d07b      	beq.n	80033c4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d072      	beq.n	80033bc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d008      	beq.n	80032f2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	f043 0301 	orr.w	r3, r3, #1
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d008      	beq.n	800330e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003308:	f043 0302 	orr.w	r3, r3, #2
 800330c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003314:	2b00      	cmp	r3, #0
 8003316:	d008      	beq.n	800332a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	f043 0304 	orr.w	r3, r3, #4
 8003328:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003330:	2b00      	cmp	r3, #0
 8003332:	d043      	beq.n	80033bc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800333a:	2b00      	cmp	r3, #0
 800333c:	d03e      	beq.n	80033bc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003344:	2b60      	cmp	r3, #96	; 0x60
 8003346:	d02b      	beq.n	80033a0 <HAL_CAN_IRQHandler+0x32a>
 8003348:	2b60      	cmp	r3, #96	; 0x60
 800334a:	d82e      	bhi.n	80033aa <HAL_CAN_IRQHandler+0x334>
 800334c:	2b50      	cmp	r3, #80	; 0x50
 800334e:	d022      	beq.n	8003396 <HAL_CAN_IRQHandler+0x320>
 8003350:	2b50      	cmp	r3, #80	; 0x50
 8003352:	d82a      	bhi.n	80033aa <HAL_CAN_IRQHandler+0x334>
 8003354:	2b40      	cmp	r3, #64	; 0x40
 8003356:	d019      	beq.n	800338c <HAL_CAN_IRQHandler+0x316>
 8003358:	2b40      	cmp	r3, #64	; 0x40
 800335a:	d826      	bhi.n	80033aa <HAL_CAN_IRQHandler+0x334>
 800335c:	2b30      	cmp	r3, #48	; 0x30
 800335e:	d010      	beq.n	8003382 <HAL_CAN_IRQHandler+0x30c>
 8003360:	2b30      	cmp	r3, #48	; 0x30
 8003362:	d822      	bhi.n	80033aa <HAL_CAN_IRQHandler+0x334>
 8003364:	2b10      	cmp	r3, #16
 8003366:	d002      	beq.n	800336e <HAL_CAN_IRQHandler+0x2f8>
 8003368:	2b20      	cmp	r3, #32
 800336a:	d005      	beq.n	8003378 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800336c:	e01d      	b.n	80033aa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	f043 0308 	orr.w	r3, r3, #8
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003376:	e019      	b.n	80033ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	f043 0310 	orr.w	r3, r3, #16
 800337e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003380:	e014      	b.n	80033ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003384:	f043 0320 	orr.w	r3, r3, #32
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800338a:	e00f      	b.n	80033ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800338c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003392:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003394:	e00a      	b.n	80033ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800339e:	e005      	b.n	80033ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80033a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033a6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80033a8:	e000      	b.n	80033ac <HAL_CAN_IRQHandler+0x336>
            break;
 80033aa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80033ba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2204      	movs	r2, #4
 80033c2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d008      	beq.n	80033dc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	431a      	orrs	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f867 	bl	80034aa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80033dc:	bf00      	nop
 80033de:	3728      	adds	r7, #40	; 0x28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}

080033e4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc80      	pop	{r7}
 80033f4:	4770      	bx	lr

080033f6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80033fe:	bf00      	nop
 8003400:	370c      	adds	r7, #12
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800342c:	b480      	push	{r7}
 800342e:	b083      	sub	sp, #12
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr

0800343e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800343e:	b480      	push	{r7}
 8003440:	b083      	sub	sp, #12
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003446:	bf00      	nop
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	bc80      	pop	{r7}
 800344e:	4770      	bx	lr

08003450 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr

08003462 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003462:	b480      	push	{r7}
 8003464:	b083      	sub	sp, #12
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800346a:	bf00      	nop
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	bc80      	pop	{r7}
 8003472:	4770      	bx	lr

08003474 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr

08003486 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr

08003498 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bc80      	pop	{r7}
 80034a8:	4770      	bx	lr

080034aa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr

080034bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034cc:	4b0c      	ldr	r3, [pc, #48]	; (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034d8:	4013      	ands	r3, r2
 80034da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80034e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034ee:	4a04      	ldr	r2, [pc, #16]	; (8003500 <__NVIC_SetPriorityGrouping+0x44>)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	60d3      	str	r3, [r2, #12]
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003508:	4b04      	ldr	r3, [pc, #16]	; (800351c <__NVIC_GetPriorityGrouping+0x18>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	0a1b      	lsrs	r3, r3, #8
 800350e:	f003 0307 	and.w	r3, r3, #7
}
 8003512:	4618      	mov	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	2b00      	cmp	r3, #0
 8003530:	db0b      	blt.n	800354a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003532:	79fb      	ldrb	r3, [r7, #7]
 8003534:	f003 021f 	and.w	r2, r3, #31
 8003538:	4906      	ldr	r1, [pc, #24]	; (8003554 <__NVIC_EnableIRQ+0x34>)
 800353a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	2001      	movs	r0, #1
 8003542:	fa00 f202 	lsl.w	r2, r0, r2
 8003546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr
 8003554:	e000e100 	.word	0xe000e100

08003558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	6039      	str	r1, [r7, #0]
 8003562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003568:	2b00      	cmp	r3, #0
 800356a:	db0a      	blt.n	8003582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	b2da      	uxtb	r2, r3
 8003570:	490c      	ldr	r1, [pc, #48]	; (80035a4 <__NVIC_SetPriority+0x4c>)
 8003572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003576:	0112      	lsls	r2, r2, #4
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	440b      	add	r3, r1
 800357c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003580:	e00a      	b.n	8003598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	4908      	ldr	r1, [pc, #32]	; (80035a8 <__NVIC_SetPriority+0x50>)
 8003588:	79fb      	ldrb	r3, [r7, #7]
 800358a:	f003 030f 	and.w	r3, r3, #15
 800358e:	3b04      	subs	r3, #4
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	440b      	add	r3, r1
 8003596:	761a      	strb	r2, [r3, #24]
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	e000e100 	.word	0xe000e100
 80035a8:	e000ed00 	.word	0xe000ed00

080035ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b089      	sub	sp, #36	; 0x24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f1c3 0307 	rsb	r3, r3, #7
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	bf28      	it	cs
 80035ca:	2304      	movcs	r3, #4
 80035cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2b06      	cmp	r3, #6
 80035d4:	d902      	bls.n	80035dc <NVIC_EncodePriority+0x30>
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	3b03      	subs	r3, #3
 80035da:	e000      	b.n	80035de <NVIC_EncodePriority+0x32>
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	43da      	mvns	r2, r3
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035f4:	f04f 31ff 	mov.w	r1, #4294967295
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	43d9      	mvns	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	4313      	orrs	r3, r2
         );
}
 8003606:	4618      	mov	r0, r3
 8003608:	3724      	adds	r7, #36	; 0x24
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr

08003610 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003614:	f3bf 8f4f 	dsb	sy
}
 8003618:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800361a:	4b06      	ldr	r3, [pc, #24]	; (8003634 <__NVIC_SystemReset+0x24>)
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003622:	4904      	ldr	r1, [pc, #16]	; (8003634 <__NVIC_SystemReset+0x24>)
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <__NVIC_SystemReset+0x28>)
 8003626:	4313      	orrs	r3, r2
 8003628:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800362a:	f3bf 8f4f 	dsb	sy
}
 800362e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003630:	bf00      	nop
 8003632:	e7fd      	b.n	8003630 <__NVIC_SystemReset+0x20>
 8003634:	e000ed00 	.word	0xe000ed00
 8003638:	05fa0004 	.word	0x05fa0004

0800363c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800364c:	d301      	bcc.n	8003652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364e:	2301      	movs	r3, #1
 8003650:	e00f      	b.n	8003672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003652:	4a0a      	ldr	r2, [pc, #40]	; (800367c <SysTick_Config+0x40>)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3b01      	subs	r3, #1
 8003658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365a:	210f      	movs	r1, #15
 800365c:	f04f 30ff 	mov.w	r0, #4294967295
 8003660:	f7ff ff7a 	bl	8003558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003664:	4b05      	ldr	r3, [pc, #20]	; (800367c <SysTick_Config+0x40>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366a:	4b04      	ldr	r3, [pc, #16]	; (800367c <SysTick_Config+0x40>)
 800366c:	2207      	movs	r2, #7
 800366e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	e000e010 	.word	0xe000e010

08003680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff ff17 	bl	80034bc <__NVIC_SetPriorityGrouping>
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003696:	b580      	push	{r7, lr}
 8003698:	b086      	sub	sp, #24
 800369a:	af00      	add	r7, sp, #0
 800369c:	4603      	mov	r3, r0
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
 80036a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036a8:	f7ff ff2c 	bl	8003504 <__NVIC_GetPriorityGrouping>
 80036ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	6978      	ldr	r0, [r7, #20]
 80036b4:	f7ff ff7a 	bl	80035ac <NVIC_EncodePriority>
 80036b8:	4602      	mov	r2, r0
 80036ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036be:	4611      	mov	r1, r2
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff ff49 	bl	8003558 <__NVIC_SetPriority>
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	4603      	mov	r3, r0
 80036d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff ff1f 	bl	8003520 <__NVIC_EnableIRQ>
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80036ee:	f7ff ff8f 	bl	8003610 <__NVIC_SystemReset>

080036f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ff9e 	bl	800363c <SysTick_Config>
 8003700:	4603      	mov	r3, r0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
	...

0800370c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e043      	b.n	80037aa <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	4b22      	ldr	r3, [pc, #136]	; (80037b4 <HAL_DMA_Init+0xa8>)
 800372a:	4413      	add	r3, r2
 800372c:	4a22      	ldr	r2, [pc, #136]	; (80037b8 <HAL_DMA_Init+0xac>)
 800372e:	fba2 2303 	umull	r2, r3, r2, r3
 8003732:	091b      	lsrs	r3, r3, #4
 8003734:	009a      	lsls	r2, r3, #2
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a1f      	ldr	r2, [pc, #124]	; (80037bc <HAL_DMA_Init+0xb0>)
 800373e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003756:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800375a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003764:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003770:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800377c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr
 80037b4:	bffdfff8 	.word	0xbffdfff8
 80037b8:	cccccccd 	.word	0xcccccccd
 80037bc:	40020000 	.word	0x40020000

080037c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ce:	2300      	movs	r3, #0
 80037d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_DMA_Start_IT+0x20>
 80037dc:	2302      	movs	r3, #2
 80037de:	e04a      	b.n	8003876 <HAL_DMA_Start_IT+0xb6>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d13a      	bne.n	8003868 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2202      	movs	r2, #2
 80037f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0201 	bic.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68b9      	ldr	r1, [r7, #8]
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f8e2 	bl	80039e0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	2b00      	cmp	r3, #0
 8003822:	d008      	beq.n	8003836 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 020e 	orr.w	r2, r2, #14
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	e00f      	b.n	8003856 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0204 	bic.w	r2, r2, #4
 8003844:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 020a 	orr.w	r2, r2, #10
 8003854:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0201 	orr.w	r2, r2, #1
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	e005      	b.n	8003874 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003870:	2302      	movs	r3, #2
 8003872:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003874:	7dfb      	ldrb	r3, [r7, #23]
}
 8003876:	4618      	mov	r0, r3
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800387e:	b480      	push	{r7}
 8003880:	b085      	sub	sp, #20
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003890:	2b02      	cmp	r3, #2
 8003892:	d008      	beq.n	80038a6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2204      	movs	r2, #4
 8003898:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e020      	b.n	80038e8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 020e 	bic.w	r2, r2, #14
 80038b4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0201 	bic.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ce:	2101      	movs	r1, #1
 80038d0:	fa01 f202 	lsl.w	r2, r1, r2
 80038d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3714      	adds	r7, #20
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fc:	2300      	movs	r3, #0
 80038fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003906:	2b02      	cmp	r3, #2
 8003908:	d005      	beq.n	8003916 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2204      	movs	r2, #4
 800390e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	73fb      	strb	r3, [r7, #15]
 8003914:	e051      	b.n	80039ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 020e 	bic.w	r2, r2, #14
 8003924:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0201 	bic.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a22      	ldr	r2, [pc, #136]	; (80039c4 <HAL_DMA_Abort_IT+0xd0>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d029      	beq.n	8003994 <HAL_DMA_Abort_IT+0xa0>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a20      	ldr	r2, [pc, #128]	; (80039c8 <HAL_DMA_Abort_IT+0xd4>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d022      	beq.n	8003990 <HAL_DMA_Abort_IT+0x9c>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a1f      	ldr	r2, [pc, #124]	; (80039cc <HAL_DMA_Abort_IT+0xd8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d01a      	beq.n	800398a <HAL_DMA_Abort_IT+0x96>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a1d      	ldr	r2, [pc, #116]	; (80039d0 <HAL_DMA_Abort_IT+0xdc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d012      	beq.n	8003984 <HAL_DMA_Abort_IT+0x90>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a1c      	ldr	r2, [pc, #112]	; (80039d4 <HAL_DMA_Abort_IT+0xe0>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d00a      	beq.n	800397e <HAL_DMA_Abort_IT+0x8a>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a1a      	ldr	r2, [pc, #104]	; (80039d8 <HAL_DMA_Abort_IT+0xe4>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d102      	bne.n	8003978 <HAL_DMA_Abort_IT+0x84>
 8003972:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003976:	e00e      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800397c:	e00b      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 800397e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003982:	e008      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003984:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003988:	e005      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 800398a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800398e:	e002      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003990:	2310      	movs	r3, #16
 8003992:	e000      	b.n	8003996 <HAL_DMA_Abort_IT+0xa2>
 8003994:	2301      	movs	r3, #1
 8003996:	4a11      	ldr	r2, [pc, #68]	; (80039dc <HAL_DMA_Abort_IT+0xe8>)
 8003998:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	4798      	blx	r3
    } 
  }
  return status;
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40020008 	.word	0x40020008
 80039c8:	4002001c 	.word	0x4002001c
 80039cc:	40020030 	.word	0x40020030
 80039d0:	40020044 	.word	0x40020044
 80039d4:	40020058 	.word	0x40020058
 80039d8:	4002006c 	.word	0x4002006c
 80039dc:	40020000 	.word	0x40020000

080039e0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f6:	2101      	movs	r1, #1
 80039f8:	fa01 f202 	lsl.w	r2, r1, r2
 80039fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d108      	bne.n	8003a20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a1e:	e007      	b.n	8003a30 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	60da      	str	r2, [r3, #12]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr
	...

08003a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b08b      	sub	sp, #44	; 0x2c
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a46:	2300      	movs	r3, #0
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a4e:	e169      	b.n	8003d24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a50:	2201      	movs	r2, #1
 8003a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a54:	fa02 f303 	lsl.w	r3, r2, r3
 8003a58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	69fa      	ldr	r2, [r7, #28]
 8003a60:	4013      	ands	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	f040 8158 	bne.w	8003d1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	4a9a      	ldr	r2, [pc, #616]	; (8003cdc <HAL_GPIO_Init+0x2a0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d05e      	beq.n	8003b36 <HAL_GPIO_Init+0xfa>
 8003a78:	4a98      	ldr	r2, [pc, #608]	; (8003cdc <HAL_GPIO_Init+0x2a0>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d875      	bhi.n	8003b6a <HAL_GPIO_Init+0x12e>
 8003a7e:	4a98      	ldr	r2, [pc, #608]	; (8003ce0 <HAL_GPIO_Init+0x2a4>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d058      	beq.n	8003b36 <HAL_GPIO_Init+0xfa>
 8003a84:	4a96      	ldr	r2, [pc, #600]	; (8003ce0 <HAL_GPIO_Init+0x2a4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d86f      	bhi.n	8003b6a <HAL_GPIO_Init+0x12e>
 8003a8a:	4a96      	ldr	r2, [pc, #600]	; (8003ce4 <HAL_GPIO_Init+0x2a8>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d052      	beq.n	8003b36 <HAL_GPIO_Init+0xfa>
 8003a90:	4a94      	ldr	r2, [pc, #592]	; (8003ce4 <HAL_GPIO_Init+0x2a8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d869      	bhi.n	8003b6a <HAL_GPIO_Init+0x12e>
 8003a96:	4a94      	ldr	r2, [pc, #592]	; (8003ce8 <HAL_GPIO_Init+0x2ac>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d04c      	beq.n	8003b36 <HAL_GPIO_Init+0xfa>
 8003a9c:	4a92      	ldr	r2, [pc, #584]	; (8003ce8 <HAL_GPIO_Init+0x2ac>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d863      	bhi.n	8003b6a <HAL_GPIO_Init+0x12e>
 8003aa2:	4a92      	ldr	r2, [pc, #584]	; (8003cec <HAL_GPIO_Init+0x2b0>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d046      	beq.n	8003b36 <HAL_GPIO_Init+0xfa>
 8003aa8:	4a90      	ldr	r2, [pc, #576]	; (8003cec <HAL_GPIO_Init+0x2b0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d85d      	bhi.n	8003b6a <HAL_GPIO_Init+0x12e>
 8003aae:	2b12      	cmp	r3, #18
 8003ab0:	d82a      	bhi.n	8003b08 <HAL_GPIO_Init+0xcc>
 8003ab2:	2b12      	cmp	r3, #18
 8003ab4:	d859      	bhi.n	8003b6a <HAL_GPIO_Init+0x12e>
 8003ab6:	a201      	add	r2, pc, #4	; (adr r2, 8003abc <HAL_GPIO_Init+0x80>)
 8003ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003abc:	08003b37 	.word	0x08003b37
 8003ac0:	08003b11 	.word	0x08003b11
 8003ac4:	08003b23 	.word	0x08003b23
 8003ac8:	08003b65 	.word	0x08003b65
 8003acc:	08003b6b 	.word	0x08003b6b
 8003ad0:	08003b6b 	.word	0x08003b6b
 8003ad4:	08003b6b 	.word	0x08003b6b
 8003ad8:	08003b6b 	.word	0x08003b6b
 8003adc:	08003b6b 	.word	0x08003b6b
 8003ae0:	08003b6b 	.word	0x08003b6b
 8003ae4:	08003b6b 	.word	0x08003b6b
 8003ae8:	08003b6b 	.word	0x08003b6b
 8003aec:	08003b6b 	.word	0x08003b6b
 8003af0:	08003b6b 	.word	0x08003b6b
 8003af4:	08003b6b 	.word	0x08003b6b
 8003af8:	08003b6b 	.word	0x08003b6b
 8003afc:	08003b6b 	.word	0x08003b6b
 8003b00:	08003b19 	.word	0x08003b19
 8003b04:	08003b2d 	.word	0x08003b2d
 8003b08:	4a79      	ldr	r2, [pc, #484]	; (8003cf0 <HAL_GPIO_Init+0x2b4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d013      	beq.n	8003b36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b0e:	e02c      	b.n	8003b6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	623b      	str	r3, [r7, #32]
          break;
 8003b16:	e029      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	623b      	str	r3, [r7, #32]
          break;
 8003b20:	e024      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	3308      	adds	r3, #8
 8003b28:	623b      	str	r3, [r7, #32]
          break;
 8003b2a:	e01f      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	330c      	adds	r3, #12
 8003b32:	623b      	str	r3, [r7, #32]
          break;
 8003b34:	e01a      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d102      	bne.n	8003b44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b3e:	2304      	movs	r3, #4
 8003b40:	623b      	str	r3, [r7, #32]
          break;
 8003b42:	e013      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d105      	bne.n	8003b58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b4c:	2308      	movs	r3, #8
 8003b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69fa      	ldr	r2, [r7, #28]
 8003b54:	611a      	str	r2, [r3, #16]
          break;
 8003b56:	e009      	b.n	8003b6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b58:	2308      	movs	r3, #8
 8003b5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69fa      	ldr	r2, [r7, #28]
 8003b60:	615a      	str	r2, [r3, #20]
          break;
 8003b62:	e003      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b64:	2300      	movs	r3, #0
 8003b66:	623b      	str	r3, [r7, #32]
          break;
 8003b68:	e000      	b.n	8003b6c <HAL_GPIO_Init+0x130>
          break;
 8003b6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	2bff      	cmp	r3, #255	; 0xff
 8003b70:	d801      	bhi.n	8003b76 <HAL_GPIO_Init+0x13a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	e001      	b.n	8003b7a <HAL_GPIO_Init+0x13e>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	3304      	adds	r3, #4
 8003b7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2bff      	cmp	r3, #255	; 0xff
 8003b80:	d802      	bhi.n	8003b88 <HAL_GPIO_Init+0x14c>
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	e002      	b.n	8003b8e <HAL_GPIO_Init+0x152>
 8003b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8a:	3b08      	subs	r3, #8
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	210f      	movs	r1, #15
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9c:	43db      	mvns	r3, r3
 8003b9e:	401a      	ands	r2, r3
 8003ba0:	6a39      	ldr	r1, [r7, #32]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 80b1 	beq.w	8003d1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003bbc:	4b4d      	ldr	r3, [pc, #308]	; (8003cf4 <HAL_GPIO_Init+0x2b8>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	4a4c      	ldr	r2, [pc, #304]	; (8003cf4 <HAL_GPIO_Init+0x2b8>)
 8003bc2:	f043 0301 	orr.w	r3, r3, #1
 8003bc6:	6193      	str	r3, [r2, #24]
 8003bc8:	4b4a      	ldr	r3, [pc, #296]	; (8003cf4 <HAL_GPIO_Init+0x2b8>)
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003bd4:	4a48      	ldr	r2, [pc, #288]	; (8003cf8 <HAL_GPIO_Init+0x2bc>)
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	089b      	lsrs	r3, r3, #2
 8003bda:	3302      	adds	r3, #2
 8003bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003be0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	220f      	movs	r2, #15
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	43db      	mvns	r3, r3
 8003bf2:	68fa      	ldr	r2, [r7, #12]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a40      	ldr	r2, [pc, #256]	; (8003cfc <HAL_GPIO_Init+0x2c0>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d013      	beq.n	8003c28 <HAL_GPIO_Init+0x1ec>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	4a3f      	ldr	r2, [pc, #252]	; (8003d00 <HAL_GPIO_Init+0x2c4>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00d      	beq.n	8003c24 <HAL_GPIO_Init+0x1e8>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a3e      	ldr	r2, [pc, #248]	; (8003d04 <HAL_GPIO_Init+0x2c8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d007      	beq.n	8003c20 <HAL_GPIO_Init+0x1e4>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	4a3d      	ldr	r2, [pc, #244]	; (8003d08 <HAL_GPIO_Init+0x2cc>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d101      	bne.n	8003c1c <HAL_GPIO_Init+0x1e0>
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e006      	b.n	8003c2a <HAL_GPIO_Init+0x1ee>
 8003c1c:	2304      	movs	r3, #4
 8003c1e:	e004      	b.n	8003c2a <HAL_GPIO_Init+0x1ee>
 8003c20:	2302      	movs	r3, #2
 8003c22:	e002      	b.n	8003c2a <HAL_GPIO_Init+0x1ee>
 8003c24:	2301      	movs	r3, #1
 8003c26:	e000      	b.n	8003c2a <HAL_GPIO_Init+0x1ee>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2c:	f002 0203 	and.w	r2, r2, #3
 8003c30:	0092      	lsls	r2, r2, #2
 8003c32:	4093      	lsls	r3, r2
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c3a:	492f      	ldr	r1, [pc, #188]	; (8003cf8 <HAL_GPIO_Init+0x2bc>)
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	089b      	lsrs	r3, r3, #2
 8003c40:	3302      	adds	r3, #2
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d006      	beq.n	8003c62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c54:	4b2d      	ldr	r3, [pc, #180]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	492c      	ldr	r1, [pc, #176]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	600b      	str	r3, [r1, #0]
 8003c60:	e006      	b.n	8003c70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c62:	4b2a      	ldr	r3, [pc, #168]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	4928      	ldr	r1, [pc, #160]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d006      	beq.n	8003c8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c7c:	4b23      	ldr	r3, [pc, #140]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	4922      	ldr	r1, [pc, #136]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	604b      	str	r3, [r1, #4]
 8003c88:	e006      	b.n	8003c98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c8a:	4b20      	ldr	r3, [pc, #128]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	491e      	ldr	r1, [pc, #120]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d006      	beq.n	8003cb2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ca4:	4b19      	ldr	r3, [pc, #100]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	4918      	ldr	r1, [pc, #96]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	608b      	str	r3, [r1, #8]
 8003cb0:	e006      	b.n	8003cc0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003cb2:	4b16      	ldr	r3, [pc, #88]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	4914      	ldr	r1, [pc, #80]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d021      	beq.n	8003d10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ccc:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003cce:	68da      	ldr	r2, [r3, #12]
 8003cd0:	490e      	ldr	r1, [pc, #56]	; (8003d0c <HAL_GPIO_Init+0x2d0>)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60cb      	str	r3, [r1, #12]
 8003cd8:	e021      	b.n	8003d1e <HAL_GPIO_Init+0x2e2>
 8003cda:	bf00      	nop
 8003cdc:	10320000 	.word	0x10320000
 8003ce0:	10310000 	.word	0x10310000
 8003ce4:	10220000 	.word	0x10220000
 8003ce8:	10210000 	.word	0x10210000
 8003cec:	10120000 	.word	0x10120000
 8003cf0:	10110000 	.word	0x10110000
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	40010000 	.word	0x40010000
 8003cfc:	40010800 	.word	0x40010800
 8003d00:	40010c00 	.word	0x40010c00
 8003d04:	40011000 	.word	0x40011000
 8003d08:	40011400 	.word	0x40011400
 8003d0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d10:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <HAL_GPIO_Init+0x304>)
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	43db      	mvns	r3, r3
 8003d18:	4909      	ldr	r1, [pc, #36]	; (8003d40 <HAL_GPIO_Init+0x304>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d20:	3301      	adds	r3, #1
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f47f ae8e 	bne.w	8003a50 <HAL_GPIO_Init+0x14>
  }
}
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop
 8003d38:	372c      	adds	r7, #44	; 0x2c
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr
 8003d40:	40010400 	.word	0x40010400

08003d44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	807b      	strh	r3, [r7, #2]
 8003d50:	4613      	mov	r3, r2
 8003d52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d54:	787b      	ldrb	r3, [r7, #1]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d003      	beq.n	8003d62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d5a:	887a      	ldrh	r2, [r7, #2]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d60:	e003      	b.n	8003d6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d62:	887b      	ldrh	r3, [r7, #2]
 8003d64:	041a      	lsls	r2, r3, #16
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	611a      	str	r2, [r3, #16]
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bc80      	pop	{r7}
 8003d72:	4770      	bx	lr

08003d74 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d86:	887a      	ldrh	r2, [r7, #2]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	041a      	lsls	r2, r3, #16
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	43d9      	mvns	r1, r3
 8003d92:	887b      	ldrh	r3, [r7, #2]
 8003d94:	400b      	ands	r3, r1
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	611a      	str	r2, [r3, #16]
}
 8003d9c:	bf00      	nop
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bc80      	pop	{r7}
 8003da4:	4770      	bx	lr
	...

08003da8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003db2:	4b08      	ldr	r3, [pc, #32]	; (8003dd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003db4:	695a      	ldr	r2, [r3, #20]
 8003db6:	88fb      	ldrh	r3, [r7, #6]
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d006      	beq.n	8003dcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dbe:	4a05      	ldr	r2, [pc, #20]	; (8003dd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dc0:	88fb      	ldrh	r3, [r7, #6]
 8003dc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003dc4:	88fb      	ldrh	r3, [r7, #6]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fe f834 	bl	8001e34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003dcc:	bf00      	nop
 8003dce:	3708      	adds	r7, #8
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40010400 	.word	0x40010400

08003dd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e12b      	b.n	8004042 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d106      	bne.n	8003e04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fd fdaa 	bl	8001958 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2224      	movs	r2, #36	; 0x24
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0201 	bic.w	r2, r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e3c:	f000 fce4 	bl	8004808 <HAL_RCC_GetPCLK1Freq>
 8003e40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	4a81      	ldr	r2, [pc, #516]	; (800404c <HAL_I2C_Init+0x274>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d807      	bhi.n	8003e5c <HAL_I2C_Init+0x84>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	4a80      	ldr	r2, [pc, #512]	; (8004050 <HAL_I2C_Init+0x278>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	bf94      	ite	ls
 8003e54:	2301      	movls	r3, #1
 8003e56:	2300      	movhi	r3, #0
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	e006      	b.n	8003e6a <HAL_I2C_Init+0x92>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4a7d      	ldr	r2, [pc, #500]	; (8004054 <HAL_I2C_Init+0x27c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	bf94      	ite	ls
 8003e64:	2301      	movls	r3, #1
 8003e66:	2300      	movhi	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e0e7      	b.n	8004042 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4a78      	ldr	r2, [pc, #480]	; (8004058 <HAL_I2C_Init+0x280>)
 8003e76:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7a:	0c9b      	lsrs	r3, r3, #18
 8003e7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68ba      	ldr	r2, [r7, #8]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	4a6a      	ldr	r2, [pc, #424]	; (800404c <HAL_I2C_Init+0x274>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d802      	bhi.n	8003eac <HAL_I2C_Init+0xd4>
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	e009      	b.n	8003ec0 <HAL_I2C_Init+0xe8>
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003eb2:	fb02 f303 	mul.w	r3, r2, r3
 8003eb6:	4a69      	ldr	r2, [pc, #420]	; (800405c <HAL_I2C_Init+0x284>)
 8003eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6812      	ldr	r2, [r2, #0]
 8003ec4:	430b      	orrs	r3, r1
 8003ec6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ed2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	495c      	ldr	r1, [pc, #368]	; (800404c <HAL_I2C_Init+0x274>)
 8003edc:	428b      	cmp	r3, r1
 8003ede:	d819      	bhi.n	8003f14 <HAL_I2C_Init+0x13c>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	1e59      	subs	r1, r3, #1
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eee:	1c59      	adds	r1, r3, #1
 8003ef0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003ef4:	400b      	ands	r3, r1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00a      	beq.n	8003f10 <HAL_I2C_Init+0x138>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	1e59      	subs	r1, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f08:	3301      	adds	r3, #1
 8003f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f0e:	e051      	b.n	8003fb4 <HAL_I2C_Init+0x1dc>
 8003f10:	2304      	movs	r3, #4
 8003f12:	e04f      	b.n	8003fb4 <HAL_I2C_Init+0x1dc>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d111      	bne.n	8003f40 <HAL_I2C_Init+0x168>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1e58      	subs	r0, r3, #1
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	005b      	lsls	r3, r3, #1
 8003f28:	440b      	add	r3, r1
 8003f2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f2e:	3301      	adds	r3, #1
 8003f30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	bf0c      	ite	eq
 8003f38:	2301      	moveq	r3, #1
 8003f3a:	2300      	movne	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	e012      	b.n	8003f66 <HAL_I2C_Init+0x18e>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	1e58      	subs	r0, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6859      	ldr	r1, [r3, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	0099      	lsls	r1, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f56:	3301      	adds	r3, #1
 8003f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	bf0c      	ite	eq
 8003f60:	2301      	moveq	r3, #1
 8003f62:	2300      	movne	r3, #0
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <HAL_I2C_Init+0x196>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e022      	b.n	8003fb4 <HAL_I2C_Init+0x1dc>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10e      	bne.n	8003f94 <HAL_I2C_Init+0x1bc>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	1e58      	subs	r0, r3, #1
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6859      	ldr	r1, [r3, #4]
 8003f7e:	460b      	mov	r3, r1
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	440b      	add	r3, r1
 8003f84:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f88:	3301      	adds	r3, #1
 8003f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f92:	e00f      	b.n	8003fb4 <HAL_I2C_Init+0x1dc>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	1e58      	subs	r0, r3, #1
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6859      	ldr	r1, [r3, #4]
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	0099      	lsls	r1, r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003faa:	3301      	adds	r3, #1
 8003fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	6809      	ldr	r1, [r1, #0]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	69da      	ldr	r2, [r3, #28]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003fe2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6911      	ldr	r1, [r2, #16]
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	68d2      	ldr	r2, [r2, #12]
 8003fee:	4311      	orrs	r1, r2
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	695a      	ldr	r2, [r3, #20]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0201 	orr.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	000186a0 	.word	0x000186a0
 8004050:	001e847f 	.word	0x001e847f
 8004054:	003d08ff 	.word	0x003d08ff
 8004058:	431bde83 	.word	0x431bde83
 800405c:	10624dd3 	.word	0x10624dd3

08004060 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e272      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 8087 	beq.w	800418e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004080:	4b92      	ldr	r3, [pc, #584]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f003 030c 	and.w	r3, r3, #12
 8004088:	2b04      	cmp	r3, #4
 800408a:	d00c      	beq.n	80040a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800408c:	4b8f      	ldr	r3, [pc, #572]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 030c 	and.w	r3, r3, #12
 8004094:	2b08      	cmp	r3, #8
 8004096:	d112      	bne.n	80040be <HAL_RCC_OscConfig+0x5e>
 8004098:	4b8c      	ldr	r3, [pc, #560]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040a4:	d10b      	bne.n	80040be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a6:	4b89      	ldr	r3, [pc, #548]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d06c      	beq.n	800418c <HAL_RCC_OscConfig+0x12c>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d168      	bne.n	800418c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e24c      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x76>
 80040c8:	4b80      	ldr	r3, [pc, #512]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a7f      	ldr	r2, [pc, #508]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	e02e      	b.n	8004134 <HAL_RCC_OscConfig+0xd4>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x98>
 80040de:	4b7b      	ldr	r3, [pc, #492]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a7a      	ldr	r2, [pc, #488]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040e8:	6013      	str	r3, [r2, #0]
 80040ea:	4b78      	ldr	r3, [pc, #480]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a77      	ldr	r2, [pc, #476]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80040f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	e01d      	b.n	8004134 <HAL_RCC_OscConfig+0xd4>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004100:	d10c      	bne.n	800411c <HAL_RCC_OscConfig+0xbc>
 8004102:	4b72      	ldr	r3, [pc, #456]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a71      	ldr	r2, [pc, #452]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004108:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	4b6f      	ldr	r3, [pc, #444]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a6e      	ldr	r2, [pc, #440]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004114:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	e00b      	b.n	8004134 <HAL_RCC_OscConfig+0xd4>
 800411c:	4b6b      	ldr	r3, [pc, #428]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a6a      	ldr	r2, [pc, #424]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004122:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	4b68      	ldr	r3, [pc, #416]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a67      	ldr	r2, [pc, #412]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 800412e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004132:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d013      	beq.n	8004164 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800413c:	f7fd ff8a 	bl	8002054 <HAL_GetTick>
 8004140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004142:	e008      	b.n	8004156 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004144:	f7fd ff86 	bl	8002054 <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	2b64      	cmp	r3, #100	; 0x64
 8004150:	d901      	bls.n	8004156 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e200      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004156:	4b5d      	ldr	r3, [pc, #372]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0f0      	beq.n	8004144 <HAL_RCC_OscConfig+0xe4>
 8004162:	e014      	b.n	800418e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004164:	f7fd ff76 	bl	8002054 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800416c:	f7fd ff72 	bl	8002054 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b64      	cmp	r3, #100	; 0x64
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e1ec      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800417e:	4b53      	ldr	r3, [pc, #332]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1f0      	bne.n	800416c <HAL_RCC_OscConfig+0x10c>
 800418a:	e000      	b.n	800418e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800418c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0302 	and.w	r3, r3, #2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d063      	beq.n	8004262 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800419a:	4b4c      	ldr	r3, [pc, #304]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f003 030c 	and.w	r3, r3, #12
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00b      	beq.n	80041be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041a6:	4b49      	ldr	r3, [pc, #292]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f003 030c 	and.w	r3, r3, #12
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d11c      	bne.n	80041ec <HAL_RCC_OscConfig+0x18c>
 80041b2:	4b46      	ldr	r3, [pc, #280]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d116      	bne.n	80041ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041be:	4b43      	ldr	r3, [pc, #268]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d005      	beq.n	80041d6 <HAL_RCC_OscConfig+0x176>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d001      	beq.n	80041d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e1c0      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041d6:	4b3d      	ldr	r3, [pc, #244]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	4939      	ldr	r1, [pc, #228]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ea:	e03a      	b.n	8004262 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d020      	beq.n	8004236 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041f4:	4b36      	ldr	r3, [pc, #216]	; (80042d0 <HAL_RCC_OscConfig+0x270>)
 80041f6:	2201      	movs	r2, #1
 80041f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fa:	f7fd ff2b 	bl	8002054 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004202:	f7fd ff27 	bl	8002054 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e1a1      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004214:	4b2d      	ldr	r3, [pc, #180]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004220:	4b2a      	ldr	r3, [pc, #168]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	4927      	ldr	r1, [pc, #156]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004230:	4313      	orrs	r3, r2
 8004232:	600b      	str	r3, [r1, #0]
 8004234:	e015      	b.n	8004262 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004236:	4b26      	ldr	r3, [pc, #152]	; (80042d0 <HAL_RCC_OscConfig+0x270>)
 8004238:	2200      	movs	r2, #0
 800423a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423c:	f7fd ff0a 	bl	8002054 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004244:	f7fd ff06 	bl	8002054 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b02      	cmp	r3, #2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e180      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004256:	4b1d      	ldr	r3, [pc, #116]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1f0      	bne.n	8004244 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d03a      	beq.n	80042e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d019      	beq.n	80042aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004276:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <HAL_RCC_OscConfig+0x274>)
 8004278:	2201      	movs	r2, #1
 800427a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800427c:	f7fd feea 	bl	8002054 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004284:	f7fd fee6 	bl	8002054 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e160      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004296:	4b0d      	ldr	r3, [pc, #52]	; (80042cc <HAL_RCC_OscConfig+0x26c>)
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d0f0      	beq.n	8004284 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042a2:	2001      	movs	r0, #1
 80042a4:	f000 fad8 	bl	8004858 <RCC_Delay>
 80042a8:	e01c      	b.n	80042e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042aa:	4b0a      	ldr	r3, [pc, #40]	; (80042d4 <HAL_RCC_OscConfig+0x274>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042b0:	f7fd fed0 	bl	8002054 <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042b6:	e00f      	b.n	80042d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042b8:	f7fd fecc 	bl	8002054 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d908      	bls.n	80042d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e146      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
 80042ca:	bf00      	nop
 80042cc:	40021000 	.word	0x40021000
 80042d0:	42420000 	.word	0x42420000
 80042d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d8:	4b92      	ldr	r3, [pc, #584]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80042da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e9      	bne.n	80042b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80a6 	beq.w	800443e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042f2:	2300      	movs	r3, #0
 80042f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042f6:	4b8b      	ldr	r3, [pc, #556]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10d      	bne.n	800431e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004302:	4b88      	ldr	r3, [pc, #544]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	4a87      	ldr	r2, [pc, #540]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800430c:	61d3      	str	r3, [r2, #28]
 800430e:	4b85      	ldr	r3, [pc, #532]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004310:	69db      	ldr	r3, [r3, #28]
 8004312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004316:	60bb      	str	r3, [r7, #8]
 8004318:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800431a:	2301      	movs	r3, #1
 800431c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800431e:	4b82      	ldr	r3, [pc, #520]	; (8004528 <HAL_RCC_OscConfig+0x4c8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004326:	2b00      	cmp	r3, #0
 8004328:	d118      	bne.n	800435c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800432a:	4b7f      	ldr	r3, [pc, #508]	; (8004528 <HAL_RCC_OscConfig+0x4c8>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a7e      	ldr	r2, [pc, #504]	; (8004528 <HAL_RCC_OscConfig+0x4c8>)
 8004330:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004334:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004336:	f7fd fe8d 	bl	8002054 <HAL_GetTick>
 800433a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800433c:	e008      	b.n	8004350 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800433e:	f7fd fe89 	bl	8002054 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	2b64      	cmp	r3, #100	; 0x64
 800434a:	d901      	bls.n	8004350 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e103      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004350:	4b75      	ldr	r3, [pc, #468]	; (8004528 <HAL_RCC_OscConfig+0x4c8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0f0      	beq.n	800433e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d106      	bne.n	8004372 <HAL_RCC_OscConfig+0x312>
 8004364:	4b6f      	ldr	r3, [pc, #444]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	4a6e      	ldr	r2, [pc, #440]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800436a:	f043 0301 	orr.w	r3, r3, #1
 800436e:	6213      	str	r3, [r2, #32]
 8004370:	e02d      	b.n	80043ce <HAL_RCC_OscConfig+0x36e>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10c      	bne.n	8004394 <HAL_RCC_OscConfig+0x334>
 800437a:	4b6a      	ldr	r3, [pc, #424]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	4a69      	ldr	r2, [pc, #420]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	6213      	str	r3, [r2, #32]
 8004386:	4b67      	ldr	r3, [pc, #412]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	4a66      	ldr	r2, [pc, #408]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800438c:	f023 0304 	bic.w	r3, r3, #4
 8004390:	6213      	str	r3, [r2, #32]
 8004392:	e01c      	b.n	80043ce <HAL_RCC_OscConfig+0x36e>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	2b05      	cmp	r3, #5
 800439a:	d10c      	bne.n	80043b6 <HAL_RCC_OscConfig+0x356>
 800439c:	4b61      	ldr	r3, [pc, #388]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	4a60      	ldr	r2, [pc, #384]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043a2:	f043 0304 	orr.w	r3, r3, #4
 80043a6:	6213      	str	r3, [r2, #32]
 80043a8:	4b5e      	ldr	r3, [pc, #376]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	4a5d      	ldr	r2, [pc, #372]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043ae:	f043 0301 	orr.w	r3, r3, #1
 80043b2:	6213      	str	r3, [r2, #32]
 80043b4:	e00b      	b.n	80043ce <HAL_RCC_OscConfig+0x36e>
 80043b6:	4b5b      	ldr	r3, [pc, #364]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	4a5a      	ldr	r2, [pc, #360]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043bc:	f023 0301 	bic.w	r3, r3, #1
 80043c0:	6213      	str	r3, [r2, #32]
 80043c2:	4b58      	ldr	r3, [pc, #352]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	4a57      	ldr	r2, [pc, #348]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043c8:	f023 0304 	bic.w	r3, r3, #4
 80043cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d015      	beq.n	8004402 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d6:	f7fd fe3d 	bl	8002054 <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043dc:	e00a      	b.n	80043f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043de:	f7fd fe39 	bl	8002054 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e0b1      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f4:	4b4b      	ldr	r3, [pc, #300]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	f003 0302 	and.w	r3, r3, #2
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0ee      	beq.n	80043de <HAL_RCC_OscConfig+0x37e>
 8004400:	e014      	b.n	800442c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004402:	f7fd fe27 	bl	8002054 <HAL_GetTick>
 8004406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004408:	e00a      	b.n	8004420 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800440a:	f7fd fe23 	bl	8002054 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	f241 3288 	movw	r2, #5000	; 0x1388
 8004418:	4293      	cmp	r3, r2
 800441a:	d901      	bls.n	8004420 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e09b      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004420:	4b40      	ldr	r3, [pc, #256]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1ee      	bne.n	800440a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800442c:	7dfb      	ldrb	r3, [r7, #23]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d105      	bne.n	800443e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004432:	4b3c      	ldr	r3, [pc, #240]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	4a3b      	ldr	r2, [pc, #236]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004438:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800443c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	69db      	ldr	r3, [r3, #28]
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 8087 	beq.w	8004556 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004448:	4b36      	ldr	r3, [pc, #216]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f003 030c 	and.w	r3, r3, #12
 8004450:	2b08      	cmp	r3, #8
 8004452:	d061      	beq.n	8004518 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	2b02      	cmp	r3, #2
 800445a:	d146      	bne.n	80044ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445c:	4b33      	ldr	r3, [pc, #204]	; (800452c <HAL_RCC_OscConfig+0x4cc>)
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004462:	f7fd fdf7 	bl	8002054 <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004468:	e008      	b.n	800447c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800446a:	f7fd fdf3 	bl	8002054 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d901      	bls.n	800447c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e06d      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800447c:	4b29      	ldr	r3, [pc, #164]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1f0      	bne.n	800446a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004490:	d108      	bne.n	80044a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004492:	4b24      	ldr	r3, [pc, #144]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	4921      	ldr	r1, [pc, #132]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044a4:	4b1f      	ldr	r3, [pc, #124]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a19      	ldr	r1, [r3, #32]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b4:	430b      	orrs	r3, r1
 80044b6:	491b      	ldr	r1, [pc, #108]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044bc:	4b1b      	ldr	r3, [pc, #108]	; (800452c <HAL_RCC_OscConfig+0x4cc>)
 80044be:	2201      	movs	r2, #1
 80044c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c2:	f7fd fdc7 	bl	8002054 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ca:	f7fd fdc3 	bl	8002054 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e03d      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044dc:	4b11      	ldr	r3, [pc, #68]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d0f0      	beq.n	80044ca <HAL_RCC_OscConfig+0x46a>
 80044e8:	e035      	b.n	8004556 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ea:	4b10      	ldr	r3, [pc, #64]	; (800452c <HAL_RCC_OscConfig+0x4cc>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f0:	f7fd fdb0 	bl	8002054 <HAL_GetTick>
 80044f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044f6:	e008      	b.n	800450a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f8:	f7fd fdac 	bl	8002054 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d901      	bls.n	800450a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e026      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800450a:	4b06      	ldr	r3, [pc, #24]	; (8004524 <HAL_RCC_OscConfig+0x4c4>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1f0      	bne.n	80044f8 <HAL_RCC_OscConfig+0x498>
 8004516:	e01e      	b.n	8004556 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d107      	bne.n	8004530 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e019      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
 8004524:	40021000 	.word	0x40021000
 8004528:	40007000 	.word	0x40007000
 800452c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004530:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <HAL_RCC_OscConfig+0x500>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a1b      	ldr	r3, [r3, #32]
 8004540:	429a      	cmp	r2, r3
 8004542:	d106      	bne.n	8004552 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800454e:	429a      	cmp	r2, r3
 8004550:	d001      	beq.n	8004556 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e000      	b.n	8004558 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3718      	adds	r7, #24
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40021000 	.word	0x40021000

08004564 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e0d0      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004578:	4b6a      	ldr	r3, [pc, #424]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0307 	and.w	r3, r3, #7
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	429a      	cmp	r2, r3
 8004584:	d910      	bls.n	80045a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004586:	4b67      	ldr	r3, [pc, #412]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f023 0207 	bic.w	r2, r3, #7
 800458e:	4965      	ldr	r1, [pc, #404]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	4313      	orrs	r3, r2
 8004594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004596:	4b63      	ldr	r3, [pc, #396]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0b8      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d020      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d005      	beq.n	80045cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045c0:	4b59      	ldr	r3, [pc, #356]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4a58      	ldr	r2, [pc, #352]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80045c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80045ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0308 	and.w	r3, r3, #8
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d005      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045d8:	4b53      	ldr	r3, [pc, #332]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	4a52      	ldr	r2, [pc, #328]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80045de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80045e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045e4:	4b50      	ldr	r3, [pc, #320]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	494d      	ldr	r1, [pc, #308]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d040      	beq.n	8004684 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d107      	bne.n	800461a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800460a:	4b47      	ldr	r3, [pc, #284]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d115      	bne.n	8004642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e07f      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	2b02      	cmp	r3, #2
 8004620:	d107      	bne.n	8004632 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004622:	4b41      	ldr	r3, [pc, #260]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d109      	bne.n	8004642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e073      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004632:	4b3d      	ldr	r3, [pc, #244]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e06b      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004642:	4b39      	ldr	r3, [pc, #228]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f023 0203 	bic.w	r2, r3, #3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	4936      	ldr	r1, [pc, #216]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 8004650:	4313      	orrs	r3, r2
 8004652:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004654:	f7fd fcfe 	bl	8002054 <HAL_GetTick>
 8004658:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800465a:	e00a      	b.n	8004672 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800465c:	f7fd fcfa 	bl	8002054 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	f241 3288 	movw	r2, #5000	; 0x1388
 800466a:	4293      	cmp	r3, r2
 800466c:	d901      	bls.n	8004672 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e053      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004672:	4b2d      	ldr	r3, [pc, #180]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f003 020c 	and.w	r2, r3, #12
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	429a      	cmp	r2, r3
 8004682:	d1eb      	bne.n	800465c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004684:	4b27      	ldr	r3, [pc, #156]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	429a      	cmp	r2, r3
 8004690:	d210      	bcs.n	80046b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004692:	4b24      	ldr	r3, [pc, #144]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 0207 	bic.w	r2, r3, #7
 800469a:	4922      	ldr	r1, [pc, #136]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	4313      	orrs	r3, r2
 80046a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046a2:	4b20      	ldr	r3, [pc, #128]	; (8004724 <HAL_RCC_ClockConfig+0x1c0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d001      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e032      	b.n	800471a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d008      	beq.n	80046d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046c0:	4b19      	ldr	r3, [pc, #100]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	4916      	ldr	r1, [pc, #88]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d009      	beq.n	80046f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80046de:	4b12      	ldr	r3, [pc, #72]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	00db      	lsls	r3, r3, #3
 80046ec:	490e      	ldr	r1, [pc, #56]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046f2:	f000 f821 	bl	8004738 <HAL_RCC_GetSysClockFreq>
 80046f6:	4602      	mov	r2, r0
 80046f8:	4b0b      	ldr	r3, [pc, #44]	; (8004728 <HAL_RCC_ClockConfig+0x1c4>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	091b      	lsrs	r3, r3, #4
 80046fe:	f003 030f 	and.w	r3, r3, #15
 8004702:	490a      	ldr	r1, [pc, #40]	; (800472c <HAL_RCC_ClockConfig+0x1c8>)
 8004704:	5ccb      	ldrb	r3, [r1, r3]
 8004706:	fa22 f303 	lsr.w	r3, r2, r3
 800470a:	4a09      	ldr	r2, [pc, #36]	; (8004730 <HAL_RCC_ClockConfig+0x1cc>)
 800470c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800470e:	4b09      	ldr	r3, [pc, #36]	; (8004734 <HAL_RCC_ClockConfig+0x1d0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4618      	mov	r0, r3
 8004714:	f7fd fc5c 	bl	8001fd0 <HAL_InitTick>

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	40022000 	.word	0x40022000
 8004728:	40021000 	.word	0x40021000
 800472c:	08008670 	.word	0x08008670
 8004730:	20000000 	.word	0x20000000
 8004734:	20000034 	.word	0x20000034

08004738 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004738:	b490      	push	{r4, r7}
 800473a:	b08a      	sub	sp, #40	; 0x28
 800473c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800473e:	4b29      	ldr	r3, [pc, #164]	; (80047e4 <HAL_RCC_GetSysClockFreq+0xac>)
 8004740:	1d3c      	adds	r4, r7, #4
 8004742:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004744:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004748:	f240 2301 	movw	r3, #513	; 0x201
 800474c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800474e:	2300      	movs	r3, #0
 8004750:	61fb      	str	r3, [r7, #28]
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	2300      	movs	r3, #0
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800475e:	2300      	movs	r3, #0
 8004760:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004762:	4b21      	ldr	r3, [pc, #132]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f003 030c 	and.w	r3, r3, #12
 800476e:	2b04      	cmp	r3, #4
 8004770:	d002      	beq.n	8004778 <HAL_RCC_GetSysClockFreq+0x40>
 8004772:	2b08      	cmp	r3, #8
 8004774:	d003      	beq.n	800477e <HAL_RCC_GetSysClockFreq+0x46>
 8004776:	e02b      	b.n	80047d0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004778:	4b1c      	ldr	r3, [pc, #112]	; (80047ec <HAL_RCC_GetSysClockFreq+0xb4>)
 800477a:	623b      	str	r3, [r7, #32]
      break;
 800477c:	e02b      	b.n	80047d6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	0c9b      	lsrs	r3, r3, #18
 8004782:	f003 030f 	and.w	r3, r3, #15
 8004786:	3328      	adds	r3, #40	; 0x28
 8004788:	443b      	add	r3, r7
 800478a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800478e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d012      	beq.n	80047c0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800479a:	4b13      	ldr	r3, [pc, #76]	; (80047e8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	0c5b      	lsrs	r3, r3, #17
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	3328      	adds	r3, #40	; 0x28
 80047a6:	443b      	add	r3, r7
 80047a8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80047ac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	4a0e      	ldr	r2, [pc, #56]	; (80047ec <HAL_RCC_GetSysClockFreq+0xb4>)
 80047b2:	fb03 f202 	mul.w	r2, r3, r2
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047bc:	627b      	str	r3, [r7, #36]	; 0x24
 80047be:	e004      	b.n	80047ca <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	4a0b      	ldr	r2, [pc, #44]	; (80047f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047c4:	fb02 f303 	mul.w	r3, r2, r3
 80047c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80047ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047cc:	623b      	str	r3, [r7, #32]
      break;
 80047ce:	e002      	b.n	80047d6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80047d0:	4b06      	ldr	r3, [pc, #24]	; (80047ec <HAL_RCC_GetSysClockFreq+0xb4>)
 80047d2:	623b      	str	r3, [r7, #32]
      break;
 80047d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047d6:	6a3b      	ldr	r3, [r7, #32]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3728      	adds	r7, #40	; 0x28
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc90      	pop	{r4, r7}
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	08008660 	.word	0x08008660
 80047e8:	40021000 	.word	0x40021000
 80047ec:	007a1200 	.word	0x007a1200
 80047f0:	003d0900 	.word	0x003d0900

080047f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047f8:	4b02      	ldr	r3, [pc, #8]	; (8004804 <HAL_RCC_GetHCLKFreq+0x10>)
 80047fa:	681b      	ldr	r3, [r3, #0]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	46bd      	mov	sp, r7
 8004800:	bc80      	pop	{r7}
 8004802:	4770      	bx	lr
 8004804:	20000000 	.word	0x20000000

08004808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800480c:	f7ff fff2 	bl	80047f4 <HAL_RCC_GetHCLKFreq>
 8004810:	4602      	mov	r2, r0
 8004812:	4b05      	ldr	r3, [pc, #20]	; (8004828 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	0a1b      	lsrs	r3, r3, #8
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	4903      	ldr	r1, [pc, #12]	; (800482c <HAL_RCC_GetPCLK1Freq+0x24>)
 800481e:	5ccb      	ldrb	r3, [r1, r3]
 8004820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004824:	4618      	mov	r0, r3
 8004826:	bd80      	pop	{r7, pc}
 8004828:	40021000 	.word	0x40021000
 800482c:	08008680 	.word	0x08008680

08004830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004834:	f7ff ffde 	bl	80047f4 <HAL_RCC_GetHCLKFreq>
 8004838:	4602      	mov	r2, r0
 800483a:	4b05      	ldr	r3, [pc, #20]	; (8004850 <HAL_RCC_GetPCLK2Freq+0x20>)
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	0adb      	lsrs	r3, r3, #11
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	4903      	ldr	r1, [pc, #12]	; (8004854 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004846:	5ccb      	ldrb	r3, [r1, r3]
 8004848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800484c:	4618      	mov	r0, r3
 800484e:	bd80      	pop	{r7, pc}
 8004850:	40021000 	.word	0x40021000
 8004854:	08008680 	.word	0x08008680

08004858 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004860:	4b0a      	ldr	r3, [pc, #40]	; (800488c <RCC_Delay+0x34>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a0a      	ldr	r2, [pc, #40]	; (8004890 <RCC_Delay+0x38>)
 8004866:	fba2 2303 	umull	r2, r3, r2, r3
 800486a:	0a5b      	lsrs	r3, r3, #9
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	fb02 f303 	mul.w	r3, r2, r3
 8004872:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004874:	bf00      	nop
  }
  while (Delay --);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	1e5a      	subs	r2, r3, #1
 800487a:	60fa      	str	r2, [r7, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1f9      	bne.n	8004874 <RCC_Delay+0x1c>
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	bc80      	pop	{r7}
 800488a:	4770      	bx	lr
 800488c:	20000000 	.word	0x20000000
 8004890:	10624dd3 	.word	0x10624dd3

08004894 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d07d      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80048b0:	2300      	movs	r3, #0
 80048b2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048b4:	4b4f      	ldr	r3, [pc, #316]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10d      	bne.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048c0:	4b4c      	ldr	r3, [pc, #304]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	4a4b      	ldr	r2, [pc, #300]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ca:	61d3      	str	r3, [r2, #28]
 80048cc:	4b49      	ldr	r3, [pc, #292]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ce:	69db      	ldr	r3, [r3, #28]
 80048d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d4:	60bb      	str	r3, [r7, #8]
 80048d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048d8:	2301      	movs	r3, #1
 80048da:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048dc:	4b46      	ldr	r3, [pc, #280]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d118      	bne.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048e8:	4b43      	ldr	r3, [pc, #268]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a42      	ldr	r2, [pc, #264]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048f4:	f7fd fbae 	bl	8002054 <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048fa:	e008      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048fc:	f7fd fbaa 	bl	8002054 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b64      	cmp	r3, #100	; 0x64
 8004908:	d901      	bls.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e06d      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490e:	4b3a      	ldr	r3, [pc, #232]	; (80049f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f0      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800491a:	4b36      	ldr	r3, [pc, #216]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004922:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d02e      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	429a      	cmp	r2, r3
 8004936:	d027      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004938:	4b2e      	ldr	r3, [pc, #184]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004940:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004942:	4b2e      	ldr	r3, [pc, #184]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004944:	2201      	movs	r2, #1
 8004946:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004948:	4b2c      	ldr	r3, [pc, #176]	; (80049fc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800494a:	2200      	movs	r2, #0
 800494c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800494e:	4a29      	ldr	r2, [pc, #164]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d014      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495e:	f7fd fb79 	bl	8002054 <HAL_GetTick>
 8004962:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004964:	e00a      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004966:	f7fd fb75 	bl	8002054 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	f241 3288 	movw	r2, #5000	; 0x1388
 8004974:	4293      	cmp	r3, r2
 8004976:	d901      	bls.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e036      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800497c:	4b1d      	ldr	r3, [pc, #116]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d0ee      	beq.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004988:	4b1a      	ldr	r3, [pc, #104]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	4917      	ldr	r1, [pc, #92]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004996:	4313      	orrs	r3, r2
 8004998:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800499a:	7dfb      	ldrb	r3, [r7, #23]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d105      	bne.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049a0:	4b14      	ldr	r3, [pc, #80]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	4a13      	ldr	r2, [pc, #76]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d008      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049b8:	4b0e      	ldr	r3, [pc, #56]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	490b      	ldr	r1, [pc, #44]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0310 	and.w	r3, r3, #16
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d008      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049d6:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	4904      	ldr	r1, [pc, #16]	; (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3718      	adds	r7, #24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40007000 	.word	0x40007000
 80049fc:	42420440 	.word	0x42420440

08004a00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e041      	b.n	8004a96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d106      	bne.n	8004a2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f7fc ffd4 	bl	80019d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	3304      	adds	r3, #4
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	4610      	mov	r0, r2
 8004a40:	f000 fa70 	bl	8004f24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
	...

08004aa0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d001      	beq.n	8004ab8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e03a      	b.n	8004b2e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0201 	orr.w	r2, r2, #1
 8004ace:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a18      	ldr	r2, [pc, #96]	; (8004b38 <HAL_TIM_Base_Start_IT+0x98>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d00e      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x58>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ae2:	d009      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x58>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a14      	ldr	r2, [pc, #80]	; (8004b3c <HAL_TIM_Base_Start_IT+0x9c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d004      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x58>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a13      	ldr	r2, [pc, #76]	; (8004b40 <HAL_TIM_Base_Start_IT+0xa0>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d111      	bne.n	8004b1c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2b06      	cmp	r3, #6
 8004b08:	d010      	beq.n	8004b2c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f042 0201 	orr.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b1a:	e007      	b.n	8004b2c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f042 0201 	orr.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr
 8004b38:	40012c00 	.word	0x40012c00
 8004b3c:	40000400 	.word	0x40000400
 8004b40:	40000800 	.word	0x40000800

08004b44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d122      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d11b      	bne.n	8004ba0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f06f 0202 	mvn.w	r2, #2
 8004b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	f003 0303 	and.w	r3, r3, #3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f9b1 	bl	8004eee <HAL_TIM_IC_CaptureCallback>
 8004b8c:	e005      	b.n	8004b9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f9a4 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f000 f9b3 	bl	8004f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f003 0304 	and.w	r3, r3, #4
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d122      	bne.n	8004bf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d11b      	bne.n	8004bf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f06f 0204 	mvn.w	r2, #4
 8004bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2202      	movs	r2, #2
 8004bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f987 	bl	8004eee <HAL_TIM_IC_CaptureCallback>
 8004be0:	e005      	b.n	8004bee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 f97a 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 f989 	bl	8004f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b08      	cmp	r3, #8
 8004c00:	d122      	bne.n	8004c48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	f003 0308 	and.w	r3, r3, #8
 8004c0c:	2b08      	cmp	r3, #8
 8004c0e:	d11b      	bne.n	8004c48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f06f 0208 	mvn.w	r2, #8
 8004c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2204      	movs	r2, #4
 8004c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	69db      	ldr	r3, [r3, #28]
 8004c26:	f003 0303 	and.w	r3, r3, #3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d003      	beq.n	8004c36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f95d 	bl	8004eee <HAL_TIM_IC_CaptureCallback>
 8004c34:	e005      	b.n	8004c42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 f950 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 f95f 	bl	8004f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	f003 0310 	and.w	r3, r3, #16
 8004c52:	2b10      	cmp	r3, #16
 8004c54:	d122      	bne.n	8004c9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f003 0310 	and.w	r3, r3, #16
 8004c60:	2b10      	cmp	r3, #16
 8004c62:	d11b      	bne.n	8004c9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f06f 0210 	mvn.w	r2, #16
 8004c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2208      	movs	r2, #8
 8004c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f933 	bl	8004eee <HAL_TIM_IC_CaptureCallback>
 8004c88:	e005      	b.n	8004c96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f926 	bl	8004edc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f935 	bl	8004f00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	f003 0301 	and.w	r3, r3, #1
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d10e      	bne.n	8004cc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d107      	bne.n	8004cc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f06f 0201 	mvn.w	r2, #1
 8004cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7fd f8da 	bl	8001e7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd2:	2b80      	cmp	r3, #128	; 0x80
 8004cd4:	d10e      	bne.n	8004cf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce0:	2b80      	cmp	r3, #128	; 0x80
 8004ce2:	d107      	bne.n	8004cf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fa77 	bl	80051e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfe:	2b40      	cmp	r3, #64	; 0x40
 8004d00:	d10e      	bne.n	8004d20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d0c:	2b40      	cmp	r3, #64	; 0x40
 8004d0e:	d107      	bne.n	8004d20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f8f9 	bl	8004f12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	f003 0320 	and.w	r3, r3, #32
 8004d2a:	2b20      	cmp	r3, #32
 8004d2c:	d10e      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f003 0320 	and.w	r3, r3, #32
 8004d38:	2b20      	cmp	r3, #32
 8004d3a:	d107      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f06f 0220 	mvn.w	r2, #32
 8004d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 fa42 	bl	80051d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d4c:	bf00      	nop
 8004d4e:	3708      	adds	r7, #8
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d101      	bne.n	8004d6c <HAL_TIM_ConfigClockSource+0x18>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e0b3      	b.n	8004ed4 <HAL_TIM_ConfigClockSource+0x180>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2202      	movs	r2, #2
 8004d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004d8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004d92:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004da4:	d03e      	beq.n	8004e24 <HAL_TIM_ConfigClockSource+0xd0>
 8004da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004daa:	f200 8087 	bhi.w	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004dae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004db2:	f000 8085 	beq.w	8004ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8004db6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dba:	d87f      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004dbc:	2b70      	cmp	r3, #112	; 0x70
 8004dbe:	d01a      	beq.n	8004df6 <HAL_TIM_ConfigClockSource+0xa2>
 8004dc0:	2b70      	cmp	r3, #112	; 0x70
 8004dc2:	d87b      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004dc4:	2b60      	cmp	r3, #96	; 0x60
 8004dc6:	d050      	beq.n	8004e6a <HAL_TIM_ConfigClockSource+0x116>
 8004dc8:	2b60      	cmp	r3, #96	; 0x60
 8004dca:	d877      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004dcc:	2b50      	cmp	r3, #80	; 0x50
 8004dce:	d03c      	beq.n	8004e4a <HAL_TIM_ConfigClockSource+0xf6>
 8004dd0:	2b50      	cmp	r3, #80	; 0x50
 8004dd2:	d873      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004dd4:	2b40      	cmp	r3, #64	; 0x40
 8004dd6:	d058      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0x136>
 8004dd8:	2b40      	cmp	r3, #64	; 0x40
 8004dda:	d86f      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004ddc:	2b30      	cmp	r3, #48	; 0x30
 8004dde:	d064      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x156>
 8004de0:	2b30      	cmp	r3, #48	; 0x30
 8004de2:	d86b      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004de4:	2b20      	cmp	r3, #32
 8004de6:	d060      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x156>
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d867      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d05c      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x156>
 8004df0:	2b10      	cmp	r3, #16
 8004df2:	d05a      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004df4:	e062      	b.n	8004ebc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	6899      	ldr	r1, [r3, #8]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f000 f966 	bl	80050d6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e18:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	609a      	str	r2, [r3, #8]
      break;
 8004e22:	e04e      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	6899      	ldr	r1, [r3, #8]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685a      	ldr	r2, [r3, #4]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f000 f94f 	bl	80050d6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e46:	609a      	str	r2, [r3, #8]
      break;
 8004e48:	e03b      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6818      	ldr	r0, [r3, #0]
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	6859      	ldr	r1, [r3, #4]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	461a      	mov	r2, r3
 8004e58:	f000 f8c6 	bl	8004fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2150      	movs	r1, #80	; 0x50
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 f91d 	bl	80050a2 <TIM_ITRx_SetConfig>
      break;
 8004e68:	e02b      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6818      	ldr	r0, [r3, #0]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	6859      	ldr	r1, [r3, #4]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	461a      	mov	r2, r3
 8004e78:	f000 f8e4 	bl	8005044 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2160      	movs	r1, #96	; 0x60
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 f90d 	bl	80050a2 <TIM_ITRx_SetConfig>
      break;
 8004e88:	e01b      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6859      	ldr	r1, [r3, #4]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	461a      	mov	r2, r3
 8004e98:	f000 f8a6 	bl	8004fe8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2140      	movs	r1, #64	; 0x40
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 f8fd 	bl	80050a2 <TIM_ITRx_SetConfig>
      break;
 8004ea8:	e00b      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4610      	mov	r0, r2
 8004eb6:	f000 f8f4 	bl	80050a2 <TIM_ITRx_SetConfig>
        break;
 8004eba:	e002      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004ebc:	bf00      	nop
 8004ebe:	e000      	b.n	8004ec2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004ec0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bc80      	pop	{r7}
 8004eec:	4770      	bx	lr

08004eee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004ef6:	bf00      	nop
 8004ef8:	370c      	adds	r7, #12
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bc80      	pop	{r7}
 8004efe:	4770      	bx	lr

08004f00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bc80      	pop	{r7}
 8004f10:	4770      	bx	lr

08004f12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b083      	sub	sp, #12
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f1a:	bf00      	nop
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bc80      	pop	{r7}
 8004f22:	4770      	bx	lr

08004f24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a29      	ldr	r2, [pc, #164]	; (8004fdc <TIM_Base_SetConfig+0xb8>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d00b      	beq.n	8004f54 <TIM_Base_SetConfig+0x30>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f42:	d007      	beq.n	8004f54 <TIM_Base_SetConfig+0x30>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	4a26      	ldr	r2, [pc, #152]	; (8004fe0 <TIM_Base_SetConfig+0xbc>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d003      	beq.n	8004f54 <TIM_Base_SetConfig+0x30>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a25      	ldr	r2, [pc, #148]	; (8004fe4 <TIM_Base_SetConfig+0xc0>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d108      	bne.n	8004f66 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a1c      	ldr	r2, [pc, #112]	; (8004fdc <TIM_Base_SetConfig+0xb8>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d00b      	beq.n	8004f86 <TIM_Base_SetConfig+0x62>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f74:	d007      	beq.n	8004f86 <TIM_Base_SetConfig+0x62>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a19      	ldr	r2, [pc, #100]	; (8004fe0 <TIM_Base_SetConfig+0xbc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d003      	beq.n	8004f86 <TIM_Base_SetConfig+0x62>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a18      	ldr	r2, [pc, #96]	; (8004fe4 <TIM_Base_SetConfig+0xc0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d108      	bne.n	8004f98 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	689a      	ldr	r2, [r3, #8]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a07      	ldr	r2, [pc, #28]	; (8004fdc <TIM_Base_SetConfig+0xb8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d103      	bne.n	8004fcc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	691a      	ldr	r2, [r3, #16]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	615a      	str	r2, [r3, #20]
}
 8004fd2:	bf00      	nop
 8004fd4:	3714      	adds	r7, #20
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bc80      	pop	{r7}
 8004fda:	4770      	bx	lr
 8004fdc:	40012c00 	.word	0x40012c00
 8004fe0:	40000400 	.word	0x40000400
 8004fe4:	40000800 	.word	0x40000800

08004fe8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b087      	sub	sp, #28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	f023 0201 	bic.w	r2, r3, #1
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005012:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f023 030a 	bic.w	r3, r3, #10
 8005024:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	4313      	orrs	r3, r2
 800502c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	621a      	str	r2, [r3, #32]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005044:	b480      	push	{r7}
 8005046:	b087      	sub	sp, #28
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	f023 0210 	bic.w	r2, r3, #16
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800506e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	031b      	lsls	r3, r3, #12
 8005074:	697a      	ldr	r2, [r7, #20]
 8005076:	4313      	orrs	r3, r2
 8005078:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005080:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	011b      	lsls	r3, r3, #4
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	4313      	orrs	r3, r2
 800508a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	621a      	str	r2, [r3, #32]
}
 8005098:	bf00      	nop
 800509a:	371c      	adds	r7, #28
 800509c:	46bd      	mov	sp, r7
 800509e:	bc80      	pop	{r7}
 80050a0:	4770      	bx	lr

080050a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b085      	sub	sp, #20
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
 80050aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4313      	orrs	r3, r2
 80050c0:	f043 0307 	orr.w	r3, r3, #7
 80050c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	609a      	str	r2, [r3, #8]
}
 80050cc:	bf00      	nop
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr

080050d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050d6:	b480      	push	{r7}
 80050d8:	b087      	sub	sp, #28
 80050da:	af00      	add	r7, sp, #0
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	607a      	str	r2, [r7, #4]
 80050e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	021a      	lsls	r2, r3, #8
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	431a      	orrs	r2, r3
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	4313      	orrs	r3, r2
 8005102:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	609a      	str	r2, [r3, #8]
}
 800510a:	bf00      	nop
 800510c:	371c      	adds	r7, #28
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr

08005114 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005124:	2b01      	cmp	r3, #1
 8005126:	d101      	bne.n	800512c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005128:	2302      	movs	r3, #2
 800512a:	e046      	b.n	80051ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4313      	orrs	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a16      	ldr	r2, [pc, #88]	; (80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d00e      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005178:	d009      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a12      	ldr	r2, [pc, #72]	; (80051c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d004      	beq.n	800518e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a10      	ldr	r2, [pc, #64]	; (80051cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d10c      	bne.n	80051a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	68ba      	ldr	r2, [r7, #8]
 800519c:	4313      	orrs	r3, r2
 800519e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3714      	adds	r7, #20
 80051be:	46bd      	mov	sp, r7
 80051c0:	bc80      	pop	{r7}
 80051c2:	4770      	bx	lr
 80051c4:	40012c00 	.word	0x40012c00
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800

080051d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr

080051e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051e2:	b480      	push	{r7}
 80051e4:	b083      	sub	sp, #12
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051ea:	bf00      	nop
 80051ec:	370c      	adds	r7, #12
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bc80      	pop	{r7}
 80051f2:	4770      	bx	lr

080051f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e03f      	b.n	8005286 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d106      	bne.n	8005220 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fc fc00 	bl	8001a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2224      	movs	r2, #36	; 0x24
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005236:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 fc25 	bl	8005a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	691a      	ldr	r2, [r3, #16]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800524c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	695a      	ldr	r2, [r3, #20]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800525c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68da      	ldr	r2, [r3, #12]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800526c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2220      	movs	r2, #32
 8005280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3708      	adds	r7, #8
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}

0800528e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800528e:	b580      	push	{r7, lr}
 8005290:	b08a      	sub	sp, #40	; 0x28
 8005292:	af02      	add	r7, sp, #8
 8005294:	60f8      	str	r0, [r7, #12]
 8005296:	60b9      	str	r1, [r7, #8]
 8005298:	603b      	str	r3, [r7, #0]
 800529a:	4613      	mov	r3, r2
 800529c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800529e:	2300      	movs	r3, #0
 80052a0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b20      	cmp	r3, #32
 80052ac:	d17c      	bne.n	80053a8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d002      	beq.n	80052ba <HAL_UART_Transmit+0x2c>
 80052b4:	88fb      	ldrh	r3, [r7, #6]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e075      	b.n	80053aa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d101      	bne.n	80052cc <HAL_UART_Transmit+0x3e>
 80052c8:	2302      	movs	r3, #2
 80052ca:	e06e      	b.n	80053aa <HAL_UART_Transmit+0x11c>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2221      	movs	r2, #33	; 0x21
 80052de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052e2:	f7fc feb7 	bl	8002054 <HAL_GetTick>
 80052e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	88fa      	ldrh	r2, [r7, #6]
 80052ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	88fa      	ldrh	r2, [r7, #6]
 80052f2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052fc:	d108      	bne.n	8005310 <HAL_UART_Transmit+0x82>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d104      	bne.n	8005310 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005306:	2300      	movs	r3, #0
 8005308:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	61bb      	str	r3, [r7, #24]
 800530e:	e003      	b.n	8005318 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005314:	2300      	movs	r3, #0
 8005316:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005320:	e02a      	b.n	8005378 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2200      	movs	r2, #0
 800532a:	2180      	movs	r1, #128	; 0x80
 800532c:	68f8      	ldr	r0, [r7, #12]
 800532e:	f000 fa11 	bl	8005754 <UART_WaitOnFlagUntilTimeout>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e036      	b.n	80053aa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	881b      	ldrh	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005350:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	3302      	adds	r3, #2
 8005356:	61bb      	str	r3, [r7, #24]
 8005358:	e007      	b.n	800536a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	781a      	ldrb	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	3301      	adds	r3, #1
 8005368:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800536e:	b29b      	uxth	r3, r3
 8005370:	3b01      	subs	r3, #1
 8005372:	b29a      	uxth	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1cf      	bne.n	8005322 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	2200      	movs	r2, #0
 800538a:	2140      	movs	r1, #64	; 0x40
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 f9e1 	bl	8005754 <UART_WaitOnFlagUntilTimeout>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e006      	b.n	80053aa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2220      	movs	r2, #32
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053a4:	2300      	movs	r3, #0
 80053a6:	e000      	b.n	80053aa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053a8:	2302      	movs	r3, #2
  }
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3720      	adds	r7, #32
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b08a      	sub	sp, #40	; 0x28
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053de:	f003 030f 	and.w	r3, r3, #15
 80053e2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10d      	bne.n	8005406 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ec:	f003 0320 	and.w	r3, r3, #32
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d008      	beq.n	8005406 <HAL_UART_IRQHandler+0x52>
 80053f4:	6a3b      	ldr	r3, [r7, #32]
 80053f6:	f003 0320 	and.w	r3, r3, #32
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 fa99 	bl	8005936 <UART_Receive_IT>
      return;
 8005404:	e17b      	b.n	80056fe <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 80b1 	beq.w	8005570 <HAL_UART_IRQHandler+0x1bc>
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	2b00      	cmp	r3, #0
 8005416:	d105      	bne.n	8005424 <HAL_UART_IRQHandler+0x70>
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 80a6 	beq.w	8005570 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00a      	beq.n	8005444 <HAL_UART_IRQHandler+0x90>
 800542e:	6a3b      	ldr	r3, [r7, #32]
 8005430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005434:	2b00      	cmp	r3, #0
 8005436:	d005      	beq.n	8005444 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543c:	f043 0201 	orr.w	r2, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00a      	beq.n	8005464 <HAL_UART_IRQHandler+0xb0>
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d005      	beq.n	8005464 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545c:	f043 0202 	orr.w	r2, r3, #2
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <HAL_UART_IRQHandler+0xd0>
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	d005      	beq.n	8005484 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547c:	f043 0204 	orr.w	r2, r3, #4
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005486:	f003 0308 	and.w	r3, r3, #8
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00f      	beq.n	80054ae <HAL_UART_IRQHandler+0xfa>
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b00      	cmp	r3, #0
 8005496:	d104      	bne.n	80054a2 <HAL_UART_IRQHandler+0xee>
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d005      	beq.n	80054ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	f043 0208 	orr.w	r2, r3, #8
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f000 811e 	beq.w	80056f4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	f003 0320 	and.w	r3, r3, #32
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d007      	beq.n	80054d2 <HAL_UART_IRQHandler+0x11e>
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	f003 0320 	and.w	r3, r3, #32
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d002      	beq.n	80054d2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 fa32 	bl	8005936 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054dc:	2b00      	cmp	r3, #0
 80054de:	bf14      	ite	ne
 80054e0:	2301      	movne	r3, #1
 80054e2:	2300      	moveq	r3, #0
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ec:	f003 0308 	and.w	r3, r3, #8
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d102      	bne.n	80054fa <HAL_UART_IRQHandler+0x146>
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d031      	beq.n	800555e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f974 	bl	80057e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	d023      	beq.n	8005556 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	695a      	ldr	r2, [r3, #20]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800551c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005522:	2b00      	cmp	r3, #0
 8005524:	d013      	beq.n	800554e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552a:	4a76      	ldr	r2, [pc, #472]	; (8005704 <HAL_UART_IRQHandler+0x350>)
 800552c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe f9de 	bl	80038f4 <HAL_DMA_Abort_IT>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d016      	beq.n	800556c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005548:	4610      	mov	r0, r2
 800554a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554c:	e00e      	b.n	800556c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f8ec 	bl	800572c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005554:	e00a      	b.n	800556c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f8e8 	bl	800572c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	e006      	b.n	800556c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f8e4 	bl	800572c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800556a:	e0c3      	b.n	80056f4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800556c:	bf00      	nop
    return;
 800556e:	e0c1      	b.n	80056f4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005574:	2b01      	cmp	r3, #1
 8005576:	f040 80a1 	bne.w	80056bc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800557a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 809b 	beq.w	80056bc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	f003 0310 	and.w	r3, r3, #16
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 8095 	beq.w	80056bc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005592:	2300      	movs	r3, #0
 8005594:	60fb      	str	r3, [r7, #12]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	60fb      	str	r3, [r7, #12]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	60fb      	str	r3, [r7, #12]
 80055a6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d04e      	beq.n	8005654 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80055c0:	8a3b      	ldrh	r3, [r7, #16]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 8098 	beq.w	80056f8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055cc:	8a3a      	ldrh	r2, [r7, #16]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	f080 8092 	bcs.w	80056f8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	8a3a      	ldrh	r2, [r7, #16]
 80055d8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	2b20      	cmp	r3, #32
 80055e2:	d02b      	beq.n	800563c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055f2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	695a      	ldr	r2, [r3, #20]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 0201 	bic.w	r2, r2, #1
 8005602:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695a      	ldr	r2, [r3, #20]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005612:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68da      	ldr	r2, [r3, #12]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f022 0210 	bic.w	r2, r2, #16
 8005630:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005636:	4618      	mov	r0, r3
 8005638:	f7fe f921 	bl	800387e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005644:	b29b      	uxth	r3, r3
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	b29b      	uxth	r3, r3
 800564a:	4619      	mov	r1, r3
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 f876 	bl	800573e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005652:	e051      	b.n	80056f8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800565c:	b29b      	uxth	r3, r3
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d047      	beq.n	80056fc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800566c:	8a7b      	ldrh	r3, [r7, #18]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d044      	beq.n	80056fc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68da      	ldr	r2, [r3, #12]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005680:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	695a      	ldr	r2, [r3, #20]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0201 	bic.w	r2, r2, #1
 8005690:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2220      	movs	r2, #32
 8005696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0210 	bic.w	r2, r2, #16
 80056ae:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056b0:	8a7b      	ldrh	r3, [r7, #18]
 80056b2:	4619      	mov	r1, r3
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f000 f842 	bl	800573e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80056ba:	e01f      	b.n	80056fc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d008      	beq.n	80056d8 <HAL_UART_IRQHandler+0x324>
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f8c9 	bl	8005868 <UART_Transmit_IT>
    return;
 80056d6:	e012      	b.n	80056fe <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00d      	beq.n	80056fe <HAL_UART_IRQHandler+0x34a>
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d008      	beq.n	80056fe <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f90a 	bl	8005906 <UART_EndTransmit_IT>
    return;
 80056f2:	e004      	b.n	80056fe <HAL_UART_IRQHandler+0x34a>
    return;
 80056f4:	bf00      	nop
 80056f6:	e002      	b.n	80056fe <HAL_UART_IRQHandler+0x34a>
      return;
 80056f8:	bf00      	nop
 80056fa:	e000      	b.n	80056fe <HAL_UART_IRQHandler+0x34a>
      return;
 80056fc:	bf00      	nop
  }
}
 80056fe:	3728      	adds	r7, #40	; 0x28
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	08005841 	.word	0x08005841

08005708 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	bc80      	pop	{r7}
 8005718:	4770      	bx	lr

0800571a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800571a:	b480      	push	{r7}
 800571c:	b083      	sub	sp, #12
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005722:	bf00      	nop
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr

0800572c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr

0800573e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
 8005746:	460b      	mov	r3, r1
 8005748:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800574a:	bf00      	nop
 800574c:	370c      	adds	r7, #12
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr

08005754 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	4613      	mov	r3, r2
 8005762:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005764:	e02c      	b.n	80057c0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800576c:	d028      	beq.n	80057c0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d007      	beq.n	8005784 <UART_WaitOnFlagUntilTimeout+0x30>
 8005774:	f7fc fc6e 	bl	8002054 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	69ba      	ldr	r2, [r7, #24]
 8005780:	429a      	cmp	r2, r3
 8005782:	d21d      	bcs.n	80057c0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005792:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	695a      	ldr	r2, [r3, #20]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0201 	bic.w	r2, r2, #1
 80057a2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e00f      	b.n	80057e0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	4013      	ands	r3, r2
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	bf0c      	ite	eq
 80057d0:	2301      	moveq	r3, #1
 80057d2:	2300      	movne	r3, #0
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	461a      	mov	r2, r3
 80057d8:	79fb      	ldrb	r3, [r7, #7]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d0c3      	beq.n	8005766 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80057fe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	695a      	ldr	r2, [r3, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0201 	bic.w	r2, r2, #1
 800580e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005814:	2b01      	cmp	r3, #1
 8005816:	d107      	bne.n	8005828 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0210 	bic.w	r2, r2, #16
 8005826:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2220      	movs	r2, #32
 800582c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	bc80      	pop	{r7}
 800583e:	4770      	bx	lr

08005840 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f7ff ff66 	bl	800572c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005860:	bf00      	nop
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005876:	b2db      	uxtb	r3, r3
 8005878:	2b21      	cmp	r3, #33	; 0x21
 800587a:	d13e      	bne.n	80058fa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005884:	d114      	bne.n	80058b0 <UART_Transmit_IT+0x48>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d110      	bne.n	80058b0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	461a      	mov	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058a2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a1b      	ldr	r3, [r3, #32]
 80058a8:	1c9a      	adds	r2, r3, #2
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	621a      	str	r2, [r3, #32]
 80058ae:	e008      	b.n	80058c2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a1b      	ldr	r3, [r3, #32]
 80058b4:	1c59      	adds	r1, r3, #1
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	6211      	str	r1, [r2, #32]
 80058ba:	781a      	ldrb	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	3b01      	subs	r3, #1
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	4619      	mov	r1, r3
 80058d0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10f      	bne.n	80058f6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68da      	ldr	r2, [r3, #12]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058e4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058f4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	e000      	b.n	80058fc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058fa:	2302      	movs	r3, #2
  }
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	bc80      	pop	{r7}
 8005904:	4770      	bx	lr

08005906 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b082      	sub	sp, #8
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800591c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2220      	movs	r2, #32
 8005922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f7ff feee 	bl	8005708 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3708      	adds	r7, #8
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}

08005936 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005936:	b580      	push	{r7, lr}
 8005938:	b086      	sub	sp, #24
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b22      	cmp	r3, #34	; 0x22
 8005948:	f040 8099 	bne.w	8005a7e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005954:	d117      	bne.n	8005986 <UART_Receive_IT+0x50>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d113      	bne.n	8005986 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800595e:	2300      	movs	r3, #0
 8005960:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005966:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	b29b      	uxth	r3, r3
 8005970:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005974:	b29a      	uxth	r2, r3
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597e:	1c9a      	adds	r2, r3, #2
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	629a      	str	r2, [r3, #40]	; 0x28
 8005984:	e026      	b.n	80059d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800598a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800598c:	2300      	movs	r3, #0
 800598e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005998:	d007      	beq.n	80059aa <UART_Receive_IT+0x74>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10a      	bne.n	80059b8 <UART_Receive_IT+0x82>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d106      	bne.n	80059b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	b2da      	uxtb	r2, r3
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	701a      	strb	r2, [r3, #0]
 80059b6:	e008      	b.n	80059ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059d8:	b29b      	uxth	r3, r3
 80059da:	3b01      	subs	r3, #1
 80059dc:	b29b      	uxth	r3, r3
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	4619      	mov	r1, r3
 80059e2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d148      	bne.n	8005a7a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0220 	bic.w	r2, r2, #32
 80059f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	695a      	ldr	r2, [r3, #20]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 0201 	bic.w	r2, r2, #1
 8005a16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d123      	bne.n	8005a70 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0210 	bic.w	r2, r2, #16
 8005a3c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0310 	and.w	r3, r3, #16
 8005a48:	2b10      	cmp	r3, #16
 8005a4a:	d10a      	bne.n	8005a62 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	60fb      	str	r3, [r7, #12]
 8005a60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a66:	4619      	mov	r1, r3
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f7ff fe68 	bl	800573e <HAL_UARTEx_RxEventCallback>
 8005a6e:	e002      	b.n	8005a76 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f7ff fe52 	bl	800571a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a76:	2300      	movs	r3, #0
 8005a78:	e002      	b.n	8005a80 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	e000      	b.n	8005a80 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005a7e:	2302      	movs	r3, #2
  }
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689a      	ldr	r2, [r3, #8]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	695b      	ldr	r3, [r3, #20]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005ac2:	f023 030c 	bic.w	r3, r3, #12
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6812      	ldr	r2, [r2, #0]
 8005aca:	68b9      	ldr	r1, [r7, #8]
 8005acc:	430b      	orrs	r3, r1
 8005ace:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	699a      	ldr	r2, [r3, #24]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a2c      	ldr	r2, [pc, #176]	; (8005b9c <UART_SetConfig+0x114>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d103      	bne.n	8005af8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005af0:	f7fe fe9e 	bl	8004830 <HAL_RCC_GetPCLK2Freq>
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	e002      	b.n	8005afe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005af8:	f7fe fe86 	bl	8004808 <HAL_RCC_GetPCLK1Freq>
 8005afc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	4613      	mov	r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	009a      	lsls	r2, r3, #2
 8005b08:	441a      	add	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b14:	4a22      	ldr	r2, [pc, #136]	; (8005ba0 <UART_SetConfig+0x118>)
 8005b16:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1a:	095b      	lsrs	r3, r3, #5
 8005b1c:	0119      	lsls	r1, r3, #4
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	4613      	mov	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4413      	add	r3, r2
 8005b26:	009a      	lsls	r2, r3, #2
 8005b28:	441a      	add	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b34:	4b1a      	ldr	r3, [pc, #104]	; (8005ba0 <UART_SetConfig+0x118>)
 8005b36:	fba3 0302 	umull	r0, r3, r3, r2
 8005b3a:	095b      	lsrs	r3, r3, #5
 8005b3c:	2064      	movs	r0, #100	; 0x64
 8005b3e:	fb00 f303 	mul.w	r3, r0, r3
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	011b      	lsls	r3, r3, #4
 8005b46:	3332      	adds	r3, #50	; 0x32
 8005b48:	4a15      	ldr	r2, [pc, #84]	; (8005ba0 <UART_SetConfig+0x118>)
 8005b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4e:	095b      	lsrs	r3, r3, #5
 8005b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b54:	4419      	add	r1, r3
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	4413      	add	r3, r2
 8005b5e:	009a      	lsls	r2, r3, #2
 8005b60:	441a      	add	r2, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b6c:	4b0c      	ldr	r3, [pc, #48]	; (8005ba0 <UART_SetConfig+0x118>)
 8005b6e:	fba3 0302 	umull	r0, r3, r3, r2
 8005b72:	095b      	lsrs	r3, r3, #5
 8005b74:	2064      	movs	r0, #100	; 0x64
 8005b76:	fb00 f303 	mul.w	r3, r0, r3
 8005b7a:	1ad3      	subs	r3, r2, r3
 8005b7c:	011b      	lsls	r3, r3, #4
 8005b7e:	3332      	adds	r3, #50	; 0x32
 8005b80:	4a07      	ldr	r2, [pc, #28]	; (8005ba0 <UART_SetConfig+0x118>)
 8005b82:	fba2 2303 	umull	r2, r3, r2, r3
 8005b86:	095b      	lsrs	r3, r3, #5
 8005b88:	f003 020f 	and.w	r2, r3, #15
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	440a      	add	r2, r1
 8005b92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005b94:	bf00      	nop
 8005b96:	3710      	adds	r7, #16
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	40013800 	.word	0x40013800
 8005ba0:	51eb851f 	.word	0x51eb851f

08005ba4 <__errno>:
 8005ba4:	4b01      	ldr	r3, [pc, #4]	; (8005bac <__errno+0x8>)
 8005ba6:	6818      	ldr	r0, [r3, #0]
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	2000003c 	.word	0x2000003c

08005bb0 <__libc_init_array>:
 8005bb0:	b570      	push	{r4, r5, r6, lr}
 8005bb2:	2600      	movs	r6, #0
 8005bb4:	4d0c      	ldr	r5, [pc, #48]	; (8005be8 <__libc_init_array+0x38>)
 8005bb6:	4c0d      	ldr	r4, [pc, #52]	; (8005bec <__libc_init_array+0x3c>)
 8005bb8:	1b64      	subs	r4, r4, r5
 8005bba:	10a4      	asrs	r4, r4, #2
 8005bbc:	42a6      	cmp	r6, r4
 8005bbe:	d109      	bne.n	8005bd4 <__libc_init_array+0x24>
 8005bc0:	f002 fd2e 	bl	8008620 <_init>
 8005bc4:	2600      	movs	r6, #0
 8005bc6:	4d0a      	ldr	r5, [pc, #40]	; (8005bf0 <__libc_init_array+0x40>)
 8005bc8:	4c0a      	ldr	r4, [pc, #40]	; (8005bf4 <__libc_init_array+0x44>)
 8005bca:	1b64      	subs	r4, r4, r5
 8005bcc:	10a4      	asrs	r4, r4, #2
 8005bce:	42a6      	cmp	r6, r4
 8005bd0:	d105      	bne.n	8005bde <__libc_init_array+0x2e>
 8005bd2:	bd70      	pop	{r4, r5, r6, pc}
 8005bd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bd8:	4798      	blx	r3
 8005bda:	3601      	adds	r6, #1
 8005bdc:	e7ee      	b.n	8005bbc <__libc_init_array+0xc>
 8005bde:	f855 3b04 	ldr.w	r3, [r5], #4
 8005be2:	4798      	blx	r3
 8005be4:	3601      	adds	r6, #1
 8005be6:	e7f2      	b.n	8005bce <__libc_init_array+0x1e>
 8005be8:	08008a64 	.word	0x08008a64
 8005bec:	08008a64 	.word	0x08008a64
 8005bf0:	08008a64 	.word	0x08008a64
 8005bf4:	08008a68 	.word	0x08008a68

08005bf8 <memset>:
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	4402      	add	r2, r0
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d100      	bne.n	8005c02 <memset+0xa>
 8005c00:	4770      	bx	lr
 8005c02:	f803 1b01 	strb.w	r1, [r3], #1
 8005c06:	e7f9      	b.n	8005bfc <memset+0x4>

08005c08 <__cvt>:
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c0e:	461f      	mov	r7, r3
 8005c10:	bfbb      	ittet	lt
 8005c12:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005c16:	461f      	movlt	r7, r3
 8005c18:	2300      	movge	r3, #0
 8005c1a:	232d      	movlt	r3, #45	; 0x2d
 8005c1c:	b088      	sub	sp, #32
 8005c1e:	4614      	mov	r4, r2
 8005c20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c22:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005c24:	7013      	strb	r3, [r2, #0]
 8005c26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005c28:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005c2c:	f023 0820 	bic.w	r8, r3, #32
 8005c30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c34:	d005      	beq.n	8005c42 <__cvt+0x3a>
 8005c36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c3a:	d100      	bne.n	8005c3e <__cvt+0x36>
 8005c3c:	3501      	adds	r5, #1
 8005c3e:	2302      	movs	r3, #2
 8005c40:	e000      	b.n	8005c44 <__cvt+0x3c>
 8005c42:	2303      	movs	r3, #3
 8005c44:	aa07      	add	r2, sp, #28
 8005c46:	9204      	str	r2, [sp, #16]
 8005c48:	aa06      	add	r2, sp, #24
 8005c4a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c4e:	e9cd 3500 	strd	r3, r5, [sp]
 8005c52:	4622      	mov	r2, r4
 8005c54:	463b      	mov	r3, r7
 8005c56:	f000 fcc3 	bl	80065e0 <_dtoa_r>
 8005c5a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c5e:	4606      	mov	r6, r0
 8005c60:	d102      	bne.n	8005c68 <__cvt+0x60>
 8005c62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c64:	07db      	lsls	r3, r3, #31
 8005c66:	d522      	bpl.n	8005cae <__cvt+0xa6>
 8005c68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c6c:	eb06 0905 	add.w	r9, r6, r5
 8005c70:	d110      	bne.n	8005c94 <__cvt+0x8c>
 8005c72:	7833      	ldrb	r3, [r6, #0]
 8005c74:	2b30      	cmp	r3, #48	; 0x30
 8005c76:	d10a      	bne.n	8005c8e <__cvt+0x86>
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	4639      	mov	r1, r7
 8005c80:	f7fa fe92 	bl	80009a8 <__aeabi_dcmpeq>
 8005c84:	b918      	cbnz	r0, 8005c8e <__cvt+0x86>
 8005c86:	f1c5 0501 	rsb	r5, r5, #1
 8005c8a:	f8ca 5000 	str.w	r5, [sl]
 8005c8e:	f8da 3000 	ldr.w	r3, [sl]
 8005c92:	4499      	add	r9, r3
 8005c94:	2200      	movs	r2, #0
 8005c96:	2300      	movs	r3, #0
 8005c98:	4620      	mov	r0, r4
 8005c9a:	4639      	mov	r1, r7
 8005c9c:	f7fa fe84 	bl	80009a8 <__aeabi_dcmpeq>
 8005ca0:	b108      	cbz	r0, 8005ca6 <__cvt+0x9e>
 8005ca2:	f8cd 901c 	str.w	r9, [sp, #28]
 8005ca6:	2230      	movs	r2, #48	; 0x30
 8005ca8:	9b07      	ldr	r3, [sp, #28]
 8005caa:	454b      	cmp	r3, r9
 8005cac:	d307      	bcc.n	8005cbe <__cvt+0xb6>
 8005cae:	4630      	mov	r0, r6
 8005cb0:	9b07      	ldr	r3, [sp, #28]
 8005cb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005cb4:	1b9b      	subs	r3, r3, r6
 8005cb6:	6013      	str	r3, [r2, #0]
 8005cb8:	b008      	add	sp, #32
 8005cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cbe:	1c59      	adds	r1, r3, #1
 8005cc0:	9107      	str	r1, [sp, #28]
 8005cc2:	701a      	strb	r2, [r3, #0]
 8005cc4:	e7f0      	b.n	8005ca8 <__cvt+0xa0>

08005cc6 <__exponent>:
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cca:	2900      	cmp	r1, #0
 8005ccc:	f803 2b02 	strb.w	r2, [r3], #2
 8005cd0:	bfb6      	itet	lt
 8005cd2:	222d      	movlt	r2, #45	; 0x2d
 8005cd4:	222b      	movge	r2, #43	; 0x2b
 8005cd6:	4249      	neglt	r1, r1
 8005cd8:	2909      	cmp	r1, #9
 8005cda:	7042      	strb	r2, [r0, #1]
 8005cdc:	dd2b      	ble.n	8005d36 <__exponent+0x70>
 8005cde:	f10d 0407 	add.w	r4, sp, #7
 8005ce2:	46a4      	mov	ip, r4
 8005ce4:	270a      	movs	r7, #10
 8005ce6:	fb91 f6f7 	sdiv	r6, r1, r7
 8005cea:	460a      	mov	r2, r1
 8005cec:	46a6      	mov	lr, r4
 8005cee:	fb07 1516 	mls	r5, r7, r6, r1
 8005cf2:	2a63      	cmp	r2, #99	; 0x63
 8005cf4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	f104 34ff 	add.w	r4, r4, #4294967295
 8005cfe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005d02:	dcf0      	bgt.n	8005ce6 <__exponent+0x20>
 8005d04:	3130      	adds	r1, #48	; 0x30
 8005d06:	f1ae 0502 	sub.w	r5, lr, #2
 8005d0a:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005d0e:	4629      	mov	r1, r5
 8005d10:	1c44      	adds	r4, r0, #1
 8005d12:	4561      	cmp	r1, ip
 8005d14:	d30a      	bcc.n	8005d2c <__exponent+0x66>
 8005d16:	f10d 0209 	add.w	r2, sp, #9
 8005d1a:	eba2 020e 	sub.w	r2, r2, lr
 8005d1e:	4565      	cmp	r5, ip
 8005d20:	bf88      	it	hi
 8005d22:	2200      	movhi	r2, #0
 8005d24:	4413      	add	r3, r2
 8005d26:	1a18      	subs	r0, r3, r0
 8005d28:	b003      	add	sp, #12
 8005d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d2c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d30:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005d34:	e7ed      	b.n	8005d12 <__exponent+0x4c>
 8005d36:	2330      	movs	r3, #48	; 0x30
 8005d38:	3130      	adds	r1, #48	; 0x30
 8005d3a:	7083      	strb	r3, [r0, #2]
 8005d3c:	70c1      	strb	r1, [r0, #3]
 8005d3e:	1d03      	adds	r3, r0, #4
 8005d40:	e7f1      	b.n	8005d26 <__exponent+0x60>
	...

08005d44 <_printf_float>:
 8005d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	b091      	sub	sp, #68	; 0x44
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005d50:	4616      	mov	r6, r2
 8005d52:	461f      	mov	r7, r3
 8005d54:	4605      	mov	r5, r0
 8005d56:	f001 fa31 	bl	80071bc <_localeconv_r>
 8005d5a:	6803      	ldr	r3, [r0, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d60:	f7fa f9f6 	bl	8000150 <strlen>
 8005d64:	2300      	movs	r3, #0
 8005d66:	930e      	str	r3, [sp, #56]	; 0x38
 8005d68:	f8d8 3000 	ldr.w	r3, [r8]
 8005d6c:	900a      	str	r0, [sp, #40]	; 0x28
 8005d6e:	3307      	adds	r3, #7
 8005d70:	f023 0307 	bic.w	r3, r3, #7
 8005d74:	f103 0208 	add.w	r2, r3, #8
 8005d78:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005d7c:	f8d4 b000 	ldr.w	fp, [r4]
 8005d80:	f8c8 2000 	str.w	r2, [r8]
 8005d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d88:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005d8c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005d90:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005d94:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d96:	f04f 32ff 	mov.w	r2, #4294967295
 8005d9a:	4640      	mov	r0, r8
 8005d9c:	4b9c      	ldr	r3, [pc, #624]	; (8006010 <_printf_float+0x2cc>)
 8005d9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005da0:	f7fa fe34 	bl	8000a0c <__aeabi_dcmpun>
 8005da4:	bb70      	cbnz	r0, 8005e04 <_printf_float+0xc0>
 8005da6:	f04f 32ff 	mov.w	r2, #4294967295
 8005daa:	4640      	mov	r0, r8
 8005dac:	4b98      	ldr	r3, [pc, #608]	; (8006010 <_printf_float+0x2cc>)
 8005dae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005db0:	f7fa fe0e 	bl	80009d0 <__aeabi_dcmple>
 8005db4:	bb30      	cbnz	r0, 8005e04 <_printf_float+0xc0>
 8005db6:	2200      	movs	r2, #0
 8005db8:	2300      	movs	r3, #0
 8005dba:	4640      	mov	r0, r8
 8005dbc:	4651      	mov	r1, sl
 8005dbe:	f7fa fdfd 	bl	80009bc <__aeabi_dcmplt>
 8005dc2:	b110      	cbz	r0, 8005dca <_printf_float+0x86>
 8005dc4:	232d      	movs	r3, #45	; 0x2d
 8005dc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dca:	4b92      	ldr	r3, [pc, #584]	; (8006014 <_printf_float+0x2d0>)
 8005dcc:	4892      	ldr	r0, [pc, #584]	; (8006018 <_printf_float+0x2d4>)
 8005dce:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005dd2:	bf94      	ite	ls
 8005dd4:	4698      	movls	r8, r3
 8005dd6:	4680      	movhi	r8, r0
 8005dd8:	2303      	movs	r3, #3
 8005dda:	f04f 0a00 	mov.w	sl, #0
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	f02b 0304 	bic.w	r3, fp, #4
 8005de4:	6023      	str	r3, [r4, #0]
 8005de6:	4633      	mov	r3, r6
 8005de8:	4621      	mov	r1, r4
 8005dea:	4628      	mov	r0, r5
 8005dec:	9700      	str	r7, [sp, #0]
 8005dee:	aa0f      	add	r2, sp, #60	; 0x3c
 8005df0:	f000 f9d4 	bl	800619c <_printf_common>
 8005df4:	3001      	adds	r0, #1
 8005df6:	f040 8090 	bne.w	8005f1a <_printf_float+0x1d6>
 8005dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005dfe:	b011      	add	sp, #68	; 0x44
 8005e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e04:	4642      	mov	r2, r8
 8005e06:	4653      	mov	r3, sl
 8005e08:	4640      	mov	r0, r8
 8005e0a:	4651      	mov	r1, sl
 8005e0c:	f7fa fdfe 	bl	8000a0c <__aeabi_dcmpun>
 8005e10:	b148      	cbz	r0, 8005e26 <_printf_float+0xe2>
 8005e12:	f1ba 0f00 	cmp.w	sl, #0
 8005e16:	bfb8      	it	lt
 8005e18:	232d      	movlt	r3, #45	; 0x2d
 8005e1a:	4880      	ldr	r0, [pc, #512]	; (800601c <_printf_float+0x2d8>)
 8005e1c:	bfb8      	it	lt
 8005e1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e22:	4b7f      	ldr	r3, [pc, #508]	; (8006020 <_printf_float+0x2dc>)
 8005e24:	e7d3      	b.n	8005dce <_printf_float+0x8a>
 8005e26:	6863      	ldr	r3, [r4, #4]
 8005e28:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005e2c:	1c5a      	adds	r2, r3, #1
 8005e2e:	d142      	bne.n	8005eb6 <_printf_float+0x172>
 8005e30:	2306      	movs	r3, #6
 8005e32:	6063      	str	r3, [r4, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	9206      	str	r2, [sp, #24]
 8005e38:	aa0e      	add	r2, sp, #56	; 0x38
 8005e3a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005e3e:	aa0d      	add	r2, sp, #52	; 0x34
 8005e40:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005e44:	9203      	str	r2, [sp, #12]
 8005e46:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005e4a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e4e:	6023      	str	r3, [r4, #0]
 8005e50:	6863      	ldr	r3, [r4, #4]
 8005e52:	4642      	mov	r2, r8
 8005e54:	9300      	str	r3, [sp, #0]
 8005e56:	4628      	mov	r0, r5
 8005e58:	4653      	mov	r3, sl
 8005e5a:	910b      	str	r1, [sp, #44]	; 0x2c
 8005e5c:	f7ff fed4 	bl	8005c08 <__cvt>
 8005e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e62:	4680      	mov	r8, r0
 8005e64:	2947      	cmp	r1, #71	; 0x47
 8005e66:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e68:	d108      	bne.n	8005e7c <_printf_float+0x138>
 8005e6a:	1cc8      	adds	r0, r1, #3
 8005e6c:	db02      	blt.n	8005e74 <_printf_float+0x130>
 8005e6e:	6863      	ldr	r3, [r4, #4]
 8005e70:	4299      	cmp	r1, r3
 8005e72:	dd40      	ble.n	8005ef6 <_printf_float+0x1b2>
 8005e74:	f1a9 0902 	sub.w	r9, r9, #2
 8005e78:	fa5f f989 	uxtb.w	r9, r9
 8005e7c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005e80:	d81f      	bhi.n	8005ec2 <_printf_float+0x17e>
 8005e82:	464a      	mov	r2, r9
 8005e84:	3901      	subs	r1, #1
 8005e86:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e8a:	910d      	str	r1, [sp, #52]	; 0x34
 8005e8c:	f7ff ff1b 	bl	8005cc6 <__exponent>
 8005e90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e92:	4682      	mov	sl, r0
 8005e94:	1813      	adds	r3, r2, r0
 8005e96:	2a01      	cmp	r2, #1
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	dc02      	bgt.n	8005ea2 <_printf_float+0x15e>
 8005e9c:	6822      	ldr	r2, [r4, #0]
 8005e9e:	07d2      	lsls	r2, r2, #31
 8005ea0:	d501      	bpl.n	8005ea6 <_printf_float+0x162>
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	6123      	str	r3, [r4, #16]
 8005ea6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d09b      	beq.n	8005de6 <_printf_float+0xa2>
 8005eae:	232d      	movs	r3, #45	; 0x2d
 8005eb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005eb4:	e797      	b.n	8005de6 <_printf_float+0xa2>
 8005eb6:	2947      	cmp	r1, #71	; 0x47
 8005eb8:	d1bc      	bne.n	8005e34 <_printf_float+0xf0>
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1ba      	bne.n	8005e34 <_printf_float+0xf0>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e7b7      	b.n	8005e32 <_printf_float+0xee>
 8005ec2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005ec6:	d118      	bne.n	8005efa <_printf_float+0x1b6>
 8005ec8:	2900      	cmp	r1, #0
 8005eca:	6863      	ldr	r3, [r4, #4]
 8005ecc:	dd0b      	ble.n	8005ee6 <_printf_float+0x1a2>
 8005ece:	6121      	str	r1, [r4, #16]
 8005ed0:	b913      	cbnz	r3, 8005ed8 <_printf_float+0x194>
 8005ed2:	6822      	ldr	r2, [r4, #0]
 8005ed4:	07d0      	lsls	r0, r2, #31
 8005ed6:	d502      	bpl.n	8005ede <_printf_float+0x19a>
 8005ed8:	3301      	adds	r3, #1
 8005eda:	440b      	add	r3, r1
 8005edc:	6123      	str	r3, [r4, #16]
 8005ede:	f04f 0a00 	mov.w	sl, #0
 8005ee2:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ee4:	e7df      	b.n	8005ea6 <_printf_float+0x162>
 8005ee6:	b913      	cbnz	r3, 8005eee <_printf_float+0x1aa>
 8005ee8:	6822      	ldr	r2, [r4, #0]
 8005eea:	07d2      	lsls	r2, r2, #31
 8005eec:	d501      	bpl.n	8005ef2 <_printf_float+0x1ae>
 8005eee:	3302      	adds	r3, #2
 8005ef0:	e7f4      	b.n	8005edc <_printf_float+0x198>
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e7f2      	b.n	8005edc <_printf_float+0x198>
 8005ef6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005efa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005efc:	4299      	cmp	r1, r3
 8005efe:	db05      	blt.n	8005f0c <_printf_float+0x1c8>
 8005f00:	6823      	ldr	r3, [r4, #0]
 8005f02:	6121      	str	r1, [r4, #16]
 8005f04:	07d8      	lsls	r0, r3, #31
 8005f06:	d5ea      	bpl.n	8005ede <_printf_float+0x19a>
 8005f08:	1c4b      	adds	r3, r1, #1
 8005f0a:	e7e7      	b.n	8005edc <_printf_float+0x198>
 8005f0c:	2900      	cmp	r1, #0
 8005f0e:	bfcc      	ite	gt
 8005f10:	2201      	movgt	r2, #1
 8005f12:	f1c1 0202 	rsble	r2, r1, #2
 8005f16:	4413      	add	r3, r2
 8005f18:	e7e0      	b.n	8005edc <_printf_float+0x198>
 8005f1a:	6823      	ldr	r3, [r4, #0]
 8005f1c:	055a      	lsls	r2, r3, #21
 8005f1e:	d407      	bmi.n	8005f30 <_printf_float+0x1ec>
 8005f20:	6923      	ldr	r3, [r4, #16]
 8005f22:	4642      	mov	r2, r8
 8005f24:	4631      	mov	r1, r6
 8005f26:	4628      	mov	r0, r5
 8005f28:	47b8      	blx	r7
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	d12b      	bne.n	8005f86 <_printf_float+0x242>
 8005f2e:	e764      	b.n	8005dfa <_printf_float+0xb6>
 8005f30:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005f34:	f240 80dd 	bls.w	80060f2 <_printf_float+0x3ae>
 8005f38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f7fa fd32 	bl	80009a8 <__aeabi_dcmpeq>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	d033      	beq.n	8005fb0 <_printf_float+0x26c>
 8005f48:	2301      	movs	r3, #1
 8005f4a:	4631      	mov	r1, r6
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	4a35      	ldr	r2, [pc, #212]	; (8006024 <_printf_float+0x2e0>)
 8005f50:	47b8      	blx	r7
 8005f52:	3001      	adds	r0, #1
 8005f54:	f43f af51 	beq.w	8005dfa <_printf_float+0xb6>
 8005f58:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	db02      	blt.n	8005f66 <_printf_float+0x222>
 8005f60:	6823      	ldr	r3, [r4, #0]
 8005f62:	07d8      	lsls	r0, r3, #31
 8005f64:	d50f      	bpl.n	8005f86 <_printf_float+0x242>
 8005f66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f6a:	4631      	mov	r1, r6
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	47b8      	blx	r7
 8005f70:	3001      	adds	r0, #1
 8005f72:	f43f af42 	beq.w	8005dfa <_printf_float+0xb6>
 8005f76:	f04f 0800 	mov.w	r8, #0
 8005f7a:	f104 091a 	add.w	r9, r4, #26
 8005f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f80:	3b01      	subs	r3, #1
 8005f82:	4543      	cmp	r3, r8
 8005f84:	dc09      	bgt.n	8005f9a <_printf_float+0x256>
 8005f86:	6823      	ldr	r3, [r4, #0]
 8005f88:	079b      	lsls	r3, r3, #30
 8005f8a:	f100 8102 	bmi.w	8006192 <_printf_float+0x44e>
 8005f8e:	68e0      	ldr	r0, [r4, #12]
 8005f90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f92:	4298      	cmp	r0, r3
 8005f94:	bfb8      	it	lt
 8005f96:	4618      	movlt	r0, r3
 8005f98:	e731      	b.n	8005dfe <_printf_float+0xba>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	464a      	mov	r2, r9
 8005f9e:	4631      	mov	r1, r6
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	47b8      	blx	r7
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	f43f af28 	beq.w	8005dfa <_printf_float+0xb6>
 8005faa:	f108 0801 	add.w	r8, r8, #1
 8005fae:	e7e6      	b.n	8005f7e <_printf_float+0x23a>
 8005fb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	dc38      	bgt.n	8006028 <_printf_float+0x2e4>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4628      	mov	r0, r5
 8005fbc:	4a19      	ldr	r2, [pc, #100]	; (8006024 <_printf_float+0x2e0>)
 8005fbe:	47b8      	blx	r7
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	f43f af1a 	beq.w	8005dfa <_printf_float+0xb6>
 8005fc6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	d102      	bne.n	8005fd4 <_printf_float+0x290>
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	07d9      	lsls	r1, r3, #31
 8005fd2:	d5d8      	bpl.n	8005f86 <_printf_float+0x242>
 8005fd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4628      	mov	r0, r5
 8005fdc:	47b8      	blx	r7
 8005fde:	3001      	adds	r0, #1
 8005fe0:	f43f af0b 	beq.w	8005dfa <_printf_float+0xb6>
 8005fe4:	f04f 0900 	mov.w	r9, #0
 8005fe8:	f104 0a1a 	add.w	sl, r4, #26
 8005fec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fee:	425b      	negs	r3, r3
 8005ff0:	454b      	cmp	r3, r9
 8005ff2:	dc01      	bgt.n	8005ff8 <_printf_float+0x2b4>
 8005ff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ff6:	e794      	b.n	8005f22 <_printf_float+0x1de>
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	4652      	mov	r2, sl
 8005ffc:	4631      	mov	r1, r6
 8005ffe:	4628      	mov	r0, r5
 8006000:	47b8      	blx	r7
 8006002:	3001      	adds	r0, #1
 8006004:	f43f aef9 	beq.w	8005dfa <_printf_float+0xb6>
 8006008:	f109 0901 	add.w	r9, r9, #1
 800600c:	e7ee      	b.n	8005fec <_printf_float+0x2a8>
 800600e:	bf00      	nop
 8006010:	7fefffff 	.word	0x7fefffff
 8006014:	0800868c 	.word	0x0800868c
 8006018:	08008690 	.word	0x08008690
 800601c:	08008698 	.word	0x08008698
 8006020:	08008694 	.word	0x08008694
 8006024:	0800869c 	.word	0x0800869c
 8006028:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800602a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800602c:	429a      	cmp	r2, r3
 800602e:	bfa8      	it	ge
 8006030:	461a      	movge	r2, r3
 8006032:	2a00      	cmp	r2, #0
 8006034:	4691      	mov	r9, r2
 8006036:	dc37      	bgt.n	80060a8 <_printf_float+0x364>
 8006038:	f04f 0b00 	mov.w	fp, #0
 800603c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006040:	f104 021a 	add.w	r2, r4, #26
 8006044:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006048:	ebaa 0309 	sub.w	r3, sl, r9
 800604c:	455b      	cmp	r3, fp
 800604e:	dc33      	bgt.n	80060b8 <_printf_float+0x374>
 8006050:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006054:	429a      	cmp	r2, r3
 8006056:	db3b      	blt.n	80060d0 <_printf_float+0x38c>
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	07da      	lsls	r2, r3, #31
 800605c:	d438      	bmi.n	80060d0 <_printf_float+0x38c>
 800605e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006060:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006062:	eba3 020a 	sub.w	r2, r3, sl
 8006066:	eba3 0901 	sub.w	r9, r3, r1
 800606a:	4591      	cmp	r9, r2
 800606c:	bfa8      	it	ge
 800606e:	4691      	movge	r9, r2
 8006070:	f1b9 0f00 	cmp.w	r9, #0
 8006074:	dc34      	bgt.n	80060e0 <_printf_float+0x39c>
 8006076:	f04f 0800 	mov.w	r8, #0
 800607a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800607e:	f104 0a1a 	add.w	sl, r4, #26
 8006082:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006086:	1a9b      	subs	r3, r3, r2
 8006088:	eba3 0309 	sub.w	r3, r3, r9
 800608c:	4543      	cmp	r3, r8
 800608e:	f77f af7a 	ble.w	8005f86 <_printf_float+0x242>
 8006092:	2301      	movs	r3, #1
 8006094:	4652      	mov	r2, sl
 8006096:	4631      	mov	r1, r6
 8006098:	4628      	mov	r0, r5
 800609a:	47b8      	blx	r7
 800609c:	3001      	adds	r0, #1
 800609e:	f43f aeac 	beq.w	8005dfa <_printf_float+0xb6>
 80060a2:	f108 0801 	add.w	r8, r8, #1
 80060a6:	e7ec      	b.n	8006082 <_printf_float+0x33e>
 80060a8:	4613      	mov	r3, r2
 80060aa:	4631      	mov	r1, r6
 80060ac:	4642      	mov	r2, r8
 80060ae:	4628      	mov	r0, r5
 80060b0:	47b8      	blx	r7
 80060b2:	3001      	adds	r0, #1
 80060b4:	d1c0      	bne.n	8006038 <_printf_float+0x2f4>
 80060b6:	e6a0      	b.n	8005dfa <_printf_float+0xb6>
 80060b8:	2301      	movs	r3, #1
 80060ba:	4631      	mov	r1, r6
 80060bc:	4628      	mov	r0, r5
 80060be:	920b      	str	r2, [sp, #44]	; 0x2c
 80060c0:	47b8      	blx	r7
 80060c2:	3001      	adds	r0, #1
 80060c4:	f43f ae99 	beq.w	8005dfa <_printf_float+0xb6>
 80060c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80060ca:	f10b 0b01 	add.w	fp, fp, #1
 80060ce:	e7b9      	b.n	8006044 <_printf_float+0x300>
 80060d0:	4631      	mov	r1, r6
 80060d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060d6:	4628      	mov	r0, r5
 80060d8:	47b8      	blx	r7
 80060da:	3001      	adds	r0, #1
 80060dc:	d1bf      	bne.n	800605e <_printf_float+0x31a>
 80060de:	e68c      	b.n	8005dfa <_printf_float+0xb6>
 80060e0:	464b      	mov	r3, r9
 80060e2:	4631      	mov	r1, r6
 80060e4:	4628      	mov	r0, r5
 80060e6:	eb08 020a 	add.w	r2, r8, sl
 80060ea:	47b8      	blx	r7
 80060ec:	3001      	adds	r0, #1
 80060ee:	d1c2      	bne.n	8006076 <_printf_float+0x332>
 80060f0:	e683      	b.n	8005dfa <_printf_float+0xb6>
 80060f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060f4:	2a01      	cmp	r2, #1
 80060f6:	dc01      	bgt.n	80060fc <_printf_float+0x3b8>
 80060f8:	07db      	lsls	r3, r3, #31
 80060fa:	d537      	bpl.n	800616c <_printf_float+0x428>
 80060fc:	2301      	movs	r3, #1
 80060fe:	4642      	mov	r2, r8
 8006100:	4631      	mov	r1, r6
 8006102:	4628      	mov	r0, r5
 8006104:	47b8      	blx	r7
 8006106:	3001      	adds	r0, #1
 8006108:	f43f ae77 	beq.w	8005dfa <_printf_float+0xb6>
 800610c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006110:	4631      	mov	r1, r6
 8006112:	4628      	mov	r0, r5
 8006114:	47b8      	blx	r7
 8006116:	3001      	adds	r0, #1
 8006118:	f43f ae6f 	beq.w	8005dfa <_printf_float+0xb6>
 800611c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006120:	2200      	movs	r2, #0
 8006122:	2300      	movs	r3, #0
 8006124:	f7fa fc40 	bl	80009a8 <__aeabi_dcmpeq>
 8006128:	b9d8      	cbnz	r0, 8006162 <_printf_float+0x41e>
 800612a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800612c:	f108 0201 	add.w	r2, r8, #1
 8006130:	3b01      	subs	r3, #1
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	47b8      	blx	r7
 8006138:	3001      	adds	r0, #1
 800613a:	d10e      	bne.n	800615a <_printf_float+0x416>
 800613c:	e65d      	b.n	8005dfa <_printf_float+0xb6>
 800613e:	2301      	movs	r3, #1
 8006140:	464a      	mov	r2, r9
 8006142:	4631      	mov	r1, r6
 8006144:	4628      	mov	r0, r5
 8006146:	47b8      	blx	r7
 8006148:	3001      	adds	r0, #1
 800614a:	f43f ae56 	beq.w	8005dfa <_printf_float+0xb6>
 800614e:	f108 0801 	add.w	r8, r8, #1
 8006152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006154:	3b01      	subs	r3, #1
 8006156:	4543      	cmp	r3, r8
 8006158:	dcf1      	bgt.n	800613e <_printf_float+0x3fa>
 800615a:	4653      	mov	r3, sl
 800615c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006160:	e6e0      	b.n	8005f24 <_printf_float+0x1e0>
 8006162:	f04f 0800 	mov.w	r8, #0
 8006166:	f104 091a 	add.w	r9, r4, #26
 800616a:	e7f2      	b.n	8006152 <_printf_float+0x40e>
 800616c:	2301      	movs	r3, #1
 800616e:	4642      	mov	r2, r8
 8006170:	e7df      	b.n	8006132 <_printf_float+0x3ee>
 8006172:	2301      	movs	r3, #1
 8006174:	464a      	mov	r2, r9
 8006176:	4631      	mov	r1, r6
 8006178:	4628      	mov	r0, r5
 800617a:	47b8      	blx	r7
 800617c:	3001      	adds	r0, #1
 800617e:	f43f ae3c 	beq.w	8005dfa <_printf_float+0xb6>
 8006182:	f108 0801 	add.w	r8, r8, #1
 8006186:	68e3      	ldr	r3, [r4, #12]
 8006188:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800618a:	1a5b      	subs	r3, r3, r1
 800618c:	4543      	cmp	r3, r8
 800618e:	dcf0      	bgt.n	8006172 <_printf_float+0x42e>
 8006190:	e6fd      	b.n	8005f8e <_printf_float+0x24a>
 8006192:	f04f 0800 	mov.w	r8, #0
 8006196:	f104 0919 	add.w	r9, r4, #25
 800619a:	e7f4      	b.n	8006186 <_printf_float+0x442>

0800619c <_printf_common>:
 800619c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061a0:	4616      	mov	r6, r2
 80061a2:	4699      	mov	r9, r3
 80061a4:	688a      	ldr	r2, [r1, #8]
 80061a6:	690b      	ldr	r3, [r1, #16]
 80061a8:	4607      	mov	r7, r0
 80061aa:	4293      	cmp	r3, r2
 80061ac:	bfb8      	it	lt
 80061ae:	4613      	movlt	r3, r2
 80061b0:	6033      	str	r3, [r6, #0]
 80061b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061b6:	460c      	mov	r4, r1
 80061b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061bc:	b10a      	cbz	r2, 80061c2 <_printf_common+0x26>
 80061be:	3301      	adds	r3, #1
 80061c0:	6033      	str	r3, [r6, #0]
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	0699      	lsls	r1, r3, #26
 80061c6:	bf42      	ittt	mi
 80061c8:	6833      	ldrmi	r3, [r6, #0]
 80061ca:	3302      	addmi	r3, #2
 80061cc:	6033      	strmi	r3, [r6, #0]
 80061ce:	6825      	ldr	r5, [r4, #0]
 80061d0:	f015 0506 	ands.w	r5, r5, #6
 80061d4:	d106      	bne.n	80061e4 <_printf_common+0x48>
 80061d6:	f104 0a19 	add.w	sl, r4, #25
 80061da:	68e3      	ldr	r3, [r4, #12]
 80061dc:	6832      	ldr	r2, [r6, #0]
 80061de:	1a9b      	subs	r3, r3, r2
 80061e0:	42ab      	cmp	r3, r5
 80061e2:	dc28      	bgt.n	8006236 <_printf_common+0x9a>
 80061e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061e8:	1e13      	subs	r3, r2, #0
 80061ea:	6822      	ldr	r2, [r4, #0]
 80061ec:	bf18      	it	ne
 80061ee:	2301      	movne	r3, #1
 80061f0:	0692      	lsls	r2, r2, #26
 80061f2:	d42d      	bmi.n	8006250 <_printf_common+0xb4>
 80061f4:	4649      	mov	r1, r9
 80061f6:	4638      	mov	r0, r7
 80061f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061fc:	47c0      	blx	r8
 80061fe:	3001      	adds	r0, #1
 8006200:	d020      	beq.n	8006244 <_printf_common+0xa8>
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	68e5      	ldr	r5, [r4, #12]
 8006206:	f003 0306 	and.w	r3, r3, #6
 800620a:	2b04      	cmp	r3, #4
 800620c:	bf18      	it	ne
 800620e:	2500      	movne	r5, #0
 8006210:	6832      	ldr	r2, [r6, #0]
 8006212:	f04f 0600 	mov.w	r6, #0
 8006216:	68a3      	ldr	r3, [r4, #8]
 8006218:	bf08      	it	eq
 800621a:	1aad      	subeq	r5, r5, r2
 800621c:	6922      	ldr	r2, [r4, #16]
 800621e:	bf08      	it	eq
 8006220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006224:	4293      	cmp	r3, r2
 8006226:	bfc4      	itt	gt
 8006228:	1a9b      	subgt	r3, r3, r2
 800622a:	18ed      	addgt	r5, r5, r3
 800622c:	341a      	adds	r4, #26
 800622e:	42b5      	cmp	r5, r6
 8006230:	d11a      	bne.n	8006268 <_printf_common+0xcc>
 8006232:	2000      	movs	r0, #0
 8006234:	e008      	b.n	8006248 <_printf_common+0xac>
 8006236:	2301      	movs	r3, #1
 8006238:	4652      	mov	r2, sl
 800623a:	4649      	mov	r1, r9
 800623c:	4638      	mov	r0, r7
 800623e:	47c0      	blx	r8
 8006240:	3001      	adds	r0, #1
 8006242:	d103      	bne.n	800624c <_printf_common+0xb0>
 8006244:	f04f 30ff 	mov.w	r0, #4294967295
 8006248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624c:	3501      	adds	r5, #1
 800624e:	e7c4      	b.n	80061da <_printf_common+0x3e>
 8006250:	2030      	movs	r0, #48	; 0x30
 8006252:	18e1      	adds	r1, r4, r3
 8006254:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800625e:	4422      	add	r2, r4
 8006260:	3302      	adds	r3, #2
 8006262:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006266:	e7c5      	b.n	80061f4 <_printf_common+0x58>
 8006268:	2301      	movs	r3, #1
 800626a:	4622      	mov	r2, r4
 800626c:	4649      	mov	r1, r9
 800626e:	4638      	mov	r0, r7
 8006270:	47c0      	blx	r8
 8006272:	3001      	adds	r0, #1
 8006274:	d0e6      	beq.n	8006244 <_printf_common+0xa8>
 8006276:	3601      	adds	r6, #1
 8006278:	e7d9      	b.n	800622e <_printf_common+0x92>
	...

0800627c <_printf_i>:
 800627c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006280:	7e0f      	ldrb	r7, [r1, #24]
 8006282:	4691      	mov	r9, r2
 8006284:	2f78      	cmp	r7, #120	; 0x78
 8006286:	4680      	mov	r8, r0
 8006288:	460c      	mov	r4, r1
 800628a:	469a      	mov	sl, r3
 800628c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800628e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006292:	d807      	bhi.n	80062a4 <_printf_i+0x28>
 8006294:	2f62      	cmp	r7, #98	; 0x62
 8006296:	d80a      	bhi.n	80062ae <_printf_i+0x32>
 8006298:	2f00      	cmp	r7, #0
 800629a:	f000 80d9 	beq.w	8006450 <_printf_i+0x1d4>
 800629e:	2f58      	cmp	r7, #88	; 0x58
 80062a0:	f000 80a4 	beq.w	80063ec <_printf_i+0x170>
 80062a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062ac:	e03a      	b.n	8006324 <_printf_i+0xa8>
 80062ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062b2:	2b15      	cmp	r3, #21
 80062b4:	d8f6      	bhi.n	80062a4 <_printf_i+0x28>
 80062b6:	a101      	add	r1, pc, #4	; (adr r1, 80062bc <_printf_i+0x40>)
 80062b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062bc:	08006315 	.word	0x08006315
 80062c0:	08006329 	.word	0x08006329
 80062c4:	080062a5 	.word	0x080062a5
 80062c8:	080062a5 	.word	0x080062a5
 80062cc:	080062a5 	.word	0x080062a5
 80062d0:	080062a5 	.word	0x080062a5
 80062d4:	08006329 	.word	0x08006329
 80062d8:	080062a5 	.word	0x080062a5
 80062dc:	080062a5 	.word	0x080062a5
 80062e0:	080062a5 	.word	0x080062a5
 80062e4:	080062a5 	.word	0x080062a5
 80062e8:	08006437 	.word	0x08006437
 80062ec:	08006359 	.word	0x08006359
 80062f0:	08006419 	.word	0x08006419
 80062f4:	080062a5 	.word	0x080062a5
 80062f8:	080062a5 	.word	0x080062a5
 80062fc:	08006459 	.word	0x08006459
 8006300:	080062a5 	.word	0x080062a5
 8006304:	08006359 	.word	0x08006359
 8006308:	080062a5 	.word	0x080062a5
 800630c:	080062a5 	.word	0x080062a5
 8006310:	08006421 	.word	0x08006421
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	1d1a      	adds	r2, r3, #4
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	602a      	str	r2, [r5, #0]
 800631c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006320:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006324:	2301      	movs	r3, #1
 8006326:	e0a4      	b.n	8006472 <_printf_i+0x1f6>
 8006328:	6820      	ldr	r0, [r4, #0]
 800632a:	6829      	ldr	r1, [r5, #0]
 800632c:	0606      	lsls	r6, r0, #24
 800632e:	f101 0304 	add.w	r3, r1, #4
 8006332:	d50a      	bpl.n	800634a <_printf_i+0xce>
 8006334:	680e      	ldr	r6, [r1, #0]
 8006336:	602b      	str	r3, [r5, #0]
 8006338:	2e00      	cmp	r6, #0
 800633a:	da03      	bge.n	8006344 <_printf_i+0xc8>
 800633c:	232d      	movs	r3, #45	; 0x2d
 800633e:	4276      	negs	r6, r6
 8006340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006344:	230a      	movs	r3, #10
 8006346:	485e      	ldr	r0, [pc, #376]	; (80064c0 <_printf_i+0x244>)
 8006348:	e019      	b.n	800637e <_printf_i+0x102>
 800634a:	680e      	ldr	r6, [r1, #0]
 800634c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006350:	602b      	str	r3, [r5, #0]
 8006352:	bf18      	it	ne
 8006354:	b236      	sxthne	r6, r6
 8006356:	e7ef      	b.n	8006338 <_printf_i+0xbc>
 8006358:	682b      	ldr	r3, [r5, #0]
 800635a:	6820      	ldr	r0, [r4, #0]
 800635c:	1d19      	adds	r1, r3, #4
 800635e:	6029      	str	r1, [r5, #0]
 8006360:	0601      	lsls	r1, r0, #24
 8006362:	d501      	bpl.n	8006368 <_printf_i+0xec>
 8006364:	681e      	ldr	r6, [r3, #0]
 8006366:	e002      	b.n	800636e <_printf_i+0xf2>
 8006368:	0646      	lsls	r6, r0, #25
 800636a:	d5fb      	bpl.n	8006364 <_printf_i+0xe8>
 800636c:	881e      	ldrh	r6, [r3, #0]
 800636e:	2f6f      	cmp	r7, #111	; 0x6f
 8006370:	bf0c      	ite	eq
 8006372:	2308      	moveq	r3, #8
 8006374:	230a      	movne	r3, #10
 8006376:	4852      	ldr	r0, [pc, #328]	; (80064c0 <_printf_i+0x244>)
 8006378:	2100      	movs	r1, #0
 800637a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800637e:	6865      	ldr	r5, [r4, #4]
 8006380:	2d00      	cmp	r5, #0
 8006382:	bfa8      	it	ge
 8006384:	6821      	ldrge	r1, [r4, #0]
 8006386:	60a5      	str	r5, [r4, #8]
 8006388:	bfa4      	itt	ge
 800638a:	f021 0104 	bicge.w	r1, r1, #4
 800638e:	6021      	strge	r1, [r4, #0]
 8006390:	b90e      	cbnz	r6, 8006396 <_printf_i+0x11a>
 8006392:	2d00      	cmp	r5, #0
 8006394:	d04d      	beq.n	8006432 <_printf_i+0x1b6>
 8006396:	4615      	mov	r5, r2
 8006398:	fbb6 f1f3 	udiv	r1, r6, r3
 800639c:	fb03 6711 	mls	r7, r3, r1, r6
 80063a0:	5dc7      	ldrb	r7, [r0, r7]
 80063a2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063a6:	4637      	mov	r7, r6
 80063a8:	42bb      	cmp	r3, r7
 80063aa:	460e      	mov	r6, r1
 80063ac:	d9f4      	bls.n	8006398 <_printf_i+0x11c>
 80063ae:	2b08      	cmp	r3, #8
 80063b0:	d10b      	bne.n	80063ca <_printf_i+0x14e>
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	07de      	lsls	r6, r3, #31
 80063b6:	d508      	bpl.n	80063ca <_printf_i+0x14e>
 80063b8:	6923      	ldr	r3, [r4, #16]
 80063ba:	6861      	ldr	r1, [r4, #4]
 80063bc:	4299      	cmp	r1, r3
 80063be:	bfde      	ittt	le
 80063c0:	2330      	movle	r3, #48	; 0x30
 80063c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063ca:	1b52      	subs	r2, r2, r5
 80063cc:	6122      	str	r2, [r4, #16]
 80063ce:	464b      	mov	r3, r9
 80063d0:	4621      	mov	r1, r4
 80063d2:	4640      	mov	r0, r8
 80063d4:	f8cd a000 	str.w	sl, [sp]
 80063d8:	aa03      	add	r2, sp, #12
 80063da:	f7ff fedf 	bl	800619c <_printf_common>
 80063de:	3001      	adds	r0, #1
 80063e0:	d14c      	bne.n	800647c <_printf_i+0x200>
 80063e2:	f04f 30ff 	mov.w	r0, #4294967295
 80063e6:	b004      	add	sp, #16
 80063e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ec:	4834      	ldr	r0, [pc, #208]	; (80064c0 <_printf_i+0x244>)
 80063ee:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80063f2:	6829      	ldr	r1, [r5, #0]
 80063f4:	6823      	ldr	r3, [r4, #0]
 80063f6:	f851 6b04 	ldr.w	r6, [r1], #4
 80063fa:	6029      	str	r1, [r5, #0]
 80063fc:	061d      	lsls	r5, r3, #24
 80063fe:	d514      	bpl.n	800642a <_printf_i+0x1ae>
 8006400:	07df      	lsls	r7, r3, #31
 8006402:	bf44      	itt	mi
 8006404:	f043 0320 	orrmi.w	r3, r3, #32
 8006408:	6023      	strmi	r3, [r4, #0]
 800640a:	b91e      	cbnz	r6, 8006414 <_printf_i+0x198>
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	f023 0320 	bic.w	r3, r3, #32
 8006412:	6023      	str	r3, [r4, #0]
 8006414:	2310      	movs	r3, #16
 8006416:	e7af      	b.n	8006378 <_printf_i+0xfc>
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	f043 0320 	orr.w	r3, r3, #32
 800641e:	6023      	str	r3, [r4, #0]
 8006420:	2378      	movs	r3, #120	; 0x78
 8006422:	4828      	ldr	r0, [pc, #160]	; (80064c4 <_printf_i+0x248>)
 8006424:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006428:	e7e3      	b.n	80063f2 <_printf_i+0x176>
 800642a:	0659      	lsls	r1, r3, #25
 800642c:	bf48      	it	mi
 800642e:	b2b6      	uxthmi	r6, r6
 8006430:	e7e6      	b.n	8006400 <_printf_i+0x184>
 8006432:	4615      	mov	r5, r2
 8006434:	e7bb      	b.n	80063ae <_printf_i+0x132>
 8006436:	682b      	ldr	r3, [r5, #0]
 8006438:	6826      	ldr	r6, [r4, #0]
 800643a:	1d18      	adds	r0, r3, #4
 800643c:	6961      	ldr	r1, [r4, #20]
 800643e:	6028      	str	r0, [r5, #0]
 8006440:	0635      	lsls	r5, r6, #24
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	d501      	bpl.n	800644a <_printf_i+0x1ce>
 8006446:	6019      	str	r1, [r3, #0]
 8006448:	e002      	b.n	8006450 <_printf_i+0x1d4>
 800644a:	0670      	lsls	r0, r6, #25
 800644c:	d5fb      	bpl.n	8006446 <_printf_i+0x1ca>
 800644e:	8019      	strh	r1, [r3, #0]
 8006450:	2300      	movs	r3, #0
 8006452:	4615      	mov	r5, r2
 8006454:	6123      	str	r3, [r4, #16]
 8006456:	e7ba      	b.n	80063ce <_printf_i+0x152>
 8006458:	682b      	ldr	r3, [r5, #0]
 800645a:	2100      	movs	r1, #0
 800645c:	1d1a      	adds	r2, r3, #4
 800645e:	602a      	str	r2, [r5, #0]
 8006460:	681d      	ldr	r5, [r3, #0]
 8006462:	6862      	ldr	r2, [r4, #4]
 8006464:	4628      	mov	r0, r5
 8006466:	f000 feb5 	bl	80071d4 <memchr>
 800646a:	b108      	cbz	r0, 8006470 <_printf_i+0x1f4>
 800646c:	1b40      	subs	r0, r0, r5
 800646e:	6060      	str	r0, [r4, #4]
 8006470:	6863      	ldr	r3, [r4, #4]
 8006472:	6123      	str	r3, [r4, #16]
 8006474:	2300      	movs	r3, #0
 8006476:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800647a:	e7a8      	b.n	80063ce <_printf_i+0x152>
 800647c:	462a      	mov	r2, r5
 800647e:	4649      	mov	r1, r9
 8006480:	4640      	mov	r0, r8
 8006482:	6923      	ldr	r3, [r4, #16]
 8006484:	47d0      	blx	sl
 8006486:	3001      	adds	r0, #1
 8006488:	d0ab      	beq.n	80063e2 <_printf_i+0x166>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	079b      	lsls	r3, r3, #30
 800648e:	d413      	bmi.n	80064b8 <_printf_i+0x23c>
 8006490:	68e0      	ldr	r0, [r4, #12]
 8006492:	9b03      	ldr	r3, [sp, #12]
 8006494:	4298      	cmp	r0, r3
 8006496:	bfb8      	it	lt
 8006498:	4618      	movlt	r0, r3
 800649a:	e7a4      	b.n	80063e6 <_printf_i+0x16a>
 800649c:	2301      	movs	r3, #1
 800649e:	4632      	mov	r2, r6
 80064a0:	4649      	mov	r1, r9
 80064a2:	4640      	mov	r0, r8
 80064a4:	47d0      	blx	sl
 80064a6:	3001      	adds	r0, #1
 80064a8:	d09b      	beq.n	80063e2 <_printf_i+0x166>
 80064aa:	3501      	adds	r5, #1
 80064ac:	68e3      	ldr	r3, [r4, #12]
 80064ae:	9903      	ldr	r1, [sp, #12]
 80064b0:	1a5b      	subs	r3, r3, r1
 80064b2:	42ab      	cmp	r3, r5
 80064b4:	dcf2      	bgt.n	800649c <_printf_i+0x220>
 80064b6:	e7eb      	b.n	8006490 <_printf_i+0x214>
 80064b8:	2500      	movs	r5, #0
 80064ba:	f104 0619 	add.w	r6, r4, #25
 80064be:	e7f5      	b.n	80064ac <_printf_i+0x230>
 80064c0:	0800869e 	.word	0x0800869e
 80064c4:	080086af 	.word	0x080086af

080064c8 <quorem>:
 80064c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064cc:	6903      	ldr	r3, [r0, #16]
 80064ce:	690c      	ldr	r4, [r1, #16]
 80064d0:	4607      	mov	r7, r0
 80064d2:	42a3      	cmp	r3, r4
 80064d4:	f2c0 8082 	blt.w	80065dc <quorem+0x114>
 80064d8:	3c01      	subs	r4, #1
 80064da:	f100 0514 	add.w	r5, r0, #20
 80064de:	f101 0814 	add.w	r8, r1, #20
 80064e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064e6:	9301      	str	r3, [sp, #4]
 80064e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80064ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064f0:	3301      	adds	r3, #1
 80064f2:	429a      	cmp	r2, r3
 80064f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80064f8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80064fc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006500:	d331      	bcc.n	8006566 <quorem+0x9e>
 8006502:	f04f 0e00 	mov.w	lr, #0
 8006506:	4640      	mov	r0, r8
 8006508:	46ac      	mov	ip, r5
 800650a:	46f2      	mov	sl, lr
 800650c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006510:	b293      	uxth	r3, r2
 8006512:	fb06 e303 	mla	r3, r6, r3, lr
 8006516:	0c12      	lsrs	r2, r2, #16
 8006518:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800651c:	b29b      	uxth	r3, r3
 800651e:	fb06 e202 	mla	r2, r6, r2, lr
 8006522:	ebaa 0303 	sub.w	r3, sl, r3
 8006526:	f8dc a000 	ldr.w	sl, [ip]
 800652a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800652e:	fa1f fa8a 	uxth.w	sl, sl
 8006532:	4453      	add	r3, sl
 8006534:	f8dc a000 	ldr.w	sl, [ip]
 8006538:	b292      	uxth	r2, r2
 800653a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800653e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006542:	b29b      	uxth	r3, r3
 8006544:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006548:	4581      	cmp	r9, r0
 800654a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800654e:	f84c 3b04 	str.w	r3, [ip], #4
 8006552:	d2db      	bcs.n	800650c <quorem+0x44>
 8006554:	f855 300b 	ldr.w	r3, [r5, fp]
 8006558:	b92b      	cbnz	r3, 8006566 <quorem+0x9e>
 800655a:	9b01      	ldr	r3, [sp, #4]
 800655c:	3b04      	subs	r3, #4
 800655e:	429d      	cmp	r5, r3
 8006560:	461a      	mov	r2, r3
 8006562:	d32f      	bcc.n	80065c4 <quorem+0xfc>
 8006564:	613c      	str	r4, [r7, #16]
 8006566:	4638      	mov	r0, r7
 8006568:	f001 f8ce 	bl	8007708 <__mcmp>
 800656c:	2800      	cmp	r0, #0
 800656e:	db25      	blt.n	80065bc <quorem+0xf4>
 8006570:	4628      	mov	r0, r5
 8006572:	f04f 0c00 	mov.w	ip, #0
 8006576:	3601      	adds	r6, #1
 8006578:	f858 1b04 	ldr.w	r1, [r8], #4
 800657c:	f8d0 e000 	ldr.w	lr, [r0]
 8006580:	b28b      	uxth	r3, r1
 8006582:	ebac 0303 	sub.w	r3, ip, r3
 8006586:	fa1f f28e 	uxth.w	r2, lr
 800658a:	4413      	add	r3, r2
 800658c:	0c0a      	lsrs	r2, r1, #16
 800658e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006592:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006596:	b29b      	uxth	r3, r3
 8006598:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800659c:	45c1      	cmp	r9, r8
 800659e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80065a2:	f840 3b04 	str.w	r3, [r0], #4
 80065a6:	d2e7      	bcs.n	8006578 <quorem+0xb0>
 80065a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065b0:	b922      	cbnz	r2, 80065bc <quorem+0xf4>
 80065b2:	3b04      	subs	r3, #4
 80065b4:	429d      	cmp	r5, r3
 80065b6:	461a      	mov	r2, r3
 80065b8:	d30a      	bcc.n	80065d0 <quorem+0x108>
 80065ba:	613c      	str	r4, [r7, #16]
 80065bc:	4630      	mov	r0, r6
 80065be:	b003      	add	sp, #12
 80065c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c4:	6812      	ldr	r2, [r2, #0]
 80065c6:	3b04      	subs	r3, #4
 80065c8:	2a00      	cmp	r2, #0
 80065ca:	d1cb      	bne.n	8006564 <quorem+0x9c>
 80065cc:	3c01      	subs	r4, #1
 80065ce:	e7c6      	b.n	800655e <quorem+0x96>
 80065d0:	6812      	ldr	r2, [r2, #0]
 80065d2:	3b04      	subs	r3, #4
 80065d4:	2a00      	cmp	r2, #0
 80065d6:	d1f0      	bne.n	80065ba <quorem+0xf2>
 80065d8:	3c01      	subs	r4, #1
 80065da:	e7eb      	b.n	80065b4 <quorem+0xec>
 80065dc:	2000      	movs	r0, #0
 80065de:	e7ee      	b.n	80065be <quorem+0xf6>

080065e0 <_dtoa_r>:
 80065e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e4:	4616      	mov	r6, r2
 80065e6:	461f      	mov	r7, r3
 80065e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80065ea:	b099      	sub	sp, #100	; 0x64
 80065ec:	4605      	mov	r5, r0
 80065ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80065f2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80065f6:	b974      	cbnz	r4, 8006616 <_dtoa_r+0x36>
 80065f8:	2010      	movs	r0, #16
 80065fa:	f000 fde3 	bl	80071c4 <malloc>
 80065fe:	4602      	mov	r2, r0
 8006600:	6268      	str	r0, [r5, #36]	; 0x24
 8006602:	b920      	cbnz	r0, 800660e <_dtoa_r+0x2e>
 8006604:	21ea      	movs	r1, #234	; 0xea
 8006606:	4ba8      	ldr	r3, [pc, #672]	; (80068a8 <_dtoa_r+0x2c8>)
 8006608:	48a8      	ldr	r0, [pc, #672]	; (80068ac <_dtoa_r+0x2cc>)
 800660a:	f001 fa81 	bl	8007b10 <__assert_func>
 800660e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006612:	6004      	str	r4, [r0, #0]
 8006614:	60c4      	str	r4, [r0, #12]
 8006616:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006618:	6819      	ldr	r1, [r3, #0]
 800661a:	b151      	cbz	r1, 8006632 <_dtoa_r+0x52>
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	2301      	movs	r3, #1
 8006620:	4093      	lsls	r3, r2
 8006622:	604a      	str	r2, [r1, #4]
 8006624:	608b      	str	r3, [r1, #8]
 8006626:	4628      	mov	r0, r5
 8006628:	f000 fe30 	bl	800728c <_Bfree>
 800662c:	2200      	movs	r2, #0
 800662e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	1e3b      	subs	r3, r7, #0
 8006634:	bfaf      	iteee	ge
 8006636:	2300      	movge	r3, #0
 8006638:	2201      	movlt	r2, #1
 800663a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800663e:	9305      	strlt	r3, [sp, #20]
 8006640:	bfa8      	it	ge
 8006642:	f8c8 3000 	strge.w	r3, [r8]
 8006646:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800664a:	4b99      	ldr	r3, [pc, #612]	; (80068b0 <_dtoa_r+0x2d0>)
 800664c:	bfb8      	it	lt
 800664e:	f8c8 2000 	strlt.w	r2, [r8]
 8006652:	ea33 0309 	bics.w	r3, r3, r9
 8006656:	d119      	bne.n	800668c <_dtoa_r+0xac>
 8006658:	f242 730f 	movw	r3, #9999	; 0x270f
 800665c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800665e:	6013      	str	r3, [r2, #0]
 8006660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006664:	4333      	orrs	r3, r6
 8006666:	f000 857f 	beq.w	8007168 <_dtoa_r+0xb88>
 800666a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800666c:	b953      	cbnz	r3, 8006684 <_dtoa_r+0xa4>
 800666e:	4b91      	ldr	r3, [pc, #580]	; (80068b4 <_dtoa_r+0x2d4>)
 8006670:	e022      	b.n	80066b8 <_dtoa_r+0xd8>
 8006672:	4b91      	ldr	r3, [pc, #580]	; (80068b8 <_dtoa_r+0x2d8>)
 8006674:	9303      	str	r3, [sp, #12]
 8006676:	3308      	adds	r3, #8
 8006678:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800667a:	6013      	str	r3, [r2, #0]
 800667c:	9803      	ldr	r0, [sp, #12]
 800667e:	b019      	add	sp, #100	; 0x64
 8006680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006684:	4b8b      	ldr	r3, [pc, #556]	; (80068b4 <_dtoa_r+0x2d4>)
 8006686:	9303      	str	r3, [sp, #12]
 8006688:	3303      	adds	r3, #3
 800668a:	e7f5      	b.n	8006678 <_dtoa_r+0x98>
 800668c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006690:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006698:	2200      	movs	r2, #0
 800669a:	2300      	movs	r3, #0
 800669c:	f7fa f984 	bl	80009a8 <__aeabi_dcmpeq>
 80066a0:	4680      	mov	r8, r0
 80066a2:	b158      	cbz	r0, 80066bc <_dtoa_r+0xdc>
 80066a4:	2301      	movs	r3, #1
 80066a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 8558 	beq.w	8007162 <_dtoa_r+0xb82>
 80066b2:	4882      	ldr	r0, [pc, #520]	; (80068bc <_dtoa_r+0x2dc>)
 80066b4:	6018      	str	r0, [r3, #0]
 80066b6:	1e43      	subs	r3, r0, #1
 80066b8:	9303      	str	r3, [sp, #12]
 80066ba:	e7df      	b.n	800667c <_dtoa_r+0x9c>
 80066bc:	ab16      	add	r3, sp, #88	; 0x58
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	ab17      	add	r3, sp, #92	; 0x5c
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	4628      	mov	r0, r5
 80066c6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80066ca:	f001 f8c5 	bl	8007858 <__d2b>
 80066ce:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80066d2:	4683      	mov	fp, r0
 80066d4:	2c00      	cmp	r4, #0
 80066d6:	d07f      	beq.n	80067d8 <_dtoa_r+0x1f8>
 80066d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80066dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066de:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80066e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066e6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80066ea:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80066ee:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80066f2:	2200      	movs	r2, #0
 80066f4:	4b72      	ldr	r3, [pc, #456]	; (80068c0 <_dtoa_r+0x2e0>)
 80066f6:	f7f9 fd37 	bl	8000168 <__aeabi_dsub>
 80066fa:	a365      	add	r3, pc, #404	; (adr r3, 8006890 <_dtoa_r+0x2b0>)
 80066fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006700:	f7f9 feea 	bl	80004d8 <__aeabi_dmul>
 8006704:	a364      	add	r3, pc, #400	; (adr r3, 8006898 <_dtoa_r+0x2b8>)
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	f7f9 fd2f 	bl	800016c <__adddf3>
 800670e:	4606      	mov	r6, r0
 8006710:	4620      	mov	r0, r4
 8006712:	460f      	mov	r7, r1
 8006714:	f7f9 fe76 	bl	8000404 <__aeabi_i2d>
 8006718:	a361      	add	r3, pc, #388	; (adr r3, 80068a0 <_dtoa_r+0x2c0>)
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	f7f9 fedb 	bl	80004d8 <__aeabi_dmul>
 8006722:	4602      	mov	r2, r0
 8006724:	460b      	mov	r3, r1
 8006726:	4630      	mov	r0, r6
 8006728:	4639      	mov	r1, r7
 800672a:	f7f9 fd1f 	bl	800016c <__adddf3>
 800672e:	4606      	mov	r6, r0
 8006730:	460f      	mov	r7, r1
 8006732:	f7fa f981 	bl	8000a38 <__aeabi_d2iz>
 8006736:	2200      	movs	r2, #0
 8006738:	4682      	mov	sl, r0
 800673a:	2300      	movs	r3, #0
 800673c:	4630      	mov	r0, r6
 800673e:	4639      	mov	r1, r7
 8006740:	f7fa f93c 	bl	80009bc <__aeabi_dcmplt>
 8006744:	b148      	cbz	r0, 800675a <_dtoa_r+0x17a>
 8006746:	4650      	mov	r0, sl
 8006748:	f7f9 fe5c 	bl	8000404 <__aeabi_i2d>
 800674c:	4632      	mov	r2, r6
 800674e:	463b      	mov	r3, r7
 8006750:	f7fa f92a 	bl	80009a8 <__aeabi_dcmpeq>
 8006754:	b908      	cbnz	r0, 800675a <_dtoa_r+0x17a>
 8006756:	f10a 3aff 	add.w	sl, sl, #4294967295
 800675a:	f1ba 0f16 	cmp.w	sl, #22
 800675e:	d858      	bhi.n	8006812 <_dtoa_r+0x232>
 8006760:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006764:	4b57      	ldr	r3, [pc, #348]	; (80068c4 <_dtoa_r+0x2e4>)
 8006766:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800676a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800676e:	f7fa f925 	bl	80009bc <__aeabi_dcmplt>
 8006772:	2800      	cmp	r0, #0
 8006774:	d04f      	beq.n	8006816 <_dtoa_r+0x236>
 8006776:	2300      	movs	r3, #0
 8006778:	f10a 3aff 	add.w	sl, sl, #4294967295
 800677c:	930f      	str	r3, [sp, #60]	; 0x3c
 800677e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006780:	1b1c      	subs	r4, r3, r4
 8006782:	1e63      	subs	r3, r4, #1
 8006784:	9309      	str	r3, [sp, #36]	; 0x24
 8006786:	bf49      	itett	mi
 8006788:	f1c4 0301 	rsbmi	r3, r4, #1
 800678c:	2300      	movpl	r3, #0
 800678e:	9306      	strmi	r3, [sp, #24]
 8006790:	2300      	movmi	r3, #0
 8006792:	bf54      	ite	pl
 8006794:	9306      	strpl	r3, [sp, #24]
 8006796:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006798:	f1ba 0f00 	cmp.w	sl, #0
 800679c:	db3d      	blt.n	800681a <_dtoa_r+0x23a>
 800679e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067a0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80067a4:	4453      	add	r3, sl
 80067a6:	9309      	str	r3, [sp, #36]	; 0x24
 80067a8:	2300      	movs	r3, #0
 80067aa:	930a      	str	r3, [sp, #40]	; 0x28
 80067ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067ae:	2b09      	cmp	r3, #9
 80067b0:	f200 808c 	bhi.w	80068cc <_dtoa_r+0x2ec>
 80067b4:	2b05      	cmp	r3, #5
 80067b6:	bfc4      	itt	gt
 80067b8:	3b04      	subgt	r3, #4
 80067ba:	9322      	strgt	r3, [sp, #136]	; 0x88
 80067bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067be:	bfc8      	it	gt
 80067c0:	2400      	movgt	r4, #0
 80067c2:	f1a3 0302 	sub.w	r3, r3, #2
 80067c6:	bfd8      	it	le
 80067c8:	2401      	movle	r4, #1
 80067ca:	2b03      	cmp	r3, #3
 80067cc:	f200 808a 	bhi.w	80068e4 <_dtoa_r+0x304>
 80067d0:	e8df f003 	tbb	[pc, r3]
 80067d4:	5b4d4f2d 	.word	0x5b4d4f2d
 80067d8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80067dc:	441c      	add	r4, r3
 80067de:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80067e2:	2b20      	cmp	r3, #32
 80067e4:	bfc3      	ittte	gt
 80067e6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80067ea:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80067ee:	fa09 f303 	lslgt.w	r3, r9, r3
 80067f2:	f1c3 0320 	rsble	r3, r3, #32
 80067f6:	bfc6      	itte	gt
 80067f8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80067fc:	4318      	orrgt	r0, r3
 80067fe:	fa06 f003 	lslle.w	r0, r6, r3
 8006802:	f7f9 fdef 	bl	80003e4 <__aeabi_ui2d>
 8006806:	2301      	movs	r3, #1
 8006808:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800680c:	3c01      	subs	r4, #1
 800680e:	9313      	str	r3, [sp, #76]	; 0x4c
 8006810:	e76f      	b.n	80066f2 <_dtoa_r+0x112>
 8006812:	2301      	movs	r3, #1
 8006814:	e7b2      	b.n	800677c <_dtoa_r+0x19c>
 8006816:	900f      	str	r0, [sp, #60]	; 0x3c
 8006818:	e7b1      	b.n	800677e <_dtoa_r+0x19e>
 800681a:	9b06      	ldr	r3, [sp, #24]
 800681c:	eba3 030a 	sub.w	r3, r3, sl
 8006820:	9306      	str	r3, [sp, #24]
 8006822:	f1ca 0300 	rsb	r3, sl, #0
 8006826:	930a      	str	r3, [sp, #40]	; 0x28
 8006828:	2300      	movs	r3, #0
 800682a:	930e      	str	r3, [sp, #56]	; 0x38
 800682c:	e7be      	b.n	80067ac <_dtoa_r+0x1cc>
 800682e:	2300      	movs	r3, #0
 8006830:	930b      	str	r3, [sp, #44]	; 0x2c
 8006832:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006834:	2b00      	cmp	r3, #0
 8006836:	dc58      	bgt.n	80068ea <_dtoa_r+0x30a>
 8006838:	f04f 0901 	mov.w	r9, #1
 800683c:	464b      	mov	r3, r9
 800683e:	f8cd 9020 	str.w	r9, [sp, #32]
 8006842:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006846:	2200      	movs	r2, #0
 8006848:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800684a:	6042      	str	r2, [r0, #4]
 800684c:	2204      	movs	r2, #4
 800684e:	f102 0614 	add.w	r6, r2, #20
 8006852:	429e      	cmp	r6, r3
 8006854:	6841      	ldr	r1, [r0, #4]
 8006856:	d94e      	bls.n	80068f6 <_dtoa_r+0x316>
 8006858:	4628      	mov	r0, r5
 800685a:	f000 fcd7 	bl	800720c <_Balloc>
 800685e:	9003      	str	r0, [sp, #12]
 8006860:	2800      	cmp	r0, #0
 8006862:	d14c      	bne.n	80068fe <_dtoa_r+0x31e>
 8006864:	4602      	mov	r2, r0
 8006866:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800686a:	4b17      	ldr	r3, [pc, #92]	; (80068c8 <_dtoa_r+0x2e8>)
 800686c:	e6cc      	b.n	8006608 <_dtoa_r+0x28>
 800686e:	2301      	movs	r3, #1
 8006870:	e7de      	b.n	8006830 <_dtoa_r+0x250>
 8006872:	2300      	movs	r3, #0
 8006874:	930b      	str	r3, [sp, #44]	; 0x2c
 8006876:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006878:	eb0a 0903 	add.w	r9, sl, r3
 800687c:	f109 0301 	add.w	r3, r9, #1
 8006880:	2b01      	cmp	r3, #1
 8006882:	9308      	str	r3, [sp, #32]
 8006884:	bfb8      	it	lt
 8006886:	2301      	movlt	r3, #1
 8006888:	e7dd      	b.n	8006846 <_dtoa_r+0x266>
 800688a:	2301      	movs	r3, #1
 800688c:	e7f2      	b.n	8006874 <_dtoa_r+0x294>
 800688e:	bf00      	nop
 8006890:	636f4361 	.word	0x636f4361
 8006894:	3fd287a7 	.word	0x3fd287a7
 8006898:	8b60c8b3 	.word	0x8b60c8b3
 800689c:	3fc68a28 	.word	0x3fc68a28
 80068a0:	509f79fb 	.word	0x509f79fb
 80068a4:	3fd34413 	.word	0x3fd34413
 80068a8:	080086cd 	.word	0x080086cd
 80068ac:	080086e4 	.word	0x080086e4
 80068b0:	7ff00000 	.word	0x7ff00000
 80068b4:	080086c9 	.word	0x080086c9
 80068b8:	080086c0 	.word	0x080086c0
 80068bc:	0800869d 	.word	0x0800869d
 80068c0:	3ff80000 	.word	0x3ff80000
 80068c4:	080087d8 	.word	0x080087d8
 80068c8:	0800873f 	.word	0x0800873f
 80068cc:	2401      	movs	r4, #1
 80068ce:	2300      	movs	r3, #0
 80068d0:	940b      	str	r4, [sp, #44]	; 0x2c
 80068d2:	9322      	str	r3, [sp, #136]	; 0x88
 80068d4:	f04f 39ff 	mov.w	r9, #4294967295
 80068d8:	2200      	movs	r2, #0
 80068da:	2312      	movs	r3, #18
 80068dc:	f8cd 9020 	str.w	r9, [sp, #32]
 80068e0:	9223      	str	r2, [sp, #140]	; 0x8c
 80068e2:	e7b0      	b.n	8006846 <_dtoa_r+0x266>
 80068e4:	2301      	movs	r3, #1
 80068e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80068e8:	e7f4      	b.n	80068d4 <_dtoa_r+0x2f4>
 80068ea:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80068ee:	464b      	mov	r3, r9
 80068f0:	f8cd 9020 	str.w	r9, [sp, #32]
 80068f4:	e7a7      	b.n	8006846 <_dtoa_r+0x266>
 80068f6:	3101      	adds	r1, #1
 80068f8:	6041      	str	r1, [r0, #4]
 80068fa:	0052      	lsls	r2, r2, #1
 80068fc:	e7a7      	b.n	800684e <_dtoa_r+0x26e>
 80068fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006900:	9a03      	ldr	r2, [sp, #12]
 8006902:	601a      	str	r2, [r3, #0]
 8006904:	9b08      	ldr	r3, [sp, #32]
 8006906:	2b0e      	cmp	r3, #14
 8006908:	f200 80a8 	bhi.w	8006a5c <_dtoa_r+0x47c>
 800690c:	2c00      	cmp	r4, #0
 800690e:	f000 80a5 	beq.w	8006a5c <_dtoa_r+0x47c>
 8006912:	f1ba 0f00 	cmp.w	sl, #0
 8006916:	dd34      	ble.n	8006982 <_dtoa_r+0x3a2>
 8006918:	4a9a      	ldr	r2, [pc, #616]	; (8006b84 <_dtoa_r+0x5a4>)
 800691a:	f00a 030f 	and.w	r3, sl, #15
 800691e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006922:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006926:	e9d3 3400 	ldrd	r3, r4, [r3]
 800692a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800692e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006932:	d016      	beq.n	8006962 <_dtoa_r+0x382>
 8006934:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006938:	4b93      	ldr	r3, [pc, #588]	; (8006b88 <_dtoa_r+0x5a8>)
 800693a:	2703      	movs	r7, #3
 800693c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006940:	f7f9 fef4 	bl	800072c <__aeabi_ddiv>
 8006944:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006948:	f004 040f 	and.w	r4, r4, #15
 800694c:	4e8e      	ldr	r6, [pc, #568]	; (8006b88 <_dtoa_r+0x5a8>)
 800694e:	b954      	cbnz	r4, 8006966 <_dtoa_r+0x386>
 8006950:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006954:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006958:	f7f9 fee8 	bl	800072c <__aeabi_ddiv>
 800695c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006960:	e029      	b.n	80069b6 <_dtoa_r+0x3d6>
 8006962:	2702      	movs	r7, #2
 8006964:	e7f2      	b.n	800694c <_dtoa_r+0x36c>
 8006966:	07e1      	lsls	r1, r4, #31
 8006968:	d508      	bpl.n	800697c <_dtoa_r+0x39c>
 800696a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800696e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006972:	f7f9 fdb1 	bl	80004d8 <__aeabi_dmul>
 8006976:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800697a:	3701      	adds	r7, #1
 800697c:	1064      	asrs	r4, r4, #1
 800697e:	3608      	adds	r6, #8
 8006980:	e7e5      	b.n	800694e <_dtoa_r+0x36e>
 8006982:	f000 80a5 	beq.w	8006ad0 <_dtoa_r+0x4f0>
 8006986:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800698a:	f1ca 0400 	rsb	r4, sl, #0
 800698e:	4b7d      	ldr	r3, [pc, #500]	; (8006b84 <_dtoa_r+0x5a4>)
 8006990:	f004 020f 	and.w	r2, r4, #15
 8006994:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699c:	f7f9 fd9c 	bl	80004d8 <__aeabi_dmul>
 80069a0:	2702      	movs	r7, #2
 80069a2:	2300      	movs	r3, #0
 80069a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069a8:	4e77      	ldr	r6, [pc, #476]	; (8006b88 <_dtoa_r+0x5a8>)
 80069aa:	1124      	asrs	r4, r4, #4
 80069ac:	2c00      	cmp	r4, #0
 80069ae:	f040 8084 	bne.w	8006aba <_dtoa_r+0x4da>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1d2      	bne.n	800695c <_dtoa_r+0x37c>
 80069b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f000 808b 	beq.w	8006ad4 <_dtoa_r+0x4f4>
 80069be:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80069c2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80069c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069ca:	2200      	movs	r2, #0
 80069cc:	4b6f      	ldr	r3, [pc, #444]	; (8006b8c <_dtoa_r+0x5ac>)
 80069ce:	f7f9 fff5 	bl	80009bc <__aeabi_dcmplt>
 80069d2:	2800      	cmp	r0, #0
 80069d4:	d07e      	beq.n	8006ad4 <_dtoa_r+0x4f4>
 80069d6:	9b08      	ldr	r3, [sp, #32]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d07b      	beq.n	8006ad4 <_dtoa_r+0x4f4>
 80069dc:	f1b9 0f00 	cmp.w	r9, #0
 80069e0:	dd38      	ble.n	8006a54 <_dtoa_r+0x474>
 80069e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069e6:	2200      	movs	r2, #0
 80069e8:	4b69      	ldr	r3, [pc, #420]	; (8006b90 <_dtoa_r+0x5b0>)
 80069ea:	f7f9 fd75 	bl	80004d8 <__aeabi_dmul>
 80069ee:	464c      	mov	r4, r9
 80069f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069f4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80069f8:	3701      	adds	r7, #1
 80069fa:	4638      	mov	r0, r7
 80069fc:	f7f9 fd02 	bl	8000404 <__aeabi_i2d>
 8006a00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a04:	f7f9 fd68 	bl	80004d8 <__aeabi_dmul>
 8006a08:	2200      	movs	r2, #0
 8006a0a:	4b62      	ldr	r3, [pc, #392]	; (8006b94 <_dtoa_r+0x5b4>)
 8006a0c:	f7f9 fbae 	bl	800016c <__adddf3>
 8006a10:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006a14:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a18:	9611      	str	r6, [sp, #68]	; 0x44
 8006a1a:	2c00      	cmp	r4, #0
 8006a1c:	d15d      	bne.n	8006ada <_dtoa_r+0x4fa>
 8006a1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a22:	2200      	movs	r2, #0
 8006a24:	4b5c      	ldr	r3, [pc, #368]	; (8006b98 <_dtoa_r+0x5b8>)
 8006a26:	f7f9 fb9f 	bl	8000168 <__aeabi_dsub>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a32:	4633      	mov	r3, r6
 8006a34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a36:	f7f9 ffdf 	bl	80009f8 <__aeabi_dcmpgt>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	f040 829c 	bne.w	8006f78 <_dtoa_r+0x998>
 8006a40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a46:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006a4a:	f7f9 ffb7 	bl	80009bc <__aeabi_dcmplt>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	f040 8290 	bne.w	8006f74 <_dtoa_r+0x994>
 8006a54:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006a58:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006a5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	f2c0 8152 	blt.w	8006d08 <_dtoa_r+0x728>
 8006a64:	f1ba 0f0e 	cmp.w	sl, #14
 8006a68:	f300 814e 	bgt.w	8006d08 <_dtoa_r+0x728>
 8006a6c:	4b45      	ldr	r3, [pc, #276]	; (8006b84 <_dtoa_r+0x5a4>)
 8006a6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006a72:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006a76:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006a7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f280 80db 	bge.w	8006c38 <_dtoa_r+0x658>
 8006a82:	9b08      	ldr	r3, [sp, #32]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f300 80d7 	bgt.w	8006c38 <_dtoa_r+0x658>
 8006a8a:	f040 8272 	bne.w	8006f72 <_dtoa_r+0x992>
 8006a8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a92:	2200      	movs	r2, #0
 8006a94:	4b40      	ldr	r3, [pc, #256]	; (8006b98 <_dtoa_r+0x5b8>)
 8006a96:	f7f9 fd1f 	bl	80004d8 <__aeabi_dmul>
 8006a9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a9e:	f7f9 ffa1 	bl	80009e4 <__aeabi_dcmpge>
 8006aa2:	9c08      	ldr	r4, [sp, #32]
 8006aa4:	4626      	mov	r6, r4
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	f040 8248 	bne.w	8006f3c <_dtoa_r+0x95c>
 8006aac:	2331      	movs	r3, #49	; 0x31
 8006aae:	9f03      	ldr	r7, [sp, #12]
 8006ab0:	f10a 0a01 	add.w	sl, sl, #1
 8006ab4:	f807 3b01 	strb.w	r3, [r7], #1
 8006ab8:	e244      	b.n	8006f44 <_dtoa_r+0x964>
 8006aba:	07e2      	lsls	r2, r4, #31
 8006abc:	d505      	bpl.n	8006aca <_dtoa_r+0x4ea>
 8006abe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ac2:	f7f9 fd09 	bl	80004d8 <__aeabi_dmul>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	3701      	adds	r7, #1
 8006aca:	1064      	asrs	r4, r4, #1
 8006acc:	3608      	adds	r6, #8
 8006ace:	e76d      	b.n	80069ac <_dtoa_r+0x3cc>
 8006ad0:	2702      	movs	r7, #2
 8006ad2:	e770      	b.n	80069b6 <_dtoa_r+0x3d6>
 8006ad4:	46d0      	mov	r8, sl
 8006ad6:	9c08      	ldr	r4, [sp, #32]
 8006ad8:	e78f      	b.n	80069fa <_dtoa_r+0x41a>
 8006ada:	9903      	ldr	r1, [sp, #12]
 8006adc:	4b29      	ldr	r3, [pc, #164]	; (8006b84 <_dtoa_r+0x5a4>)
 8006ade:	4421      	add	r1, r4
 8006ae0:	9112      	str	r1, [sp, #72]	; 0x48
 8006ae2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ae4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ae8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006aec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006af0:	2900      	cmp	r1, #0
 8006af2:	d055      	beq.n	8006ba0 <_dtoa_r+0x5c0>
 8006af4:	2000      	movs	r0, #0
 8006af6:	4929      	ldr	r1, [pc, #164]	; (8006b9c <_dtoa_r+0x5bc>)
 8006af8:	f7f9 fe18 	bl	800072c <__aeabi_ddiv>
 8006afc:	463b      	mov	r3, r7
 8006afe:	4632      	mov	r2, r6
 8006b00:	f7f9 fb32 	bl	8000168 <__aeabi_dsub>
 8006b04:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006b08:	9f03      	ldr	r7, [sp, #12]
 8006b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b0e:	f7f9 ff93 	bl	8000a38 <__aeabi_d2iz>
 8006b12:	4604      	mov	r4, r0
 8006b14:	f7f9 fc76 	bl	8000404 <__aeabi_i2d>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b20:	f7f9 fb22 	bl	8000168 <__aeabi_dsub>
 8006b24:	4602      	mov	r2, r0
 8006b26:	460b      	mov	r3, r1
 8006b28:	3430      	adds	r4, #48	; 0x30
 8006b2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b32:	f807 4b01 	strb.w	r4, [r7], #1
 8006b36:	f7f9 ff41 	bl	80009bc <__aeabi_dcmplt>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d174      	bne.n	8006c28 <_dtoa_r+0x648>
 8006b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b42:	2000      	movs	r0, #0
 8006b44:	4911      	ldr	r1, [pc, #68]	; (8006b8c <_dtoa_r+0x5ac>)
 8006b46:	f7f9 fb0f 	bl	8000168 <__aeabi_dsub>
 8006b4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b4e:	f7f9 ff35 	bl	80009bc <__aeabi_dcmplt>
 8006b52:	2800      	cmp	r0, #0
 8006b54:	f040 80b7 	bne.w	8006cc6 <_dtoa_r+0x6e6>
 8006b58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b5a:	429f      	cmp	r7, r3
 8006b5c:	f43f af7a 	beq.w	8006a54 <_dtoa_r+0x474>
 8006b60:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b64:	2200      	movs	r2, #0
 8006b66:	4b0a      	ldr	r3, [pc, #40]	; (8006b90 <_dtoa_r+0x5b0>)
 8006b68:	f7f9 fcb6 	bl	80004d8 <__aeabi_dmul>
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006b72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b76:	4b06      	ldr	r3, [pc, #24]	; (8006b90 <_dtoa_r+0x5b0>)
 8006b78:	f7f9 fcae 	bl	80004d8 <__aeabi_dmul>
 8006b7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b80:	e7c3      	b.n	8006b0a <_dtoa_r+0x52a>
 8006b82:	bf00      	nop
 8006b84:	080087d8 	.word	0x080087d8
 8006b88:	080087b0 	.word	0x080087b0
 8006b8c:	3ff00000 	.word	0x3ff00000
 8006b90:	40240000 	.word	0x40240000
 8006b94:	401c0000 	.word	0x401c0000
 8006b98:	40140000 	.word	0x40140000
 8006b9c:	3fe00000 	.word	0x3fe00000
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	4639      	mov	r1, r7
 8006ba4:	f7f9 fc98 	bl	80004d8 <__aeabi_dmul>
 8006ba8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006baa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006bae:	9c03      	ldr	r4, [sp, #12]
 8006bb0:	9314      	str	r3, [sp, #80]	; 0x50
 8006bb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bb6:	f7f9 ff3f 	bl	8000a38 <__aeabi_d2iz>
 8006bba:	9015      	str	r0, [sp, #84]	; 0x54
 8006bbc:	f7f9 fc22 	bl	8000404 <__aeabi_i2d>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bc8:	f7f9 face 	bl	8000168 <__aeabi_dsub>
 8006bcc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006bce:	4606      	mov	r6, r0
 8006bd0:	3330      	adds	r3, #48	; 0x30
 8006bd2:	f804 3b01 	strb.w	r3, [r4], #1
 8006bd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006bd8:	460f      	mov	r7, r1
 8006bda:	429c      	cmp	r4, r3
 8006bdc:	f04f 0200 	mov.w	r2, #0
 8006be0:	d124      	bne.n	8006c2c <_dtoa_r+0x64c>
 8006be2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006be6:	4bb0      	ldr	r3, [pc, #704]	; (8006ea8 <_dtoa_r+0x8c8>)
 8006be8:	f7f9 fac0 	bl	800016c <__adddf3>
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	4639      	mov	r1, r7
 8006bf4:	f7f9 ff00 	bl	80009f8 <__aeabi_dcmpgt>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d163      	bne.n	8006cc4 <_dtoa_r+0x6e4>
 8006bfc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c00:	2000      	movs	r0, #0
 8006c02:	49a9      	ldr	r1, [pc, #676]	; (8006ea8 <_dtoa_r+0x8c8>)
 8006c04:	f7f9 fab0 	bl	8000168 <__aeabi_dsub>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	4639      	mov	r1, r7
 8006c10:	f7f9 fed4 	bl	80009bc <__aeabi_dcmplt>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	f43f af1d 	beq.w	8006a54 <_dtoa_r+0x474>
 8006c1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006c1c:	1e7b      	subs	r3, r7, #1
 8006c1e:	9314      	str	r3, [sp, #80]	; 0x50
 8006c20:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006c24:	2b30      	cmp	r3, #48	; 0x30
 8006c26:	d0f8      	beq.n	8006c1a <_dtoa_r+0x63a>
 8006c28:	46c2      	mov	sl, r8
 8006c2a:	e03b      	b.n	8006ca4 <_dtoa_r+0x6c4>
 8006c2c:	4b9f      	ldr	r3, [pc, #636]	; (8006eac <_dtoa_r+0x8cc>)
 8006c2e:	f7f9 fc53 	bl	80004d8 <__aeabi_dmul>
 8006c32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c36:	e7bc      	b.n	8006bb2 <_dtoa_r+0x5d2>
 8006c38:	9f03      	ldr	r7, [sp, #12]
 8006c3a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006c3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c42:	4640      	mov	r0, r8
 8006c44:	4649      	mov	r1, r9
 8006c46:	f7f9 fd71 	bl	800072c <__aeabi_ddiv>
 8006c4a:	f7f9 fef5 	bl	8000a38 <__aeabi_d2iz>
 8006c4e:	4604      	mov	r4, r0
 8006c50:	f7f9 fbd8 	bl	8000404 <__aeabi_i2d>
 8006c54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c58:	f7f9 fc3e 	bl	80004d8 <__aeabi_dmul>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4640      	mov	r0, r8
 8006c62:	4649      	mov	r1, r9
 8006c64:	f7f9 fa80 	bl	8000168 <__aeabi_dsub>
 8006c68:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006c6c:	f807 6b01 	strb.w	r6, [r7], #1
 8006c70:	9e03      	ldr	r6, [sp, #12]
 8006c72:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006c76:	1bbe      	subs	r6, r7, r6
 8006c78:	45b4      	cmp	ip, r6
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	d136      	bne.n	8006cee <_dtoa_r+0x70e>
 8006c80:	f7f9 fa74 	bl	800016c <__adddf3>
 8006c84:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c88:	4680      	mov	r8, r0
 8006c8a:	4689      	mov	r9, r1
 8006c8c:	f7f9 feb4 	bl	80009f8 <__aeabi_dcmpgt>
 8006c90:	bb58      	cbnz	r0, 8006cea <_dtoa_r+0x70a>
 8006c92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c96:	4640      	mov	r0, r8
 8006c98:	4649      	mov	r1, r9
 8006c9a:	f7f9 fe85 	bl	80009a8 <__aeabi_dcmpeq>
 8006c9e:	b108      	cbz	r0, 8006ca4 <_dtoa_r+0x6c4>
 8006ca0:	07e1      	lsls	r1, r4, #31
 8006ca2:	d422      	bmi.n	8006cea <_dtoa_r+0x70a>
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	4659      	mov	r1, fp
 8006ca8:	f000 faf0 	bl	800728c <_Bfree>
 8006cac:	2300      	movs	r3, #0
 8006cae:	703b      	strb	r3, [r7, #0]
 8006cb0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006cb2:	f10a 0001 	add.w	r0, sl, #1
 8006cb6:	6018      	str	r0, [r3, #0]
 8006cb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f43f acde 	beq.w	800667c <_dtoa_r+0x9c>
 8006cc0:	601f      	str	r7, [r3, #0]
 8006cc2:	e4db      	b.n	800667c <_dtoa_r+0x9c>
 8006cc4:	4627      	mov	r7, r4
 8006cc6:	463b      	mov	r3, r7
 8006cc8:	461f      	mov	r7, r3
 8006cca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cce:	2a39      	cmp	r2, #57	; 0x39
 8006cd0:	d107      	bne.n	8006ce2 <_dtoa_r+0x702>
 8006cd2:	9a03      	ldr	r2, [sp, #12]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d1f7      	bne.n	8006cc8 <_dtoa_r+0x6e8>
 8006cd8:	2230      	movs	r2, #48	; 0x30
 8006cda:	9903      	ldr	r1, [sp, #12]
 8006cdc:	f108 0801 	add.w	r8, r8, #1
 8006ce0:	700a      	strb	r2, [r1, #0]
 8006ce2:	781a      	ldrb	r2, [r3, #0]
 8006ce4:	3201      	adds	r2, #1
 8006ce6:	701a      	strb	r2, [r3, #0]
 8006ce8:	e79e      	b.n	8006c28 <_dtoa_r+0x648>
 8006cea:	46d0      	mov	r8, sl
 8006cec:	e7eb      	b.n	8006cc6 <_dtoa_r+0x6e6>
 8006cee:	2200      	movs	r2, #0
 8006cf0:	4b6e      	ldr	r3, [pc, #440]	; (8006eac <_dtoa_r+0x8cc>)
 8006cf2:	f7f9 fbf1 	bl	80004d8 <__aeabi_dmul>
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	4680      	mov	r8, r0
 8006cfc:	4689      	mov	r9, r1
 8006cfe:	f7f9 fe53 	bl	80009a8 <__aeabi_dcmpeq>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	d09b      	beq.n	8006c3e <_dtoa_r+0x65e>
 8006d06:	e7cd      	b.n	8006ca4 <_dtoa_r+0x6c4>
 8006d08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d0a:	2a00      	cmp	r2, #0
 8006d0c:	f000 80d0 	beq.w	8006eb0 <_dtoa_r+0x8d0>
 8006d10:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d12:	2a01      	cmp	r2, #1
 8006d14:	f300 80ae 	bgt.w	8006e74 <_dtoa_r+0x894>
 8006d18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d1a:	2a00      	cmp	r2, #0
 8006d1c:	f000 80a6 	beq.w	8006e6c <_dtoa_r+0x88c>
 8006d20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d24:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d26:	9f06      	ldr	r7, [sp, #24]
 8006d28:	9a06      	ldr	r2, [sp, #24]
 8006d2a:	2101      	movs	r1, #1
 8006d2c:	441a      	add	r2, r3
 8006d2e:	9206      	str	r2, [sp, #24]
 8006d30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d32:	4628      	mov	r0, r5
 8006d34:	441a      	add	r2, r3
 8006d36:	9209      	str	r2, [sp, #36]	; 0x24
 8006d38:	f000 fb5e 	bl	80073f8 <__i2b>
 8006d3c:	4606      	mov	r6, r0
 8006d3e:	2f00      	cmp	r7, #0
 8006d40:	dd0c      	ble.n	8006d5c <_dtoa_r+0x77c>
 8006d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	dd09      	ble.n	8006d5c <_dtoa_r+0x77c>
 8006d48:	42bb      	cmp	r3, r7
 8006d4a:	bfa8      	it	ge
 8006d4c:	463b      	movge	r3, r7
 8006d4e:	9a06      	ldr	r2, [sp, #24]
 8006d50:	1aff      	subs	r7, r7, r3
 8006d52:	1ad2      	subs	r2, r2, r3
 8006d54:	9206      	str	r2, [sp, #24]
 8006d56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d5e:	b1f3      	cbz	r3, 8006d9e <_dtoa_r+0x7be>
 8006d60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	f000 80a8 	beq.w	8006eb8 <_dtoa_r+0x8d8>
 8006d68:	2c00      	cmp	r4, #0
 8006d6a:	dd10      	ble.n	8006d8e <_dtoa_r+0x7ae>
 8006d6c:	4631      	mov	r1, r6
 8006d6e:	4622      	mov	r2, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 fbff 	bl	8007574 <__pow5mult>
 8006d76:	465a      	mov	r2, fp
 8006d78:	4601      	mov	r1, r0
 8006d7a:	4606      	mov	r6, r0
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	f000 fb51 	bl	8007424 <__multiply>
 8006d82:	4680      	mov	r8, r0
 8006d84:	4659      	mov	r1, fp
 8006d86:	4628      	mov	r0, r5
 8006d88:	f000 fa80 	bl	800728c <_Bfree>
 8006d8c:	46c3      	mov	fp, r8
 8006d8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d90:	1b1a      	subs	r2, r3, r4
 8006d92:	d004      	beq.n	8006d9e <_dtoa_r+0x7be>
 8006d94:	4659      	mov	r1, fp
 8006d96:	4628      	mov	r0, r5
 8006d98:	f000 fbec 	bl	8007574 <__pow5mult>
 8006d9c:	4683      	mov	fp, r0
 8006d9e:	2101      	movs	r1, #1
 8006da0:	4628      	mov	r0, r5
 8006da2:	f000 fb29 	bl	80073f8 <__i2b>
 8006da6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006da8:	4604      	mov	r4, r0
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	f340 8086 	ble.w	8006ebc <_dtoa_r+0x8dc>
 8006db0:	461a      	mov	r2, r3
 8006db2:	4601      	mov	r1, r0
 8006db4:	4628      	mov	r0, r5
 8006db6:	f000 fbdd 	bl	8007574 <__pow5mult>
 8006dba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	dd7f      	ble.n	8006ec2 <_dtoa_r+0x8e2>
 8006dc2:	f04f 0800 	mov.w	r8, #0
 8006dc6:	6923      	ldr	r3, [r4, #16]
 8006dc8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006dcc:	6918      	ldr	r0, [r3, #16]
 8006dce:	f000 fac5 	bl	800735c <__hi0bits>
 8006dd2:	f1c0 0020 	rsb	r0, r0, #32
 8006dd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dd8:	4418      	add	r0, r3
 8006dda:	f010 001f 	ands.w	r0, r0, #31
 8006dde:	f000 8092 	beq.w	8006f06 <_dtoa_r+0x926>
 8006de2:	f1c0 0320 	rsb	r3, r0, #32
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	f340 808a 	ble.w	8006f00 <_dtoa_r+0x920>
 8006dec:	f1c0 001c 	rsb	r0, r0, #28
 8006df0:	9b06      	ldr	r3, [sp, #24]
 8006df2:	4407      	add	r7, r0
 8006df4:	4403      	add	r3, r0
 8006df6:	9306      	str	r3, [sp, #24]
 8006df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dfa:	4403      	add	r3, r0
 8006dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8006dfe:	9b06      	ldr	r3, [sp, #24]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	dd05      	ble.n	8006e10 <_dtoa_r+0x830>
 8006e04:	4659      	mov	r1, fp
 8006e06:	461a      	mov	r2, r3
 8006e08:	4628      	mov	r0, r5
 8006e0a:	f000 fc0d 	bl	8007628 <__lshift>
 8006e0e:	4683      	mov	fp, r0
 8006e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	dd05      	ble.n	8006e22 <_dtoa_r+0x842>
 8006e16:	4621      	mov	r1, r4
 8006e18:	461a      	mov	r2, r3
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	f000 fc04 	bl	8007628 <__lshift>
 8006e20:	4604      	mov	r4, r0
 8006e22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d070      	beq.n	8006f0a <_dtoa_r+0x92a>
 8006e28:	4621      	mov	r1, r4
 8006e2a:	4658      	mov	r0, fp
 8006e2c:	f000 fc6c 	bl	8007708 <__mcmp>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	da6a      	bge.n	8006f0a <_dtoa_r+0x92a>
 8006e34:	2300      	movs	r3, #0
 8006e36:	4659      	mov	r1, fp
 8006e38:	220a      	movs	r2, #10
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	f000 fa48 	bl	80072d0 <__multadd>
 8006e40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e42:	4683      	mov	fp, r0
 8006e44:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f000 8194 	beq.w	8007176 <_dtoa_r+0xb96>
 8006e4e:	4631      	mov	r1, r6
 8006e50:	2300      	movs	r3, #0
 8006e52:	220a      	movs	r2, #10
 8006e54:	4628      	mov	r0, r5
 8006e56:	f000 fa3b 	bl	80072d0 <__multadd>
 8006e5a:	f1b9 0f00 	cmp.w	r9, #0
 8006e5e:	4606      	mov	r6, r0
 8006e60:	f300 8093 	bgt.w	8006f8a <_dtoa_r+0x9aa>
 8006e64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	dc57      	bgt.n	8006f1a <_dtoa_r+0x93a>
 8006e6a:	e08e      	b.n	8006f8a <_dtoa_r+0x9aa>
 8006e6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006e6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e72:	e757      	b.n	8006d24 <_dtoa_r+0x744>
 8006e74:	9b08      	ldr	r3, [sp, #32]
 8006e76:	1e5c      	subs	r4, r3, #1
 8006e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e7a:	42a3      	cmp	r3, r4
 8006e7c:	bfb7      	itett	lt
 8006e7e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006e80:	1b1c      	subge	r4, r3, r4
 8006e82:	1ae2      	sublt	r2, r4, r3
 8006e84:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006e86:	bfbe      	ittt	lt
 8006e88:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006e8a:	189b      	addlt	r3, r3, r2
 8006e8c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006e8e:	9b08      	ldr	r3, [sp, #32]
 8006e90:	bfb8      	it	lt
 8006e92:	2400      	movlt	r4, #0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	bfbb      	ittet	lt
 8006e98:	9b06      	ldrlt	r3, [sp, #24]
 8006e9a:	9a08      	ldrlt	r2, [sp, #32]
 8006e9c:	9f06      	ldrge	r7, [sp, #24]
 8006e9e:	1a9f      	sublt	r7, r3, r2
 8006ea0:	bfac      	ite	ge
 8006ea2:	9b08      	ldrge	r3, [sp, #32]
 8006ea4:	2300      	movlt	r3, #0
 8006ea6:	e73f      	b.n	8006d28 <_dtoa_r+0x748>
 8006ea8:	3fe00000 	.word	0x3fe00000
 8006eac:	40240000 	.word	0x40240000
 8006eb0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006eb2:	9f06      	ldr	r7, [sp, #24]
 8006eb4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006eb6:	e742      	b.n	8006d3e <_dtoa_r+0x75e>
 8006eb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eba:	e76b      	b.n	8006d94 <_dtoa_r+0x7b4>
 8006ebc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	dc19      	bgt.n	8006ef6 <_dtoa_r+0x916>
 8006ec2:	9b04      	ldr	r3, [sp, #16]
 8006ec4:	b9bb      	cbnz	r3, 8006ef6 <_dtoa_r+0x916>
 8006ec6:	9b05      	ldr	r3, [sp, #20]
 8006ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ecc:	b99b      	cbnz	r3, 8006ef6 <_dtoa_r+0x916>
 8006ece:	9b05      	ldr	r3, [sp, #20]
 8006ed0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ed4:	0d1b      	lsrs	r3, r3, #20
 8006ed6:	051b      	lsls	r3, r3, #20
 8006ed8:	b183      	cbz	r3, 8006efc <_dtoa_r+0x91c>
 8006eda:	f04f 0801 	mov.w	r8, #1
 8006ede:	9b06      	ldr	r3, [sp, #24]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	9306      	str	r3, [sp, #24]
 8006ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f47f af6a 	bne.w	8006dc6 <_dtoa_r+0x7e6>
 8006ef2:	2001      	movs	r0, #1
 8006ef4:	e76f      	b.n	8006dd6 <_dtoa_r+0x7f6>
 8006ef6:	f04f 0800 	mov.w	r8, #0
 8006efa:	e7f6      	b.n	8006eea <_dtoa_r+0x90a>
 8006efc:	4698      	mov	r8, r3
 8006efe:	e7f4      	b.n	8006eea <_dtoa_r+0x90a>
 8006f00:	f43f af7d 	beq.w	8006dfe <_dtoa_r+0x81e>
 8006f04:	4618      	mov	r0, r3
 8006f06:	301c      	adds	r0, #28
 8006f08:	e772      	b.n	8006df0 <_dtoa_r+0x810>
 8006f0a:	9b08      	ldr	r3, [sp, #32]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	dc36      	bgt.n	8006f7e <_dtoa_r+0x99e>
 8006f10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	dd33      	ble.n	8006f7e <_dtoa_r+0x99e>
 8006f16:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f1a:	f1b9 0f00 	cmp.w	r9, #0
 8006f1e:	d10d      	bne.n	8006f3c <_dtoa_r+0x95c>
 8006f20:	4621      	mov	r1, r4
 8006f22:	464b      	mov	r3, r9
 8006f24:	2205      	movs	r2, #5
 8006f26:	4628      	mov	r0, r5
 8006f28:	f000 f9d2 	bl	80072d0 <__multadd>
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4658      	mov	r0, fp
 8006f32:	f000 fbe9 	bl	8007708 <__mcmp>
 8006f36:	2800      	cmp	r0, #0
 8006f38:	f73f adb8 	bgt.w	8006aac <_dtoa_r+0x4cc>
 8006f3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f3e:	9f03      	ldr	r7, [sp, #12]
 8006f40:	ea6f 0a03 	mvn.w	sl, r3
 8006f44:	f04f 0800 	mov.w	r8, #0
 8006f48:	4621      	mov	r1, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	f000 f99e 	bl	800728c <_Bfree>
 8006f50:	2e00      	cmp	r6, #0
 8006f52:	f43f aea7 	beq.w	8006ca4 <_dtoa_r+0x6c4>
 8006f56:	f1b8 0f00 	cmp.w	r8, #0
 8006f5a:	d005      	beq.n	8006f68 <_dtoa_r+0x988>
 8006f5c:	45b0      	cmp	r8, r6
 8006f5e:	d003      	beq.n	8006f68 <_dtoa_r+0x988>
 8006f60:	4641      	mov	r1, r8
 8006f62:	4628      	mov	r0, r5
 8006f64:	f000 f992 	bl	800728c <_Bfree>
 8006f68:	4631      	mov	r1, r6
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f000 f98e 	bl	800728c <_Bfree>
 8006f70:	e698      	b.n	8006ca4 <_dtoa_r+0x6c4>
 8006f72:	2400      	movs	r4, #0
 8006f74:	4626      	mov	r6, r4
 8006f76:	e7e1      	b.n	8006f3c <_dtoa_r+0x95c>
 8006f78:	46c2      	mov	sl, r8
 8006f7a:	4626      	mov	r6, r4
 8006f7c:	e596      	b.n	8006aac <_dtoa_r+0x4cc>
 8006f7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f000 80fd 	beq.w	8007184 <_dtoa_r+0xba4>
 8006f8a:	2f00      	cmp	r7, #0
 8006f8c:	dd05      	ble.n	8006f9a <_dtoa_r+0x9ba>
 8006f8e:	4631      	mov	r1, r6
 8006f90:	463a      	mov	r2, r7
 8006f92:	4628      	mov	r0, r5
 8006f94:	f000 fb48 	bl	8007628 <__lshift>
 8006f98:	4606      	mov	r6, r0
 8006f9a:	f1b8 0f00 	cmp.w	r8, #0
 8006f9e:	d05c      	beq.n	800705a <_dtoa_r+0xa7a>
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	6871      	ldr	r1, [r6, #4]
 8006fa4:	f000 f932 	bl	800720c <_Balloc>
 8006fa8:	4607      	mov	r7, r0
 8006faa:	b928      	cbnz	r0, 8006fb8 <_dtoa_r+0x9d8>
 8006fac:	4602      	mov	r2, r0
 8006fae:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006fb2:	4b7f      	ldr	r3, [pc, #508]	; (80071b0 <_dtoa_r+0xbd0>)
 8006fb4:	f7ff bb28 	b.w	8006608 <_dtoa_r+0x28>
 8006fb8:	6932      	ldr	r2, [r6, #16]
 8006fba:	f106 010c 	add.w	r1, r6, #12
 8006fbe:	3202      	adds	r2, #2
 8006fc0:	0092      	lsls	r2, r2, #2
 8006fc2:	300c      	adds	r0, #12
 8006fc4:	f000 f914 	bl	80071f0 <memcpy>
 8006fc8:	2201      	movs	r2, #1
 8006fca:	4639      	mov	r1, r7
 8006fcc:	4628      	mov	r0, r5
 8006fce:	f000 fb2b 	bl	8007628 <__lshift>
 8006fd2:	46b0      	mov	r8, r6
 8006fd4:	4606      	mov	r6, r0
 8006fd6:	9b03      	ldr	r3, [sp, #12]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	9308      	str	r3, [sp, #32]
 8006fdc:	9b03      	ldr	r3, [sp, #12]
 8006fde:	444b      	add	r3, r9
 8006fe0:	930a      	str	r3, [sp, #40]	; 0x28
 8006fe2:	9b04      	ldr	r3, [sp, #16]
 8006fe4:	f003 0301 	and.w	r3, r3, #1
 8006fe8:	9309      	str	r3, [sp, #36]	; 0x24
 8006fea:	9b08      	ldr	r3, [sp, #32]
 8006fec:	4621      	mov	r1, r4
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	4658      	mov	r0, fp
 8006ff2:	9304      	str	r3, [sp, #16]
 8006ff4:	f7ff fa68 	bl	80064c8 <quorem>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	4641      	mov	r1, r8
 8006ffc:	3330      	adds	r3, #48	; 0x30
 8006ffe:	9006      	str	r0, [sp, #24]
 8007000:	4658      	mov	r0, fp
 8007002:	930b      	str	r3, [sp, #44]	; 0x2c
 8007004:	f000 fb80 	bl	8007708 <__mcmp>
 8007008:	4632      	mov	r2, r6
 800700a:	4681      	mov	r9, r0
 800700c:	4621      	mov	r1, r4
 800700e:	4628      	mov	r0, r5
 8007010:	f000 fb96 	bl	8007740 <__mdiff>
 8007014:	68c2      	ldr	r2, [r0, #12]
 8007016:	4607      	mov	r7, r0
 8007018:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800701a:	bb02      	cbnz	r2, 800705e <_dtoa_r+0xa7e>
 800701c:	4601      	mov	r1, r0
 800701e:	4658      	mov	r0, fp
 8007020:	f000 fb72 	bl	8007708 <__mcmp>
 8007024:	4602      	mov	r2, r0
 8007026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007028:	4639      	mov	r1, r7
 800702a:	4628      	mov	r0, r5
 800702c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007030:	f000 f92c 	bl	800728c <_Bfree>
 8007034:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007036:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007038:	9f08      	ldr	r7, [sp, #32]
 800703a:	ea43 0102 	orr.w	r1, r3, r2
 800703e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007040:	430b      	orrs	r3, r1
 8007042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007044:	d10d      	bne.n	8007062 <_dtoa_r+0xa82>
 8007046:	2b39      	cmp	r3, #57	; 0x39
 8007048:	d029      	beq.n	800709e <_dtoa_r+0xabe>
 800704a:	f1b9 0f00 	cmp.w	r9, #0
 800704e:	dd01      	ble.n	8007054 <_dtoa_r+0xa74>
 8007050:	9b06      	ldr	r3, [sp, #24]
 8007052:	3331      	adds	r3, #49	; 0x31
 8007054:	9a04      	ldr	r2, [sp, #16]
 8007056:	7013      	strb	r3, [r2, #0]
 8007058:	e776      	b.n	8006f48 <_dtoa_r+0x968>
 800705a:	4630      	mov	r0, r6
 800705c:	e7b9      	b.n	8006fd2 <_dtoa_r+0x9f2>
 800705e:	2201      	movs	r2, #1
 8007060:	e7e2      	b.n	8007028 <_dtoa_r+0xa48>
 8007062:	f1b9 0f00 	cmp.w	r9, #0
 8007066:	db06      	blt.n	8007076 <_dtoa_r+0xa96>
 8007068:	9922      	ldr	r1, [sp, #136]	; 0x88
 800706a:	ea41 0909 	orr.w	r9, r1, r9
 800706e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007070:	ea59 0101 	orrs.w	r1, r9, r1
 8007074:	d120      	bne.n	80070b8 <_dtoa_r+0xad8>
 8007076:	2a00      	cmp	r2, #0
 8007078:	ddec      	ble.n	8007054 <_dtoa_r+0xa74>
 800707a:	4659      	mov	r1, fp
 800707c:	2201      	movs	r2, #1
 800707e:	4628      	mov	r0, r5
 8007080:	9308      	str	r3, [sp, #32]
 8007082:	f000 fad1 	bl	8007628 <__lshift>
 8007086:	4621      	mov	r1, r4
 8007088:	4683      	mov	fp, r0
 800708a:	f000 fb3d 	bl	8007708 <__mcmp>
 800708e:	2800      	cmp	r0, #0
 8007090:	9b08      	ldr	r3, [sp, #32]
 8007092:	dc02      	bgt.n	800709a <_dtoa_r+0xaba>
 8007094:	d1de      	bne.n	8007054 <_dtoa_r+0xa74>
 8007096:	07da      	lsls	r2, r3, #31
 8007098:	d5dc      	bpl.n	8007054 <_dtoa_r+0xa74>
 800709a:	2b39      	cmp	r3, #57	; 0x39
 800709c:	d1d8      	bne.n	8007050 <_dtoa_r+0xa70>
 800709e:	2339      	movs	r3, #57	; 0x39
 80070a0:	9a04      	ldr	r2, [sp, #16]
 80070a2:	7013      	strb	r3, [r2, #0]
 80070a4:	463b      	mov	r3, r7
 80070a6:	461f      	mov	r7, r3
 80070a8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80070ac:	3b01      	subs	r3, #1
 80070ae:	2a39      	cmp	r2, #57	; 0x39
 80070b0:	d050      	beq.n	8007154 <_dtoa_r+0xb74>
 80070b2:	3201      	adds	r2, #1
 80070b4:	701a      	strb	r2, [r3, #0]
 80070b6:	e747      	b.n	8006f48 <_dtoa_r+0x968>
 80070b8:	2a00      	cmp	r2, #0
 80070ba:	dd03      	ble.n	80070c4 <_dtoa_r+0xae4>
 80070bc:	2b39      	cmp	r3, #57	; 0x39
 80070be:	d0ee      	beq.n	800709e <_dtoa_r+0xabe>
 80070c0:	3301      	adds	r3, #1
 80070c2:	e7c7      	b.n	8007054 <_dtoa_r+0xa74>
 80070c4:	9a08      	ldr	r2, [sp, #32]
 80070c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80070cc:	428a      	cmp	r2, r1
 80070ce:	d02a      	beq.n	8007126 <_dtoa_r+0xb46>
 80070d0:	4659      	mov	r1, fp
 80070d2:	2300      	movs	r3, #0
 80070d4:	220a      	movs	r2, #10
 80070d6:	4628      	mov	r0, r5
 80070d8:	f000 f8fa 	bl	80072d0 <__multadd>
 80070dc:	45b0      	cmp	r8, r6
 80070de:	4683      	mov	fp, r0
 80070e0:	f04f 0300 	mov.w	r3, #0
 80070e4:	f04f 020a 	mov.w	r2, #10
 80070e8:	4641      	mov	r1, r8
 80070ea:	4628      	mov	r0, r5
 80070ec:	d107      	bne.n	80070fe <_dtoa_r+0xb1e>
 80070ee:	f000 f8ef 	bl	80072d0 <__multadd>
 80070f2:	4680      	mov	r8, r0
 80070f4:	4606      	mov	r6, r0
 80070f6:	9b08      	ldr	r3, [sp, #32]
 80070f8:	3301      	adds	r3, #1
 80070fa:	9308      	str	r3, [sp, #32]
 80070fc:	e775      	b.n	8006fea <_dtoa_r+0xa0a>
 80070fe:	f000 f8e7 	bl	80072d0 <__multadd>
 8007102:	4631      	mov	r1, r6
 8007104:	4680      	mov	r8, r0
 8007106:	2300      	movs	r3, #0
 8007108:	220a      	movs	r2, #10
 800710a:	4628      	mov	r0, r5
 800710c:	f000 f8e0 	bl	80072d0 <__multadd>
 8007110:	4606      	mov	r6, r0
 8007112:	e7f0      	b.n	80070f6 <_dtoa_r+0xb16>
 8007114:	f1b9 0f00 	cmp.w	r9, #0
 8007118:	bfcc      	ite	gt
 800711a:	464f      	movgt	r7, r9
 800711c:	2701      	movle	r7, #1
 800711e:	f04f 0800 	mov.w	r8, #0
 8007122:	9a03      	ldr	r2, [sp, #12]
 8007124:	4417      	add	r7, r2
 8007126:	4659      	mov	r1, fp
 8007128:	2201      	movs	r2, #1
 800712a:	4628      	mov	r0, r5
 800712c:	9308      	str	r3, [sp, #32]
 800712e:	f000 fa7b 	bl	8007628 <__lshift>
 8007132:	4621      	mov	r1, r4
 8007134:	4683      	mov	fp, r0
 8007136:	f000 fae7 	bl	8007708 <__mcmp>
 800713a:	2800      	cmp	r0, #0
 800713c:	dcb2      	bgt.n	80070a4 <_dtoa_r+0xac4>
 800713e:	d102      	bne.n	8007146 <_dtoa_r+0xb66>
 8007140:	9b08      	ldr	r3, [sp, #32]
 8007142:	07db      	lsls	r3, r3, #31
 8007144:	d4ae      	bmi.n	80070a4 <_dtoa_r+0xac4>
 8007146:	463b      	mov	r3, r7
 8007148:	461f      	mov	r7, r3
 800714a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800714e:	2a30      	cmp	r2, #48	; 0x30
 8007150:	d0fa      	beq.n	8007148 <_dtoa_r+0xb68>
 8007152:	e6f9      	b.n	8006f48 <_dtoa_r+0x968>
 8007154:	9a03      	ldr	r2, [sp, #12]
 8007156:	429a      	cmp	r2, r3
 8007158:	d1a5      	bne.n	80070a6 <_dtoa_r+0xac6>
 800715a:	2331      	movs	r3, #49	; 0x31
 800715c:	f10a 0a01 	add.w	sl, sl, #1
 8007160:	e779      	b.n	8007056 <_dtoa_r+0xa76>
 8007162:	4b14      	ldr	r3, [pc, #80]	; (80071b4 <_dtoa_r+0xbd4>)
 8007164:	f7ff baa8 	b.w	80066b8 <_dtoa_r+0xd8>
 8007168:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800716a:	2b00      	cmp	r3, #0
 800716c:	f47f aa81 	bne.w	8006672 <_dtoa_r+0x92>
 8007170:	4b11      	ldr	r3, [pc, #68]	; (80071b8 <_dtoa_r+0xbd8>)
 8007172:	f7ff baa1 	b.w	80066b8 <_dtoa_r+0xd8>
 8007176:	f1b9 0f00 	cmp.w	r9, #0
 800717a:	dc03      	bgt.n	8007184 <_dtoa_r+0xba4>
 800717c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800717e:	2b02      	cmp	r3, #2
 8007180:	f73f aecb 	bgt.w	8006f1a <_dtoa_r+0x93a>
 8007184:	9f03      	ldr	r7, [sp, #12]
 8007186:	4621      	mov	r1, r4
 8007188:	4658      	mov	r0, fp
 800718a:	f7ff f99d 	bl	80064c8 <quorem>
 800718e:	9a03      	ldr	r2, [sp, #12]
 8007190:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007194:	f807 3b01 	strb.w	r3, [r7], #1
 8007198:	1aba      	subs	r2, r7, r2
 800719a:	4591      	cmp	r9, r2
 800719c:	ddba      	ble.n	8007114 <_dtoa_r+0xb34>
 800719e:	4659      	mov	r1, fp
 80071a0:	2300      	movs	r3, #0
 80071a2:	220a      	movs	r2, #10
 80071a4:	4628      	mov	r0, r5
 80071a6:	f000 f893 	bl	80072d0 <__multadd>
 80071aa:	4683      	mov	fp, r0
 80071ac:	e7eb      	b.n	8007186 <_dtoa_r+0xba6>
 80071ae:	bf00      	nop
 80071b0:	0800873f 	.word	0x0800873f
 80071b4:	0800869c 	.word	0x0800869c
 80071b8:	080086c0 	.word	0x080086c0

080071bc <_localeconv_r>:
 80071bc:	4800      	ldr	r0, [pc, #0]	; (80071c0 <_localeconv_r+0x4>)
 80071be:	4770      	bx	lr
 80071c0:	20000190 	.word	0x20000190

080071c4 <malloc>:
 80071c4:	4b02      	ldr	r3, [pc, #8]	; (80071d0 <malloc+0xc>)
 80071c6:	4601      	mov	r1, r0
 80071c8:	6818      	ldr	r0, [r3, #0]
 80071ca:	f000 bc1d 	b.w	8007a08 <_malloc_r>
 80071ce:	bf00      	nop
 80071d0:	2000003c 	.word	0x2000003c

080071d4 <memchr>:
 80071d4:	4603      	mov	r3, r0
 80071d6:	b510      	push	{r4, lr}
 80071d8:	b2c9      	uxtb	r1, r1
 80071da:	4402      	add	r2, r0
 80071dc:	4293      	cmp	r3, r2
 80071de:	4618      	mov	r0, r3
 80071e0:	d101      	bne.n	80071e6 <memchr+0x12>
 80071e2:	2000      	movs	r0, #0
 80071e4:	e003      	b.n	80071ee <memchr+0x1a>
 80071e6:	7804      	ldrb	r4, [r0, #0]
 80071e8:	3301      	adds	r3, #1
 80071ea:	428c      	cmp	r4, r1
 80071ec:	d1f6      	bne.n	80071dc <memchr+0x8>
 80071ee:	bd10      	pop	{r4, pc}

080071f0 <memcpy>:
 80071f0:	440a      	add	r2, r1
 80071f2:	4291      	cmp	r1, r2
 80071f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80071f8:	d100      	bne.n	80071fc <memcpy+0xc>
 80071fa:	4770      	bx	lr
 80071fc:	b510      	push	{r4, lr}
 80071fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007202:	4291      	cmp	r1, r2
 8007204:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007208:	d1f9      	bne.n	80071fe <memcpy+0xe>
 800720a:	bd10      	pop	{r4, pc}

0800720c <_Balloc>:
 800720c:	b570      	push	{r4, r5, r6, lr}
 800720e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007210:	4604      	mov	r4, r0
 8007212:	460d      	mov	r5, r1
 8007214:	b976      	cbnz	r6, 8007234 <_Balloc+0x28>
 8007216:	2010      	movs	r0, #16
 8007218:	f7ff ffd4 	bl	80071c4 <malloc>
 800721c:	4602      	mov	r2, r0
 800721e:	6260      	str	r0, [r4, #36]	; 0x24
 8007220:	b920      	cbnz	r0, 800722c <_Balloc+0x20>
 8007222:	2166      	movs	r1, #102	; 0x66
 8007224:	4b17      	ldr	r3, [pc, #92]	; (8007284 <_Balloc+0x78>)
 8007226:	4818      	ldr	r0, [pc, #96]	; (8007288 <_Balloc+0x7c>)
 8007228:	f000 fc72 	bl	8007b10 <__assert_func>
 800722c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007230:	6006      	str	r6, [r0, #0]
 8007232:	60c6      	str	r6, [r0, #12]
 8007234:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007236:	68f3      	ldr	r3, [r6, #12]
 8007238:	b183      	cbz	r3, 800725c <_Balloc+0x50>
 800723a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007242:	b9b8      	cbnz	r0, 8007274 <_Balloc+0x68>
 8007244:	2101      	movs	r1, #1
 8007246:	fa01 f605 	lsl.w	r6, r1, r5
 800724a:	1d72      	adds	r2, r6, #5
 800724c:	4620      	mov	r0, r4
 800724e:	0092      	lsls	r2, r2, #2
 8007250:	f000 fb5e 	bl	8007910 <_calloc_r>
 8007254:	b160      	cbz	r0, 8007270 <_Balloc+0x64>
 8007256:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800725a:	e00e      	b.n	800727a <_Balloc+0x6e>
 800725c:	2221      	movs	r2, #33	; 0x21
 800725e:	2104      	movs	r1, #4
 8007260:	4620      	mov	r0, r4
 8007262:	f000 fb55 	bl	8007910 <_calloc_r>
 8007266:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007268:	60f0      	str	r0, [r6, #12]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e4      	bne.n	800723a <_Balloc+0x2e>
 8007270:	2000      	movs	r0, #0
 8007272:	bd70      	pop	{r4, r5, r6, pc}
 8007274:	6802      	ldr	r2, [r0, #0]
 8007276:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800727a:	2300      	movs	r3, #0
 800727c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007280:	e7f7      	b.n	8007272 <_Balloc+0x66>
 8007282:	bf00      	nop
 8007284:	080086cd 	.word	0x080086cd
 8007288:	08008750 	.word	0x08008750

0800728c <_Bfree>:
 800728c:	b570      	push	{r4, r5, r6, lr}
 800728e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007290:	4605      	mov	r5, r0
 8007292:	460c      	mov	r4, r1
 8007294:	b976      	cbnz	r6, 80072b4 <_Bfree+0x28>
 8007296:	2010      	movs	r0, #16
 8007298:	f7ff ff94 	bl	80071c4 <malloc>
 800729c:	4602      	mov	r2, r0
 800729e:	6268      	str	r0, [r5, #36]	; 0x24
 80072a0:	b920      	cbnz	r0, 80072ac <_Bfree+0x20>
 80072a2:	218a      	movs	r1, #138	; 0x8a
 80072a4:	4b08      	ldr	r3, [pc, #32]	; (80072c8 <_Bfree+0x3c>)
 80072a6:	4809      	ldr	r0, [pc, #36]	; (80072cc <_Bfree+0x40>)
 80072a8:	f000 fc32 	bl	8007b10 <__assert_func>
 80072ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072b0:	6006      	str	r6, [r0, #0]
 80072b2:	60c6      	str	r6, [r0, #12]
 80072b4:	b13c      	cbz	r4, 80072c6 <_Bfree+0x3a>
 80072b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80072b8:	6862      	ldr	r2, [r4, #4]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072c0:	6021      	str	r1, [r4, #0]
 80072c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072c6:	bd70      	pop	{r4, r5, r6, pc}
 80072c8:	080086cd 	.word	0x080086cd
 80072cc:	08008750 	.word	0x08008750

080072d0 <__multadd>:
 80072d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072d4:	4607      	mov	r7, r0
 80072d6:	460c      	mov	r4, r1
 80072d8:	461e      	mov	r6, r3
 80072da:	2000      	movs	r0, #0
 80072dc:	690d      	ldr	r5, [r1, #16]
 80072de:	f101 0c14 	add.w	ip, r1, #20
 80072e2:	f8dc 3000 	ldr.w	r3, [ip]
 80072e6:	3001      	adds	r0, #1
 80072e8:	b299      	uxth	r1, r3
 80072ea:	fb02 6101 	mla	r1, r2, r1, r6
 80072ee:	0c1e      	lsrs	r6, r3, #16
 80072f0:	0c0b      	lsrs	r3, r1, #16
 80072f2:	fb02 3306 	mla	r3, r2, r6, r3
 80072f6:	b289      	uxth	r1, r1
 80072f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072fc:	4285      	cmp	r5, r0
 80072fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007302:	f84c 1b04 	str.w	r1, [ip], #4
 8007306:	dcec      	bgt.n	80072e2 <__multadd+0x12>
 8007308:	b30e      	cbz	r6, 800734e <__multadd+0x7e>
 800730a:	68a3      	ldr	r3, [r4, #8]
 800730c:	42ab      	cmp	r3, r5
 800730e:	dc19      	bgt.n	8007344 <__multadd+0x74>
 8007310:	6861      	ldr	r1, [r4, #4]
 8007312:	4638      	mov	r0, r7
 8007314:	3101      	adds	r1, #1
 8007316:	f7ff ff79 	bl	800720c <_Balloc>
 800731a:	4680      	mov	r8, r0
 800731c:	b928      	cbnz	r0, 800732a <__multadd+0x5a>
 800731e:	4602      	mov	r2, r0
 8007320:	21b5      	movs	r1, #181	; 0xb5
 8007322:	4b0c      	ldr	r3, [pc, #48]	; (8007354 <__multadd+0x84>)
 8007324:	480c      	ldr	r0, [pc, #48]	; (8007358 <__multadd+0x88>)
 8007326:	f000 fbf3 	bl	8007b10 <__assert_func>
 800732a:	6922      	ldr	r2, [r4, #16]
 800732c:	f104 010c 	add.w	r1, r4, #12
 8007330:	3202      	adds	r2, #2
 8007332:	0092      	lsls	r2, r2, #2
 8007334:	300c      	adds	r0, #12
 8007336:	f7ff ff5b 	bl	80071f0 <memcpy>
 800733a:	4621      	mov	r1, r4
 800733c:	4638      	mov	r0, r7
 800733e:	f7ff ffa5 	bl	800728c <_Bfree>
 8007342:	4644      	mov	r4, r8
 8007344:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007348:	3501      	adds	r5, #1
 800734a:	615e      	str	r6, [r3, #20]
 800734c:	6125      	str	r5, [r4, #16]
 800734e:	4620      	mov	r0, r4
 8007350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007354:	0800873f 	.word	0x0800873f
 8007358:	08008750 	.word	0x08008750

0800735c <__hi0bits>:
 800735c:	0c02      	lsrs	r2, r0, #16
 800735e:	0412      	lsls	r2, r2, #16
 8007360:	4603      	mov	r3, r0
 8007362:	b9ca      	cbnz	r2, 8007398 <__hi0bits+0x3c>
 8007364:	0403      	lsls	r3, r0, #16
 8007366:	2010      	movs	r0, #16
 8007368:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800736c:	bf04      	itt	eq
 800736e:	021b      	lsleq	r3, r3, #8
 8007370:	3008      	addeq	r0, #8
 8007372:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007376:	bf04      	itt	eq
 8007378:	011b      	lsleq	r3, r3, #4
 800737a:	3004      	addeq	r0, #4
 800737c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007380:	bf04      	itt	eq
 8007382:	009b      	lsleq	r3, r3, #2
 8007384:	3002      	addeq	r0, #2
 8007386:	2b00      	cmp	r3, #0
 8007388:	db05      	blt.n	8007396 <__hi0bits+0x3a>
 800738a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800738e:	f100 0001 	add.w	r0, r0, #1
 8007392:	bf08      	it	eq
 8007394:	2020      	moveq	r0, #32
 8007396:	4770      	bx	lr
 8007398:	2000      	movs	r0, #0
 800739a:	e7e5      	b.n	8007368 <__hi0bits+0xc>

0800739c <__lo0bits>:
 800739c:	6803      	ldr	r3, [r0, #0]
 800739e:	4602      	mov	r2, r0
 80073a0:	f013 0007 	ands.w	r0, r3, #7
 80073a4:	d00b      	beq.n	80073be <__lo0bits+0x22>
 80073a6:	07d9      	lsls	r1, r3, #31
 80073a8:	d421      	bmi.n	80073ee <__lo0bits+0x52>
 80073aa:	0798      	lsls	r0, r3, #30
 80073ac:	bf49      	itett	mi
 80073ae:	085b      	lsrmi	r3, r3, #1
 80073b0:	089b      	lsrpl	r3, r3, #2
 80073b2:	2001      	movmi	r0, #1
 80073b4:	6013      	strmi	r3, [r2, #0]
 80073b6:	bf5c      	itt	pl
 80073b8:	2002      	movpl	r0, #2
 80073ba:	6013      	strpl	r3, [r2, #0]
 80073bc:	4770      	bx	lr
 80073be:	b299      	uxth	r1, r3
 80073c0:	b909      	cbnz	r1, 80073c6 <__lo0bits+0x2a>
 80073c2:	2010      	movs	r0, #16
 80073c4:	0c1b      	lsrs	r3, r3, #16
 80073c6:	b2d9      	uxtb	r1, r3
 80073c8:	b909      	cbnz	r1, 80073ce <__lo0bits+0x32>
 80073ca:	3008      	adds	r0, #8
 80073cc:	0a1b      	lsrs	r3, r3, #8
 80073ce:	0719      	lsls	r1, r3, #28
 80073d0:	bf04      	itt	eq
 80073d2:	091b      	lsreq	r3, r3, #4
 80073d4:	3004      	addeq	r0, #4
 80073d6:	0799      	lsls	r1, r3, #30
 80073d8:	bf04      	itt	eq
 80073da:	089b      	lsreq	r3, r3, #2
 80073dc:	3002      	addeq	r0, #2
 80073de:	07d9      	lsls	r1, r3, #31
 80073e0:	d403      	bmi.n	80073ea <__lo0bits+0x4e>
 80073e2:	085b      	lsrs	r3, r3, #1
 80073e4:	f100 0001 	add.w	r0, r0, #1
 80073e8:	d003      	beq.n	80073f2 <__lo0bits+0x56>
 80073ea:	6013      	str	r3, [r2, #0]
 80073ec:	4770      	bx	lr
 80073ee:	2000      	movs	r0, #0
 80073f0:	4770      	bx	lr
 80073f2:	2020      	movs	r0, #32
 80073f4:	4770      	bx	lr
	...

080073f8 <__i2b>:
 80073f8:	b510      	push	{r4, lr}
 80073fa:	460c      	mov	r4, r1
 80073fc:	2101      	movs	r1, #1
 80073fe:	f7ff ff05 	bl	800720c <_Balloc>
 8007402:	4602      	mov	r2, r0
 8007404:	b928      	cbnz	r0, 8007412 <__i2b+0x1a>
 8007406:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800740a:	4b04      	ldr	r3, [pc, #16]	; (800741c <__i2b+0x24>)
 800740c:	4804      	ldr	r0, [pc, #16]	; (8007420 <__i2b+0x28>)
 800740e:	f000 fb7f 	bl	8007b10 <__assert_func>
 8007412:	2301      	movs	r3, #1
 8007414:	6144      	str	r4, [r0, #20]
 8007416:	6103      	str	r3, [r0, #16]
 8007418:	bd10      	pop	{r4, pc}
 800741a:	bf00      	nop
 800741c:	0800873f 	.word	0x0800873f
 8007420:	08008750 	.word	0x08008750

08007424 <__multiply>:
 8007424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007428:	4691      	mov	r9, r2
 800742a:	690a      	ldr	r2, [r1, #16]
 800742c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007430:	460c      	mov	r4, r1
 8007432:	429a      	cmp	r2, r3
 8007434:	bfbe      	ittt	lt
 8007436:	460b      	movlt	r3, r1
 8007438:	464c      	movlt	r4, r9
 800743a:	4699      	movlt	r9, r3
 800743c:	6927      	ldr	r7, [r4, #16]
 800743e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007442:	68a3      	ldr	r3, [r4, #8]
 8007444:	6861      	ldr	r1, [r4, #4]
 8007446:	eb07 060a 	add.w	r6, r7, sl
 800744a:	42b3      	cmp	r3, r6
 800744c:	b085      	sub	sp, #20
 800744e:	bfb8      	it	lt
 8007450:	3101      	addlt	r1, #1
 8007452:	f7ff fedb 	bl	800720c <_Balloc>
 8007456:	b930      	cbnz	r0, 8007466 <__multiply+0x42>
 8007458:	4602      	mov	r2, r0
 800745a:	f240 115d 	movw	r1, #349	; 0x15d
 800745e:	4b43      	ldr	r3, [pc, #268]	; (800756c <__multiply+0x148>)
 8007460:	4843      	ldr	r0, [pc, #268]	; (8007570 <__multiply+0x14c>)
 8007462:	f000 fb55 	bl	8007b10 <__assert_func>
 8007466:	f100 0514 	add.w	r5, r0, #20
 800746a:	462b      	mov	r3, r5
 800746c:	2200      	movs	r2, #0
 800746e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007472:	4543      	cmp	r3, r8
 8007474:	d321      	bcc.n	80074ba <__multiply+0x96>
 8007476:	f104 0314 	add.w	r3, r4, #20
 800747a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800747e:	f109 0314 	add.w	r3, r9, #20
 8007482:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007486:	9202      	str	r2, [sp, #8]
 8007488:	1b3a      	subs	r2, r7, r4
 800748a:	3a15      	subs	r2, #21
 800748c:	f022 0203 	bic.w	r2, r2, #3
 8007490:	3204      	adds	r2, #4
 8007492:	f104 0115 	add.w	r1, r4, #21
 8007496:	428f      	cmp	r7, r1
 8007498:	bf38      	it	cc
 800749a:	2204      	movcc	r2, #4
 800749c:	9201      	str	r2, [sp, #4]
 800749e:	9a02      	ldr	r2, [sp, #8]
 80074a0:	9303      	str	r3, [sp, #12]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d80c      	bhi.n	80074c0 <__multiply+0x9c>
 80074a6:	2e00      	cmp	r6, #0
 80074a8:	dd03      	ble.n	80074b2 <__multiply+0x8e>
 80074aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d059      	beq.n	8007566 <__multiply+0x142>
 80074b2:	6106      	str	r6, [r0, #16]
 80074b4:	b005      	add	sp, #20
 80074b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ba:	f843 2b04 	str.w	r2, [r3], #4
 80074be:	e7d8      	b.n	8007472 <__multiply+0x4e>
 80074c0:	f8b3 a000 	ldrh.w	sl, [r3]
 80074c4:	f1ba 0f00 	cmp.w	sl, #0
 80074c8:	d023      	beq.n	8007512 <__multiply+0xee>
 80074ca:	46a9      	mov	r9, r5
 80074cc:	f04f 0c00 	mov.w	ip, #0
 80074d0:	f104 0e14 	add.w	lr, r4, #20
 80074d4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80074d8:	f8d9 1000 	ldr.w	r1, [r9]
 80074dc:	fa1f fb82 	uxth.w	fp, r2
 80074e0:	b289      	uxth	r1, r1
 80074e2:	fb0a 110b 	mla	r1, sl, fp, r1
 80074e6:	4461      	add	r1, ip
 80074e8:	f8d9 c000 	ldr.w	ip, [r9]
 80074ec:	0c12      	lsrs	r2, r2, #16
 80074ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80074f2:	fb0a c202 	mla	r2, sl, r2, ip
 80074f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074fa:	b289      	uxth	r1, r1
 80074fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007500:	4577      	cmp	r7, lr
 8007502:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007506:	f849 1b04 	str.w	r1, [r9], #4
 800750a:	d8e3      	bhi.n	80074d4 <__multiply+0xb0>
 800750c:	9a01      	ldr	r2, [sp, #4]
 800750e:	f845 c002 	str.w	ip, [r5, r2]
 8007512:	9a03      	ldr	r2, [sp, #12]
 8007514:	3304      	adds	r3, #4
 8007516:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800751a:	f1b9 0f00 	cmp.w	r9, #0
 800751e:	d020      	beq.n	8007562 <__multiply+0x13e>
 8007520:	46ae      	mov	lr, r5
 8007522:	f04f 0a00 	mov.w	sl, #0
 8007526:	6829      	ldr	r1, [r5, #0]
 8007528:	f104 0c14 	add.w	ip, r4, #20
 800752c:	f8bc b000 	ldrh.w	fp, [ip]
 8007530:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007534:	b289      	uxth	r1, r1
 8007536:	fb09 220b 	mla	r2, r9, fp, r2
 800753a:	4492      	add	sl, r2
 800753c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007540:	f84e 1b04 	str.w	r1, [lr], #4
 8007544:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007548:	f8be 1000 	ldrh.w	r1, [lr]
 800754c:	0c12      	lsrs	r2, r2, #16
 800754e:	fb09 1102 	mla	r1, r9, r2, r1
 8007552:	4567      	cmp	r7, ip
 8007554:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007558:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800755c:	d8e6      	bhi.n	800752c <__multiply+0x108>
 800755e:	9a01      	ldr	r2, [sp, #4]
 8007560:	50a9      	str	r1, [r5, r2]
 8007562:	3504      	adds	r5, #4
 8007564:	e79b      	b.n	800749e <__multiply+0x7a>
 8007566:	3e01      	subs	r6, #1
 8007568:	e79d      	b.n	80074a6 <__multiply+0x82>
 800756a:	bf00      	nop
 800756c:	0800873f 	.word	0x0800873f
 8007570:	08008750 	.word	0x08008750

08007574 <__pow5mult>:
 8007574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007578:	4615      	mov	r5, r2
 800757a:	f012 0203 	ands.w	r2, r2, #3
 800757e:	4606      	mov	r6, r0
 8007580:	460f      	mov	r7, r1
 8007582:	d007      	beq.n	8007594 <__pow5mult+0x20>
 8007584:	4c25      	ldr	r4, [pc, #148]	; (800761c <__pow5mult+0xa8>)
 8007586:	3a01      	subs	r2, #1
 8007588:	2300      	movs	r3, #0
 800758a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800758e:	f7ff fe9f 	bl	80072d0 <__multadd>
 8007592:	4607      	mov	r7, r0
 8007594:	10ad      	asrs	r5, r5, #2
 8007596:	d03d      	beq.n	8007614 <__pow5mult+0xa0>
 8007598:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800759a:	b97c      	cbnz	r4, 80075bc <__pow5mult+0x48>
 800759c:	2010      	movs	r0, #16
 800759e:	f7ff fe11 	bl	80071c4 <malloc>
 80075a2:	4602      	mov	r2, r0
 80075a4:	6270      	str	r0, [r6, #36]	; 0x24
 80075a6:	b928      	cbnz	r0, 80075b4 <__pow5mult+0x40>
 80075a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80075ac:	4b1c      	ldr	r3, [pc, #112]	; (8007620 <__pow5mult+0xac>)
 80075ae:	481d      	ldr	r0, [pc, #116]	; (8007624 <__pow5mult+0xb0>)
 80075b0:	f000 faae 	bl	8007b10 <__assert_func>
 80075b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075b8:	6004      	str	r4, [r0, #0]
 80075ba:	60c4      	str	r4, [r0, #12]
 80075bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80075c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075c4:	b94c      	cbnz	r4, 80075da <__pow5mult+0x66>
 80075c6:	f240 2171 	movw	r1, #625	; 0x271
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7ff ff14 	bl	80073f8 <__i2b>
 80075d0:	2300      	movs	r3, #0
 80075d2:	4604      	mov	r4, r0
 80075d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80075d8:	6003      	str	r3, [r0, #0]
 80075da:	f04f 0900 	mov.w	r9, #0
 80075de:	07eb      	lsls	r3, r5, #31
 80075e0:	d50a      	bpl.n	80075f8 <__pow5mult+0x84>
 80075e2:	4639      	mov	r1, r7
 80075e4:	4622      	mov	r2, r4
 80075e6:	4630      	mov	r0, r6
 80075e8:	f7ff ff1c 	bl	8007424 <__multiply>
 80075ec:	4680      	mov	r8, r0
 80075ee:	4639      	mov	r1, r7
 80075f0:	4630      	mov	r0, r6
 80075f2:	f7ff fe4b 	bl	800728c <_Bfree>
 80075f6:	4647      	mov	r7, r8
 80075f8:	106d      	asrs	r5, r5, #1
 80075fa:	d00b      	beq.n	8007614 <__pow5mult+0xa0>
 80075fc:	6820      	ldr	r0, [r4, #0]
 80075fe:	b938      	cbnz	r0, 8007610 <__pow5mult+0x9c>
 8007600:	4622      	mov	r2, r4
 8007602:	4621      	mov	r1, r4
 8007604:	4630      	mov	r0, r6
 8007606:	f7ff ff0d 	bl	8007424 <__multiply>
 800760a:	6020      	str	r0, [r4, #0]
 800760c:	f8c0 9000 	str.w	r9, [r0]
 8007610:	4604      	mov	r4, r0
 8007612:	e7e4      	b.n	80075de <__pow5mult+0x6a>
 8007614:	4638      	mov	r0, r7
 8007616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800761a:	bf00      	nop
 800761c:	080088a0 	.word	0x080088a0
 8007620:	080086cd 	.word	0x080086cd
 8007624:	08008750 	.word	0x08008750

08007628 <__lshift>:
 8007628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762c:	460c      	mov	r4, r1
 800762e:	4607      	mov	r7, r0
 8007630:	4691      	mov	r9, r2
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	6849      	ldr	r1, [r1, #4]
 8007636:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800763a:	68a3      	ldr	r3, [r4, #8]
 800763c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007640:	f108 0601 	add.w	r6, r8, #1
 8007644:	42b3      	cmp	r3, r6
 8007646:	db0b      	blt.n	8007660 <__lshift+0x38>
 8007648:	4638      	mov	r0, r7
 800764a:	f7ff fddf 	bl	800720c <_Balloc>
 800764e:	4605      	mov	r5, r0
 8007650:	b948      	cbnz	r0, 8007666 <__lshift+0x3e>
 8007652:	4602      	mov	r2, r0
 8007654:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007658:	4b29      	ldr	r3, [pc, #164]	; (8007700 <__lshift+0xd8>)
 800765a:	482a      	ldr	r0, [pc, #168]	; (8007704 <__lshift+0xdc>)
 800765c:	f000 fa58 	bl	8007b10 <__assert_func>
 8007660:	3101      	adds	r1, #1
 8007662:	005b      	lsls	r3, r3, #1
 8007664:	e7ee      	b.n	8007644 <__lshift+0x1c>
 8007666:	2300      	movs	r3, #0
 8007668:	f100 0114 	add.w	r1, r0, #20
 800766c:	f100 0210 	add.w	r2, r0, #16
 8007670:	4618      	mov	r0, r3
 8007672:	4553      	cmp	r3, sl
 8007674:	db37      	blt.n	80076e6 <__lshift+0xbe>
 8007676:	6920      	ldr	r0, [r4, #16]
 8007678:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800767c:	f104 0314 	add.w	r3, r4, #20
 8007680:	f019 091f 	ands.w	r9, r9, #31
 8007684:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007688:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800768c:	d02f      	beq.n	80076ee <__lshift+0xc6>
 800768e:	468a      	mov	sl, r1
 8007690:	f04f 0c00 	mov.w	ip, #0
 8007694:	f1c9 0e20 	rsb	lr, r9, #32
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	fa02 f209 	lsl.w	r2, r2, r9
 800769e:	ea42 020c 	orr.w	r2, r2, ip
 80076a2:	f84a 2b04 	str.w	r2, [sl], #4
 80076a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076aa:	4298      	cmp	r0, r3
 80076ac:	fa22 fc0e 	lsr.w	ip, r2, lr
 80076b0:	d8f2      	bhi.n	8007698 <__lshift+0x70>
 80076b2:	1b03      	subs	r3, r0, r4
 80076b4:	3b15      	subs	r3, #21
 80076b6:	f023 0303 	bic.w	r3, r3, #3
 80076ba:	3304      	adds	r3, #4
 80076bc:	f104 0215 	add.w	r2, r4, #21
 80076c0:	4290      	cmp	r0, r2
 80076c2:	bf38      	it	cc
 80076c4:	2304      	movcc	r3, #4
 80076c6:	f841 c003 	str.w	ip, [r1, r3]
 80076ca:	f1bc 0f00 	cmp.w	ip, #0
 80076ce:	d001      	beq.n	80076d4 <__lshift+0xac>
 80076d0:	f108 0602 	add.w	r6, r8, #2
 80076d4:	3e01      	subs	r6, #1
 80076d6:	4638      	mov	r0, r7
 80076d8:	4621      	mov	r1, r4
 80076da:	612e      	str	r6, [r5, #16]
 80076dc:	f7ff fdd6 	bl	800728c <_Bfree>
 80076e0:	4628      	mov	r0, r5
 80076e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80076ea:	3301      	adds	r3, #1
 80076ec:	e7c1      	b.n	8007672 <__lshift+0x4a>
 80076ee:	3904      	subs	r1, #4
 80076f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80076f4:	4298      	cmp	r0, r3
 80076f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80076fa:	d8f9      	bhi.n	80076f0 <__lshift+0xc8>
 80076fc:	e7ea      	b.n	80076d4 <__lshift+0xac>
 80076fe:	bf00      	nop
 8007700:	0800873f 	.word	0x0800873f
 8007704:	08008750 	.word	0x08008750

08007708 <__mcmp>:
 8007708:	4603      	mov	r3, r0
 800770a:	690a      	ldr	r2, [r1, #16]
 800770c:	6900      	ldr	r0, [r0, #16]
 800770e:	b530      	push	{r4, r5, lr}
 8007710:	1a80      	subs	r0, r0, r2
 8007712:	d10d      	bne.n	8007730 <__mcmp+0x28>
 8007714:	3314      	adds	r3, #20
 8007716:	3114      	adds	r1, #20
 8007718:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800771c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007720:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007724:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007728:	4295      	cmp	r5, r2
 800772a:	d002      	beq.n	8007732 <__mcmp+0x2a>
 800772c:	d304      	bcc.n	8007738 <__mcmp+0x30>
 800772e:	2001      	movs	r0, #1
 8007730:	bd30      	pop	{r4, r5, pc}
 8007732:	42a3      	cmp	r3, r4
 8007734:	d3f4      	bcc.n	8007720 <__mcmp+0x18>
 8007736:	e7fb      	b.n	8007730 <__mcmp+0x28>
 8007738:	f04f 30ff 	mov.w	r0, #4294967295
 800773c:	e7f8      	b.n	8007730 <__mcmp+0x28>
	...

08007740 <__mdiff>:
 8007740:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007744:	460d      	mov	r5, r1
 8007746:	4607      	mov	r7, r0
 8007748:	4611      	mov	r1, r2
 800774a:	4628      	mov	r0, r5
 800774c:	4614      	mov	r4, r2
 800774e:	f7ff ffdb 	bl	8007708 <__mcmp>
 8007752:	1e06      	subs	r6, r0, #0
 8007754:	d111      	bne.n	800777a <__mdiff+0x3a>
 8007756:	4631      	mov	r1, r6
 8007758:	4638      	mov	r0, r7
 800775a:	f7ff fd57 	bl	800720c <_Balloc>
 800775e:	4602      	mov	r2, r0
 8007760:	b928      	cbnz	r0, 800776e <__mdiff+0x2e>
 8007762:	f240 2132 	movw	r1, #562	; 0x232
 8007766:	4b3a      	ldr	r3, [pc, #232]	; (8007850 <__mdiff+0x110>)
 8007768:	483a      	ldr	r0, [pc, #232]	; (8007854 <__mdiff+0x114>)
 800776a:	f000 f9d1 	bl	8007b10 <__assert_func>
 800776e:	2301      	movs	r3, #1
 8007770:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007774:	4610      	mov	r0, r2
 8007776:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800777a:	bfa4      	itt	ge
 800777c:	4623      	movge	r3, r4
 800777e:	462c      	movge	r4, r5
 8007780:	4638      	mov	r0, r7
 8007782:	6861      	ldr	r1, [r4, #4]
 8007784:	bfa6      	itte	ge
 8007786:	461d      	movge	r5, r3
 8007788:	2600      	movge	r6, #0
 800778a:	2601      	movlt	r6, #1
 800778c:	f7ff fd3e 	bl	800720c <_Balloc>
 8007790:	4602      	mov	r2, r0
 8007792:	b918      	cbnz	r0, 800779c <__mdiff+0x5c>
 8007794:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007798:	4b2d      	ldr	r3, [pc, #180]	; (8007850 <__mdiff+0x110>)
 800779a:	e7e5      	b.n	8007768 <__mdiff+0x28>
 800779c:	f102 0814 	add.w	r8, r2, #20
 80077a0:	46c2      	mov	sl, r8
 80077a2:	f04f 0c00 	mov.w	ip, #0
 80077a6:	6927      	ldr	r7, [r4, #16]
 80077a8:	60c6      	str	r6, [r0, #12]
 80077aa:	692e      	ldr	r6, [r5, #16]
 80077ac:	f104 0014 	add.w	r0, r4, #20
 80077b0:	f105 0914 	add.w	r9, r5, #20
 80077b4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80077b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80077bc:	3410      	adds	r4, #16
 80077be:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80077c2:	f859 3b04 	ldr.w	r3, [r9], #4
 80077c6:	fa1f f18b 	uxth.w	r1, fp
 80077ca:	448c      	add	ip, r1
 80077cc:	b299      	uxth	r1, r3
 80077ce:	0c1b      	lsrs	r3, r3, #16
 80077d0:	ebac 0101 	sub.w	r1, ip, r1
 80077d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80077d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80077dc:	b289      	uxth	r1, r1
 80077de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80077e2:	454e      	cmp	r6, r9
 80077e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80077e8:	f84a 3b04 	str.w	r3, [sl], #4
 80077ec:	d8e7      	bhi.n	80077be <__mdiff+0x7e>
 80077ee:	1b73      	subs	r3, r6, r5
 80077f0:	3b15      	subs	r3, #21
 80077f2:	f023 0303 	bic.w	r3, r3, #3
 80077f6:	3515      	adds	r5, #21
 80077f8:	3304      	adds	r3, #4
 80077fa:	42ae      	cmp	r6, r5
 80077fc:	bf38      	it	cc
 80077fe:	2304      	movcc	r3, #4
 8007800:	4418      	add	r0, r3
 8007802:	4443      	add	r3, r8
 8007804:	461e      	mov	r6, r3
 8007806:	4605      	mov	r5, r0
 8007808:	4575      	cmp	r5, lr
 800780a:	d30e      	bcc.n	800782a <__mdiff+0xea>
 800780c:	f10e 0103 	add.w	r1, lr, #3
 8007810:	1a09      	subs	r1, r1, r0
 8007812:	f021 0103 	bic.w	r1, r1, #3
 8007816:	3803      	subs	r0, #3
 8007818:	4586      	cmp	lr, r0
 800781a:	bf38      	it	cc
 800781c:	2100      	movcc	r1, #0
 800781e:	4419      	add	r1, r3
 8007820:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007824:	b18b      	cbz	r3, 800784a <__mdiff+0x10a>
 8007826:	6117      	str	r7, [r2, #16]
 8007828:	e7a4      	b.n	8007774 <__mdiff+0x34>
 800782a:	f855 8b04 	ldr.w	r8, [r5], #4
 800782e:	fa1f f188 	uxth.w	r1, r8
 8007832:	4461      	add	r1, ip
 8007834:	140c      	asrs	r4, r1, #16
 8007836:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800783a:	b289      	uxth	r1, r1
 800783c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007840:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8007844:	f846 1b04 	str.w	r1, [r6], #4
 8007848:	e7de      	b.n	8007808 <__mdiff+0xc8>
 800784a:	3f01      	subs	r7, #1
 800784c:	e7e8      	b.n	8007820 <__mdiff+0xe0>
 800784e:	bf00      	nop
 8007850:	0800873f 	.word	0x0800873f
 8007854:	08008750 	.word	0x08008750

08007858 <__d2b>:
 8007858:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800785c:	2101      	movs	r1, #1
 800785e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007862:	4690      	mov	r8, r2
 8007864:	461d      	mov	r5, r3
 8007866:	f7ff fcd1 	bl	800720c <_Balloc>
 800786a:	4604      	mov	r4, r0
 800786c:	b930      	cbnz	r0, 800787c <__d2b+0x24>
 800786e:	4602      	mov	r2, r0
 8007870:	f240 310a 	movw	r1, #778	; 0x30a
 8007874:	4b24      	ldr	r3, [pc, #144]	; (8007908 <__d2b+0xb0>)
 8007876:	4825      	ldr	r0, [pc, #148]	; (800790c <__d2b+0xb4>)
 8007878:	f000 f94a 	bl	8007b10 <__assert_func>
 800787c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007880:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007884:	bb2d      	cbnz	r5, 80078d2 <__d2b+0x7a>
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	f1b8 0300 	subs.w	r3, r8, #0
 800788c:	d026      	beq.n	80078dc <__d2b+0x84>
 800788e:	4668      	mov	r0, sp
 8007890:	9300      	str	r3, [sp, #0]
 8007892:	f7ff fd83 	bl	800739c <__lo0bits>
 8007896:	9900      	ldr	r1, [sp, #0]
 8007898:	b1f0      	cbz	r0, 80078d8 <__d2b+0x80>
 800789a:	9a01      	ldr	r2, [sp, #4]
 800789c:	f1c0 0320 	rsb	r3, r0, #32
 80078a0:	fa02 f303 	lsl.w	r3, r2, r3
 80078a4:	430b      	orrs	r3, r1
 80078a6:	40c2      	lsrs	r2, r0
 80078a8:	6163      	str	r3, [r4, #20]
 80078aa:	9201      	str	r2, [sp, #4]
 80078ac:	9b01      	ldr	r3, [sp, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	bf14      	ite	ne
 80078b2:	2102      	movne	r1, #2
 80078b4:	2101      	moveq	r1, #1
 80078b6:	61a3      	str	r3, [r4, #24]
 80078b8:	6121      	str	r1, [r4, #16]
 80078ba:	b1c5      	cbz	r5, 80078ee <__d2b+0x96>
 80078bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80078c0:	4405      	add	r5, r0
 80078c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80078c6:	603d      	str	r5, [r7, #0]
 80078c8:	6030      	str	r0, [r6, #0]
 80078ca:	4620      	mov	r0, r4
 80078cc:	b002      	add	sp, #8
 80078ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078d6:	e7d6      	b.n	8007886 <__d2b+0x2e>
 80078d8:	6161      	str	r1, [r4, #20]
 80078da:	e7e7      	b.n	80078ac <__d2b+0x54>
 80078dc:	a801      	add	r0, sp, #4
 80078de:	f7ff fd5d 	bl	800739c <__lo0bits>
 80078e2:	2101      	movs	r1, #1
 80078e4:	9b01      	ldr	r3, [sp, #4]
 80078e6:	6121      	str	r1, [r4, #16]
 80078e8:	6163      	str	r3, [r4, #20]
 80078ea:	3020      	adds	r0, #32
 80078ec:	e7e5      	b.n	80078ba <__d2b+0x62>
 80078ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80078f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078f6:	6038      	str	r0, [r7, #0]
 80078f8:	6918      	ldr	r0, [r3, #16]
 80078fa:	f7ff fd2f 	bl	800735c <__hi0bits>
 80078fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007902:	6031      	str	r1, [r6, #0]
 8007904:	e7e1      	b.n	80078ca <__d2b+0x72>
 8007906:	bf00      	nop
 8007908:	0800873f 	.word	0x0800873f
 800790c:	08008750 	.word	0x08008750

08007910 <_calloc_r>:
 8007910:	b570      	push	{r4, r5, r6, lr}
 8007912:	fba1 5402 	umull	r5, r4, r1, r2
 8007916:	b934      	cbnz	r4, 8007926 <_calloc_r+0x16>
 8007918:	4629      	mov	r1, r5
 800791a:	f000 f875 	bl	8007a08 <_malloc_r>
 800791e:	4606      	mov	r6, r0
 8007920:	b928      	cbnz	r0, 800792e <_calloc_r+0x1e>
 8007922:	4630      	mov	r0, r6
 8007924:	bd70      	pop	{r4, r5, r6, pc}
 8007926:	220c      	movs	r2, #12
 8007928:	2600      	movs	r6, #0
 800792a:	6002      	str	r2, [r0, #0]
 800792c:	e7f9      	b.n	8007922 <_calloc_r+0x12>
 800792e:	462a      	mov	r2, r5
 8007930:	4621      	mov	r1, r4
 8007932:	f7fe f961 	bl	8005bf8 <memset>
 8007936:	e7f4      	b.n	8007922 <_calloc_r+0x12>

08007938 <_free_r>:
 8007938:	b538      	push	{r3, r4, r5, lr}
 800793a:	4605      	mov	r5, r0
 800793c:	2900      	cmp	r1, #0
 800793e:	d040      	beq.n	80079c2 <_free_r+0x8a>
 8007940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007944:	1f0c      	subs	r4, r1, #4
 8007946:	2b00      	cmp	r3, #0
 8007948:	bfb8      	it	lt
 800794a:	18e4      	addlt	r4, r4, r3
 800794c:	f000 f922 	bl	8007b94 <__malloc_lock>
 8007950:	4a1c      	ldr	r2, [pc, #112]	; (80079c4 <_free_r+0x8c>)
 8007952:	6813      	ldr	r3, [r2, #0]
 8007954:	b933      	cbnz	r3, 8007964 <_free_r+0x2c>
 8007956:	6063      	str	r3, [r4, #4]
 8007958:	6014      	str	r4, [r2, #0]
 800795a:	4628      	mov	r0, r5
 800795c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007960:	f000 b91e 	b.w	8007ba0 <__malloc_unlock>
 8007964:	42a3      	cmp	r3, r4
 8007966:	d908      	bls.n	800797a <_free_r+0x42>
 8007968:	6820      	ldr	r0, [r4, #0]
 800796a:	1821      	adds	r1, r4, r0
 800796c:	428b      	cmp	r3, r1
 800796e:	bf01      	itttt	eq
 8007970:	6819      	ldreq	r1, [r3, #0]
 8007972:	685b      	ldreq	r3, [r3, #4]
 8007974:	1809      	addeq	r1, r1, r0
 8007976:	6021      	streq	r1, [r4, #0]
 8007978:	e7ed      	b.n	8007956 <_free_r+0x1e>
 800797a:	461a      	mov	r2, r3
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	b10b      	cbz	r3, 8007984 <_free_r+0x4c>
 8007980:	42a3      	cmp	r3, r4
 8007982:	d9fa      	bls.n	800797a <_free_r+0x42>
 8007984:	6811      	ldr	r1, [r2, #0]
 8007986:	1850      	adds	r0, r2, r1
 8007988:	42a0      	cmp	r0, r4
 800798a:	d10b      	bne.n	80079a4 <_free_r+0x6c>
 800798c:	6820      	ldr	r0, [r4, #0]
 800798e:	4401      	add	r1, r0
 8007990:	1850      	adds	r0, r2, r1
 8007992:	4283      	cmp	r3, r0
 8007994:	6011      	str	r1, [r2, #0]
 8007996:	d1e0      	bne.n	800795a <_free_r+0x22>
 8007998:	6818      	ldr	r0, [r3, #0]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	4401      	add	r1, r0
 800799e:	6011      	str	r1, [r2, #0]
 80079a0:	6053      	str	r3, [r2, #4]
 80079a2:	e7da      	b.n	800795a <_free_r+0x22>
 80079a4:	d902      	bls.n	80079ac <_free_r+0x74>
 80079a6:	230c      	movs	r3, #12
 80079a8:	602b      	str	r3, [r5, #0]
 80079aa:	e7d6      	b.n	800795a <_free_r+0x22>
 80079ac:	6820      	ldr	r0, [r4, #0]
 80079ae:	1821      	adds	r1, r4, r0
 80079b0:	428b      	cmp	r3, r1
 80079b2:	bf01      	itttt	eq
 80079b4:	6819      	ldreq	r1, [r3, #0]
 80079b6:	685b      	ldreq	r3, [r3, #4]
 80079b8:	1809      	addeq	r1, r1, r0
 80079ba:	6021      	streq	r1, [r4, #0]
 80079bc:	6063      	str	r3, [r4, #4]
 80079be:	6054      	str	r4, [r2, #4]
 80079c0:	e7cb      	b.n	800795a <_free_r+0x22>
 80079c2:	bd38      	pop	{r3, r4, r5, pc}
 80079c4:	200003c4 	.word	0x200003c4

080079c8 <sbrk_aligned>:
 80079c8:	b570      	push	{r4, r5, r6, lr}
 80079ca:	4e0e      	ldr	r6, [pc, #56]	; (8007a04 <sbrk_aligned+0x3c>)
 80079cc:	460c      	mov	r4, r1
 80079ce:	6831      	ldr	r1, [r6, #0]
 80079d0:	4605      	mov	r5, r0
 80079d2:	b911      	cbnz	r1, 80079da <sbrk_aligned+0x12>
 80079d4:	f000 f88c 	bl	8007af0 <_sbrk_r>
 80079d8:	6030      	str	r0, [r6, #0]
 80079da:	4621      	mov	r1, r4
 80079dc:	4628      	mov	r0, r5
 80079de:	f000 f887 	bl	8007af0 <_sbrk_r>
 80079e2:	1c43      	adds	r3, r0, #1
 80079e4:	d00a      	beq.n	80079fc <sbrk_aligned+0x34>
 80079e6:	1cc4      	adds	r4, r0, #3
 80079e8:	f024 0403 	bic.w	r4, r4, #3
 80079ec:	42a0      	cmp	r0, r4
 80079ee:	d007      	beq.n	8007a00 <sbrk_aligned+0x38>
 80079f0:	1a21      	subs	r1, r4, r0
 80079f2:	4628      	mov	r0, r5
 80079f4:	f000 f87c 	bl	8007af0 <_sbrk_r>
 80079f8:	3001      	adds	r0, #1
 80079fa:	d101      	bne.n	8007a00 <sbrk_aligned+0x38>
 80079fc:	f04f 34ff 	mov.w	r4, #4294967295
 8007a00:	4620      	mov	r0, r4
 8007a02:	bd70      	pop	{r4, r5, r6, pc}
 8007a04:	200003c8 	.word	0x200003c8

08007a08 <_malloc_r>:
 8007a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0c:	1ccd      	adds	r5, r1, #3
 8007a0e:	f025 0503 	bic.w	r5, r5, #3
 8007a12:	3508      	adds	r5, #8
 8007a14:	2d0c      	cmp	r5, #12
 8007a16:	bf38      	it	cc
 8007a18:	250c      	movcc	r5, #12
 8007a1a:	2d00      	cmp	r5, #0
 8007a1c:	4607      	mov	r7, r0
 8007a1e:	db01      	blt.n	8007a24 <_malloc_r+0x1c>
 8007a20:	42a9      	cmp	r1, r5
 8007a22:	d905      	bls.n	8007a30 <_malloc_r+0x28>
 8007a24:	230c      	movs	r3, #12
 8007a26:	2600      	movs	r6, #0
 8007a28:	603b      	str	r3, [r7, #0]
 8007a2a:	4630      	mov	r0, r6
 8007a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a30:	4e2e      	ldr	r6, [pc, #184]	; (8007aec <_malloc_r+0xe4>)
 8007a32:	f000 f8af 	bl	8007b94 <__malloc_lock>
 8007a36:	6833      	ldr	r3, [r6, #0]
 8007a38:	461c      	mov	r4, r3
 8007a3a:	bb34      	cbnz	r4, 8007a8a <_malloc_r+0x82>
 8007a3c:	4629      	mov	r1, r5
 8007a3e:	4638      	mov	r0, r7
 8007a40:	f7ff ffc2 	bl	80079c8 <sbrk_aligned>
 8007a44:	1c43      	adds	r3, r0, #1
 8007a46:	4604      	mov	r4, r0
 8007a48:	d14d      	bne.n	8007ae6 <_malloc_r+0xde>
 8007a4a:	6834      	ldr	r4, [r6, #0]
 8007a4c:	4626      	mov	r6, r4
 8007a4e:	2e00      	cmp	r6, #0
 8007a50:	d140      	bne.n	8007ad4 <_malloc_r+0xcc>
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	4631      	mov	r1, r6
 8007a56:	4638      	mov	r0, r7
 8007a58:	eb04 0803 	add.w	r8, r4, r3
 8007a5c:	f000 f848 	bl	8007af0 <_sbrk_r>
 8007a60:	4580      	cmp	r8, r0
 8007a62:	d13a      	bne.n	8007ada <_malloc_r+0xd2>
 8007a64:	6821      	ldr	r1, [r4, #0]
 8007a66:	3503      	adds	r5, #3
 8007a68:	1a6d      	subs	r5, r5, r1
 8007a6a:	f025 0503 	bic.w	r5, r5, #3
 8007a6e:	3508      	adds	r5, #8
 8007a70:	2d0c      	cmp	r5, #12
 8007a72:	bf38      	it	cc
 8007a74:	250c      	movcc	r5, #12
 8007a76:	4638      	mov	r0, r7
 8007a78:	4629      	mov	r1, r5
 8007a7a:	f7ff ffa5 	bl	80079c8 <sbrk_aligned>
 8007a7e:	3001      	adds	r0, #1
 8007a80:	d02b      	beq.n	8007ada <_malloc_r+0xd2>
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	442b      	add	r3, r5
 8007a86:	6023      	str	r3, [r4, #0]
 8007a88:	e00e      	b.n	8007aa8 <_malloc_r+0xa0>
 8007a8a:	6822      	ldr	r2, [r4, #0]
 8007a8c:	1b52      	subs	r2, r2, r5
 8007a8e:	d41e      	bmi.n	8007ace <_malloc_r+0xc6>
 8007a90:	2a0b      	cmp	r2, #11
 8007a92:	d916      	bls.n	8007ac2 <_malloc_r+0xba>
 8007a94:	1961      	adds	r1, r4, r5
 8007a96:	42a3      	cmp	r3, r4
 8007a98:	6025      	str	r5, [r4, #0]
 8007a9a:	bf18      	it	ne
 8007a9c:	6059      	strne	r1, [r3, #4]
 8007a9e:	6863      	ldr	r3, [r4, #4]
 8007aa0:	bf08      	it	eq
 8007aa2:	6031      	streq	r1, [r6, #0]
 8007aa4:	5162      	str	r2, [r4, r5]
 8007aa6:	604b      	str	r3, [r1, #4]
 8007aa8:	4638      	mov	r0, r7
 8007aaa:	f104 060b 	add.w	r6, r4, #11
 8007aae:	f000 f877 	bl	8007ba0 <__malloc_unlock>
 8007ab2:	f026 0607 	bic.w	r6, r6, #7
 8007ab6:	1d23      	adds	r3, r4, #4
 8007ab8:	1af2      	subs	r2, r6, r3
 8007aba:	d0b6      	beq.n	8007a2a <_malloc_r+0x22>
 8007abc:	1b9b      	subs	r3, r3, r6
 8007abe:	50a3      	str	r3, [r4, r2]
 8007ac0:	e7b3      	b.n	8007a2a <_malloc_r+0x22>
 8007ac2:	6862      	ldr	r2, [r4, #4]
 8007ac4:	42a3      	cmp	r3, r4
 8007ac6:	bf0c      	ite	eq
 8007ac8:	6032      	streq	r2, [r6, #0]
 8007aca:	605a      	strne	r2, [r3, #4]
 8007acc:	e7ec      	b.n	8007aa8 <_malloc_r+0xa0>
 8007ace:	4623      	mov	r3, r4
 8007ad0:	6864      	ldr	r4, [r4, #4]
 8007ad2:	e7b2      	b.n	8007a3a <_malloc_r+0x32>
 8007ad4:	4634      	mov	r4, r6
 8007ad6:	6876      	ldr	r6, [r6, #4]
 8007ad8:	e7b9      	b.n	8007a4e <_malloc_r+0x46>
 8007ada:	230c      	movs	r3, #12
 8007adc:	4638      	mov	r0, r7
 8007ade:	603b      	str	r3, [r7, #0]
 8007ae0:	f000 f85e 	bl	8007ba0 <__malloc_unlock>
 8007ae4:	e7a1      	b.n	8007a2a <_malloc_r+0x22>
 8007ae6:	6025      	str	r5, [r4, #0]
 8007ae8:	e7de      	b.n	8007aa8 <_malloc_r+0xa0>
 8007aea:	bf00      	nop
 8007aec:	200003c4 	.word	0x200003c4

08007af0 <_sbrk_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	2300      	movs	r3, #0
 8007af4:	4d05      	ldr	r5, [pc, #20]	; (8007b0c <_sbrk_r+0x1c>)
 8007af6:	4604      	mov	r4, r0
 8007af8:	4608      	mov	r0, r1
 8007afa:	602b      	str	r3, [r5, #0]
 8007afc:	f7fa f8c2 	bl	8001c84 <_sbrk>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_sbrk_r+0x1a>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_sbrk_r+0x1a>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	200003cc 	.word	0x200003cc

08007b10 <__assert_func>:
 8007b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b12:	4614      	mov	r4, r2
 8007b14:	461a      	mov	r2, r3
 8007b16:	4b09      	ldr	r3, [pc, #36]	; (8007b3c <__assert_func+0x2c>)
 8007b18:	4605      	mov	r5, r0
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68d8      	ldr	r0, [r3, #12]
 8007b1e:	b14c      	cbz	r4, 8007b34 <__assert_func+0x24>
 8007b20:	4b07      	ldr	r3, [pc, #28]	; (8007b40 <__assert_func+0x30>)
 8007b22:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b26:	9100      	str	r1, [sp, #0]
 8007b28:	462b      	mov	r3, r5
 8007b2a:	4906      	ldr	r1, [pc, #24]	; (8007b44 <__assert_func+0x34>)
 8007b2c:	f000 f80e 	bl	8007b4c <fiprintf>
 8007b30:	f000 fa62 	bl	8007ff8 <abort>
 8007b34:	4b04      	ldr	r3, [pc, #16]	; (8007b48 <__assert_func+0x38>)
 8007b36:	461c      	mov	r4, r3
 8007b38:	e7f3      	b.n	8007b22 <__assert_func+0x12>
 8007b3a:	bf00      	nop
 8007b3c:	2000003c 	.word	0x2000003c
 8007b40:	080088ac 	.word	0x080088ac
 8007b44:	080088b9 	.word	0x080088b9
 8007b48:	080088e7 	.word	0x080088e7

08007b4c <fiprintf>:
 8007b4c:	b40e      	push	{r1, r2, r3}
 8007b4e:	b503      	push	{r0, r1, lr}
 8007b50:	4601      	mov	r1, r0
 8007b52:	ab03      	add	r3, sp, #12
 8007b54:	4805      	ldr	r0, [pc, #20]	; (8007b6c <fiprintf+0x20>)
 8007b56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b5a:	6800      	ldr	r0, [r0, #0]
 8007b5c:	9301      	str	r3, [sp, #4]
 8007b5e:	f000 f84d 	bl	8007bfc <_vfiprintf_r>
 8007b62:	b002      	add	sp, #8
 8007b64:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b68:	b003      	add	sp, #12
 8007b6a:	4770      	bx	lr
 8007b6c:	2000003c 	.word	0x2000003c

08007b70 <__ascii_mbtowc>:
 8007b70:	b082      	sub	sp, #8
 8007b72:	b901      	cbnz	r1, 8007b76 <__ascii_mbtowc+0x6>
 8007b74:	a901      	add	r1, sp, #4
 8007b76:	b142      	cbz	r2, 8007b8a <__ascii_mbtowc+0x1a>
 8007b78:	b14b      	cbz	r3, 8007b8e <__ascii_mbtowc+0x1e>
 8007b7a:	7813      	ldrb	r3, [r2, #0]
 8007b7c:	600b      	str	r3, [r1, #0]
 8007b7e:	7812      	ldrb	r2, [r2, #0]
 8007b80:	1e10      	subs	r0, r2, #0
 8007b82:	bf18      	it	ne
 8007b84:	2001      	movne	r0, #1
 8007b86:	b002      	add	sp, #8
 8007b88:	4770      	bx	lr
 8007b8a:	4610      	mov	r0, r2
 8007b8c:	e7fb      	b.n	8007b86 <__ascii_mbtowc+0x16>
 8007b8e:	f06f 0001 	mvn.w	r0, #1
 8007b92:	e7f8      	b.n	8007b86 <__ascii_mbtowc+0x16>

08007b94 <__malloc_lock>:
 8007b94:	4801      	ldr	r0, [pc, #4]	; (8007b9c <__malloc_lock+0x8>)
 8007b96:	f000 bbeb 	b.w	8008370 <__retarget_lock_acquire_recursive>
 8007b9a:	bf00      	nop
 8007b9c:	200003d0 	.word	0x200003d0

08007ba0 <__malloc_unlock>:
 8007ba0:	4801      	ldr	r0, [pc, #4]	; (8007ba8 <__malloc_unlock+0x8>)
 8007ba2:	f000 bbe6 	b.w	8008372 <__retarget_lock_release_recursive>
 8007ba6:	bf00      	nop
 8007ba8:	200003d0 	.word	0x200003d0

08007bac <__sfputc_r>:
 8007bac:	6893      	ldr	r3, [r2, #8]
 8007bae:	b410      	push	{r4}
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	6093      	str	r3, [r2, #8]
 8007bb6:	da07      	bge.n	8007bc8 <__sfputc_r+0x1c>
 8007bb8:	6994      	ldr	r4, [r2, #24]
 8007bba:	42a3      	cmp	r3, r4
 8007bbc:	db01      	blt.n	8007bc2 <__sfputc_r+0x16>
 8007bbe:	290a      	cmp	r1, #10
 8007bc0:	d102      	bne.n	8007bc8 <__sfputc_r+0x1c>
 8007bc2:	bc10      	pop	{r4}
 8007bc4:	f000 b94a 	b.w	8007e5c <__swbuf_r>
 8007bc8:	6813      	ldr	r3, [r2, #0]
 8007bca:	1c58      	adds	r0, r3, #1
 8007bcc:	6010      	str	r0, [r2, #0]
 8007bce:	7019      	strb	r1, [r3, #0]
 8007bd0:	4608      	mov	r0, r1
 8007bd2:	bc10      	pop	{r4}
 8007bd4:	4770      	bx	lr

08007bd6 <__sfputs_r>:
 8007bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bd8:	4606      	mov	r6, r0
 8007bda:	460f      	mov	r7, r1
 8007bdc:	4614      	mov	r4, r2
 8007bde:	18d5      	adds	r5, r2, r3
 8007be0:	42ac      	cmp	r4, r5
 8007be2:	d101      	bne.n	8007be8 <__sfputs_r+0x12>
 8007be4:	2000      	movs	r0, #0
 8007be6:	e007      	b.n	8007bf8 <__sfputs_r+0x22>
 8007be8:	463a      	mov	r2, r7
 8007bea:	4630      	mov	r0, r6
 8007bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bf0:	f7ff ffdc 	bl	8007bac <__sfputc_r>
 8007bf4:	1c43      	adds	r3, r0, #1
 8007bf6:	d1f3      	bne.n	8007be0 <__sfputs_r+0xa>
 8007bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007bfc <_vfiprintf_r>:
 8007bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c00:	460d      	mov	r5, r1
 8007c02:	4614      	mov	r4, r2
 8007c04:	4698      	mov	r8, r3
 8007c06:	4606      	mov	r6, r0
 8007c08:	b09d      	sub	sp, #116	; 0x74
 8007c0a:	b118      	cbz	r0, 8007c14 <_vfiprintf_r+0x18>
 8007c0c:	6983      	ldr	r3, [r0, #24]
 8007c0e:	b90b      	cbnz	r3, 8007c14 <_vfiprintf_r+0x18>
 8007c10:	f000 fb10 	bl	8008234 <__sinit>
 8007c14:	4b89      	ldr	r3, [pc, #548]	; (8007e3c <_vfiprintf_r+0x240>)
 8007c16:	429d      	cmp	r5, r3
 8007c18:	d11b      	bne.n	8007c52 <_vfiprintf_r+0x56>
 8007c1a:	6875      	ldr	r5, [r6, #4]
 8007c1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c1e:	07d9      	lsls	r1, r3, #31
 8007c20:	d405      	bmi.n	8007c2e <_vfiprintf_r+0x32>
 8007c22:	89ab      	ldrh	r3, [r5, #12]
 8007c24:	059a      	lsls	r2, r3, #22
 8007c26:	d402      	bmi.n	8007c2e <_vfiprintf_r+0x32>
 8007c28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c2a:	f000 fba1 	bl	8008370 <__retarget_lock_acquire_recursive>
 8007c2e:	89ab      	ldrh	r3, [r5, #12]
 8007c30:	071b      	lsls	r3, r3, #28
 8007c32:	d501      	bpl.n	8007c38 <_vfiprintf_r+0x3c>
 8007c34:	692b      	ldr	r3, [r5, #16]
 8007c36:	b9eb      	cbnz	r3, 8007c74 <_vfiprintf_r+0x78>
 8007c38:	4629      	mov	r1, r5
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f000 f96e 	bl	8007f1c <__swsetup_r>
 8007c40:	b1c0      	cbz	r0, 8007c74 <_vfiprintf_r+0x78>
 8007c42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c44:	07dc      	lsls	r4, r3, #31
 8007c46:	d50e      	bpl.n	8007c66 <_vfiprintf_r+0x6a>
 8007c48:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4c:	b01d      	add	sp, #116	; 0x74
 8007c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c52:	4b7b      	ldr	r3, [pc, #492]	; (8007e40 <_vfiprintf_r+0x244>)
 8007c54:	429d      	cmp	r5, r3
 8007c56:	d101      	bne.n	8007c5c <_vfiprintf_r+0x60>
 8007c58:	68b5      	ldr	r5, [r6, #8]
 8007c5a:	e7df      	b.n	8007c1c <_vfiprintf_r+0x20>
 8007c5c:	4b79      	ldr	r3, [pc, #484]	; (8007e44 <_vfiprintf_r+0x248>)
 8007c5e:	429d      	cmp	r5, r3
 8007c60:	bf08      	it	eq
 8007c62:	68f5      	ldreq	r5, [r6, #12]
 8007c64:	e7da      	b.n	8007c1c <_vfiprintf_r+0x20>
 8007c66:	89ab      	ldrh	r3, [r5, #12]
 8007c68:	0598      	lsls	r0, r3, #22
 8007c6a:	d4ed      	bmi.n	8007c48 <_vfiprintf_r+0x4c>
 8007c6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c6e:	f000 fb80 	bl	8008372 <__retarget_lock_release_recursive>
 8007c72:	e7e9      	b.n	8007c48 <_vfiprintf_r+0x4c>
 8007c74:	2300      	movs	r3, #0
 8007c76:	9309      	str	r3, [sp, #36]	; 0x24
 8007c78:	2320      	movs	r3, #32
 8007c7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c7e:	2330      	movs	r3, #48	; 0x30
 8007c80:	f04f 0901 	mov.w	r9, #1
 8007c84:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c88:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007e48 <_vfiprintf_r+0x24c>
 8007c8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c90:	4623      	mov	r3, r4
 8007c92:	469a      	mov	sl, r3
 8007c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c98:	b10a      	cbz	r2, 8007c9e <_vfiprintf_r+0xa2>
 8007c9a:	2a25      	cmp	r2, #37	; 0x25
 8007c9c:	d1f9      	bne.n	8007c92 <_vfiprintf_r+0x96>
 8007c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8007ca2:	d00b      	beq.n	8007cbc <_vfiprintf_r+0xc0>
 8007ca4:	465b      	mov	r3, fp
 8007ca6:	4622      	mov	r2, r4
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4630      	mov	r0, r6
 8007cac:	f7ff ff93 	bl	8007bd6 <__sfputs_r>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	f000 80aa 	beq.w	8007e0a <_vfiprintf_r+0x20e>
 8007cb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cb8:	445a      	add	r2, fp
 8007cba:	9209      	str	r2, [sp, #36]	; 0x24
 8007cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 80a2 	beq.w	8007e0a <_vfiprintf_r+0x20e>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cd0:	f10a 0a01 	add.w	sl, sl, #1
 8007cd4:	9304      	str	r3, [sp, #16]
 8007cd6:	9307      	str	r3, [sp, #28]
 8007cd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cdc:	931a      	str	r3, [sp, #104]	; 0x68
 8007cde:	4654      	mov	r4, sl
 8007ce0:	2205      	movs	r2, #5
 8007ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce6:	4858      	ldr	r0, [pc, #352]	; (8007e48 <_vfiprintf_r+0x24c>)
 8007ce8:	f7ff fa74 	bl	80071d4 <memchr>
 8007cec:	9a04      	ldr	r2, [sp, #16]
 8007cee:	b9d8      	cbnz	r0, 8007d28 <_vfiprintf_r+0x12c>
 8007cf0:	06d1      	lsls	r1, r2, #27
 8007cf2:	bf44      	itt	mi
 8007cf4:	2320      	movmi	r3, #32
 8007cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cfa:	0713      	lsls	r3, r2, #28
 8007cfc:	bf44      	itt	mi
 8007cfe:	232b      	movmi	r3, #43	; 0x2b
 8007d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d04:	f89a 3000 	ldrb.w	r3, [sl]
 8007d08:	2b2a      	cmp	r3, #42	; 0x2a
 8007d0a:	d015      	beq.n	8007d38 <_vfiprintf_r+0x13c>
 8007d0c:	4654      	mov	r4, sl
 8007d0e:	2000      	movs	r0, #0
 8007d10:	f04f 0c0a 	mov.w	ip, #10
 8007d14:	9a07      	ldr	r2, [sp, #28]
 8007d16:	4621      	mov	r1, r4
 8007d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d1c:	3b30      	subs	r3, #48	; 0x30
 8007d1e:	2b09      	cmp	r3, #9
 8007d20:	d94e      	bls.n	8007dc0 <_vfiprintf_r+0x1c4>
 8007d22:	b1b0      	cbz	r0, 8007d52 <_vfiprintf_r+0x156>
 8007d24:	9207      	str	r2, [sp, #28]
 8007d26:	e014      	b.n	8007d52 <_vfiprintf_r+0x156>
 8007d28:	eba0 0308 	sub.w	r3, r0, r8
 8007d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8007d30:	4313      	orrs	r3, r2
 8007d32:	46a2      	mov	sl, r4
 8007d34:	9304      	str	r3, [sp, #16]
 8007d36:	e7d2      	b.n	8007cde <_vfiprintf_r+0xe2>
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	1d19      	adds	r1, r3, #4
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	9103      	str	r1, [sp, #12]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	bfbb      	ittet	lt
 8007d44:	425b      	neglt	r3, r3
 8007d46:	f042 0202 	orrlt.w	r2, r2, #2
 8007d4a:	9307      	strge	r3, [sp, #28]
 8007d4c:	9307      	strlt	r3, [sp, #28]
 8007d4e:	bfb8      	it	lt
 8007d50:	9204      	strlt	r2, [sp, #16]
 8007d52:	7823      	ldrb	r3, [r4, #0]
 8007d54:	2b2e      	cmp	r3, #46	; 0x2e
 8007d56:	d10c      	bne.n	8007d72 <_vfiprintf_r+0x176>
 8007d58:	7863      	ldrb	r3, [r4, #1]
 8007d5a:	2b2a      	cmp	r3, #42	; 0x2a
 8007d5c:	d135      	bne.n	8007dca <_vfiprintf_r+0x1ce>
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	3402      	adds	r4, #2
 8007d62:	1d1a      	adds	r2, r3, #4
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	9203      	str	r2, [sp, #12]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	bfb8      	it	lt
 8007d6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d70:	9305      	str	r3, [sp, #20]
 8007d72:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007e4c <_vfiprintf_r+0x250>
 8007d76:	2203      	movs	r2, #3
 8007d78:	4650      	mov	r0, sl
 8007d7a:	7821      	ldrb	r1, [r4, #0]
 8007d7c:	f7ff fa2a 	bl	80071d4 <memchr>
 8007d80:	b140      	cbz	r0, 8007d94 <_vfiprintf_r+0x198>
 8007d82:	2340      	movs	r3, #64	; 0x40
 8007d84:	eba0 000a 	sub.w	r0, r0, sl
 8007d88:	fa03 f000 	lsl.w	r0, r3, r0
 8007d8c:	9b04      	ldr	r3, [sp, #16]
 8007d8e:	3401      	adds	r4, #1
 8007d90:	4303      	orrs	r3, r0
 8007d92:	9304      	str	r3, [sp, #16]
 8007d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d98:	2206      	movs	r2, #6
 8007d9a:	482d      	ldr	r0, [pc, #180]	; (8007e50 <_vfiprintf_r+0x254>)
 8007d9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007da0:	f7ff fa18 	bl	80071d4 <memchr>
 8007da4:	2800      	cmp	r0, #0
 8007da6:	d03f      	beq.n	8007e28 <_vfiprintf_r+0x22c>
 8007da8:	4b2a      	ldr	r3, [pc, #168]	; (8007e54 <_vfiprintf_r+0x258>)
 8007daa:	bb1b      	cbnz	r3, 8007df4 <_vfiprintf_r+0x1f8>
 8007dac:	9b03      	ldr	r3, [sp, #12]
 8007dae:	3307      	adds	r3, #7
 8007db0:	f023 0307 	bic.w	r3, r3, #7
 8007db4:	3308      	adds	r3, #8
 8007db6:	9303      	str	r3, [sp, #12]
 8007db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dba:	443b      	add	r3, r7
 8007dbc:	9309      	str	r3, [sp, #36]	; 0x24
 8007dbe:	e767      	b.n	8007c90 <_vfiprintf_r+0x94>
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	2001      	movs	r0, #1
 8007dc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dc8:	e7a5      	b.n	8007d16 <_vfiprintf_r+0x11a>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f04f 0c0a 	mov.w	ip, #10
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	3401      	adds	r4, #1
 8007dd4:	9305      	str	r3, [sp, #20]
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ddc:	3a30      	subs	r2, #48	; 0x30
 8007dde:	2a09      	cmp	r2, #9
 8007de0:	d903      	bls.n	8007dea <_vfiprintf_r+0x1ee>
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d0c5      	beq.n	8007d72 <_vfiprintf_r+0x176>
 8007de6:	9105      	str	r1, [sp, #20]
 8007de8:	e7c3      	b.n	8007d72 <_vfiprintf_r+0x176>
 8007dea:	4604      	mov	r4, r0
 8007dec:	2301      	movs	r3, #1
 8007dee:	fb0c 2101 	mla	r1, ip, r1, r2
 8007df2:	e7f0      	b.n	8007dd6 <_vfiprintf_r+0x1da>
 8007df4:	ab03      	add	r3, sp, #12
 8007df6:	9300      	str	r3, [sp, #0]
 8007df8:	462a      	mov	r2, r5
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	4b16      	ldr	r3, [pc, #88]	; (8007e58 <_vfiprintf_r+0x25c>)
 8007dfe:	a904      	add	r1, sp, #16
 8007e00:	f7fd ffa0 	bl	8005d44 <_printf_float>
 8007e04:	4607      	mov	r7, r0
 8007e06:	1c78      	adds	r0, r7, #1
 8007e08:	d1d6      	bne.n	8007db8 <_vfiprintf_r+0x1bc>
 8007e0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e0c:	07d9      	lsls	r1, r3, #31
 8007e0e:	d405      	bmi.n	8007e1c <_vfiprintf_r+0x220>
 8007e10:	89ab      	ldrh	r3, [r5, #12]
 8007e12:	059a      	lsls	r2, r3, #22
 8007e14:	d402      	bmi.n	8007e1c <_vfiprintf_r+0x220>
 8007e16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e18:	f000 faab 	bl	8008372 <__retarget_lock_release_recursive>
 8007e1c:	89ab      	ldrh	r3, [r5, #12]
 8007e1e:	065b      	lsls	r3, r3, #25
 8007e20:	f53f af12 	bmi.w	8007c48 <_vfiprintf_r+0x4c>
 8007e24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e26:	e711      	b.n	8007c4c <_vfiprintf_r+0x50>
 8007e28:	ab03      	add	r3, sp, #12
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	462a      	mov	r2, r5
 8007e2e:	4630      	mov	r0, r6
 8007e30:	4b09      	ldr	r3, [pc, #36]	; (8007e58 <_vfiprintf_r+0x25c>)
 8007e32:	a904      	add	r1, sp, #16
 8007e34:	f7fe fa22 	bl	800627c <_printf_i>
 8007e38:	e7e4      	b.n	8007e04 <_vfiprintf_r+0x208>
 8007e3a:	bf00      	nop
 8007e3c:	08008a24 	.word	0x08008a24
 8007e40:	08008a44 	.word	0x08008a44
 8007e44:	08008a04 	.word	0x08008a04
 8007e48:	080088f2 	.word	0x080088f2
 8007e4c:	080088f8 	.word	0x080088f8
 8007e50:	080088fc 	.word	0x080088fc
 8007e54:	08005d45 	.word	0x08005d45
 8007e58:	08007bd7 	.word	0x08007bd7

08007e5c <__swbuf_r>:
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5e:	460e      	mov	r6, r1
 8007e60:	4614      	mov	r4, r2
 8007e62:	4605      	mov	r5, r0
 8007e64:	b118      	cbz	r0, 8007e6e <__swbuf_r+0x12>
 8007e66:	6983      	ldr	r3, [r0, #24]
 8007e68:	b90b      	cbnz	r3, 8007e6e <__swbuf_r+0x12>
 8007e6a:	f000 f9e3 	bl	8008234 <__sinit>
 8007e6e:	4b21      	ldr	r3, [pc, #132]	; (8007ef4 <__swbuf_r+0x98>)
 8007e70:	429c      	cmp	r4, r3
 8007e72:	d12b      	bne.n	8007ecc <__swbuf_r+0x70>
 8007e74:	686c      	ldr	r4, [r5, #4]
 8007e76:	69a3      	ldr	r3, [r4, #24]
 8007e78:	60a3      	str	r3, [r4, #8]
 8007e7a:	89a3      	ldrh	r3, [r4, #12]
 8007e7c:	071a      	lsls	r2, r3, #28
 8007e7e:	d52f      	bpl.n	8007ee0 <__swbuf_r+0x84>
 8007e80:	6923      	ldr	r3, [r4, #16]
 8007e82:	b36b      	cbz	r3, 8007ee0 <__swbuf_r+0x84>
 8007e84:	6923      	ldr	r3, [r4, #16]
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	b2f6      	uxtb	r6, r6
 8007e8a:	1ac0      	subs	r0, r0, r3
 8007e8c:	6963      	ldr	r3, [r4, #20]
 8007e8e:	4637      	mov	r7, r6
 8007e90:	4283      	cmp	r3, r0
 8007e92:	dc04      	bgt.n	8007e9e <__swbuf_r+0x42>
 8007e94:	4621      	mov	r1, r4
 8007e96:	4628      	mov	r0, r5
 8007e98:	f000 f938 	bl	800810c <_fflush_r>
 8007e9c:	bb30      	cbnz	r0, 8007eec <__swbuf_r+0x90>
 8007e9e:	68a3      	ldr	r3, [r4, #8]
 8007ea0:	3001      	adds	r0, #1
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	60a3      	str	r3, [r4, #8]
 8007ea6:	6823      	ldr	r3, [r4, #0]
 8007ea8:	1c5a      	adds	r2, r3, #1
 8007eaa:	6022      	str	r2, [r4, #0]
 8007eac:	701e      	strb	r6, [r3, #0]
 8007eae:	6963      	ldr	r3, [r4, #20]
 8007eb0:	4283      	cmp	r3, r0
 8007eb2:	d004      	beq.n	8007ebe <__swbuf_r+0x62>
 8007eb4:	89a3      	ldrh	r3, [r4, #12]
 8007eb6:	07db      	lsls	r3, r3, #31
 8007eb8:	d506      	bpl.n	8007ec8 <__swbuf_r+0x6c>
 8007eba:	2e0a      	cmp	r6, #10
 8007ebc:	d104      	bne.n	8007ec8 <__swbuf_r+0x6c>
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	f000 f923 	bl	800810c <_fflush_r>
 8007ec6:	b988      	cbnz	r0, 8007eec <__swbuf_r+0x90>
 8007ec8:	4638      	mov	r0, r7
 8007eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ecc:	4b0a      	ldr	r3, [pc, #40]	; (8007ef8 <__swbuf_r+0x9c>)
 8007ece:	429c      	cmp	r4, r3
 8007ed0:	d101      	bne.n	8007ed6 <__swbuf_r+0x7a>
 8007ed2:	68ac      	ldr	r4, [r5, #8]
 8007ed4:	e7cf      	b.n	8007e76 <__swbuf_r+0x1a>
 8007ed6:	4b09      	ldr	r3, [pc, #36]	; (8007efc <__swbuf_r+0xa0>)
 8007ed8:	429c      	cmp	r4, r3
 8007eda:	bf08      	it	eq
 8007edc:	68ec      	ldreq	r4, [r5, #12]
 8007ede:	e7ca      	b.n	8007e76 <__swbuf_r+0x1a>
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 f81a 	bl	8007f1c <__swsetup_r>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d0cb      	beq.n	8007e84 <__swbuf_r+0x28>
 8007eec:	f04f 37ff 	mov.w	r7, #4294967295
 8007ef0:	e7ea      	b.n	8007ec8 <__swbuf_r+0x6c>
 8007ef2:	bf00      	nop
 8007ef4:	08008a24 	.word	0x08008a24
 8007ef8:	08008a44 	.word	0x08008a44
 8007efc:	08008a04 	.word	0x08008a04

08007f00 <__ascii_wctomb>:
 8007f00:	4603      	mov	r3, r0
 8007f02:	4608      	mov	r0, r1
 8007f04:	b141      	cbz	r1, 8007f18 <__ascii_wctomb+0x18>
 8007f06:	2aff      	cmp	r2, #255	; 0xff
 8007f08:	d904      	bls.n	8007f14 <__ascii_wctomb+0x14>
 8007f0a:	228a      	movs	r2, #138	; 0x8a
 8007f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	4770      	bx	lr
 8007f14:	2001      	movs	r0, #1
 8007f16:	700a      	strb	r2, [r1, #0]
 8007f18:	4770      	bx	lr
	...

08007f1c <__swsetup_r>:
 8007f1c:	4b32      	ldr	r3, [pc, #200]	; (8007fe8 <__swsetup_r+0xcc>)
 8007f1e:	b570      	push	{r4, r5, r6, lr}
 8007f20:	681d      	ldr	r5, [r3, #0]
 8007f22:	4606      	mov	r6, r0
 8007f24:	460c      	mov	r4, r1
 8007f26:	b125      	cbz	r5, 8007f32 <__swsetup_r+0x16>
 8007f28:	69ab      	ldr	r3, [r5, #24]
 8007f2a:	b913      	cbnz	r3, 8007f32 <__swsetup_r+0x16>
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	f000 f981 	bl	8008234 <__sinit>
 8007f32:	4b2e      	ldr	r3, [pc, #184]	; (8007fec <__swsetup_r+0xd0>)
 8007f34:	429c      	cmp	r4, r3
 8007f36:	d10f      	bne.n	8007f58 <__swsetup_r+0x3c>
 8007f38:	686c      	ldr	r4, [r5, #4]
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f40:	0719      	lsls	r1, r3, #28
 8007f42:	d42c      	bmi.n	8007f9e <__swsetup_r+0x82>
 8007f44:	06dd      	lsls	r5, r3, #27
 8007f46:	d411      	bmi.n	8007f6c <__swsetup_r+0x50>
 8007f48:	2309      	movs	r3, #9
 8007f4a:	6033      	str	r3, [r6, #0]
 8007f4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f50:	f04f 30ff 	mov.w	r0, #4294967295
 8007f54:	81a3      	strh	r3, [r4, #12]
 8007f56:	e03e      	b.n	8007fd6 <__swsetup_r+0xba>
 8007f58:	4b25      	ldr	r3, [pc, #148]	; (8007ff0 <__swsetup_r+0xd4>)
 8007f5a:	429c      	cmp	r4, r3
 8007f5c:	d101      	bne.n	8007f62 <__swsetup_r+0x46>
 8007f5e:	68ac      	ldr	r4, [r5, #8]
 8007f60:	e7eb      	b.n	8007f3a <__swsetup_r+0x1e>
 8007f62:	4b24      	ldr	r3, [pc, #144]	; (8007ff4 <__swsetup_r+0xd8>)
 8007f64:	429c      	cmp	r4, r3
 8007f66:	bf08      	it	eq
 8007f68:	68ec      	ldreq	r4, [r5, #12]
 8007f6a:	e7e6      	b.n	8007f3a <__swsetup_r+0x1e>
 8007f6c:	0758      	lsls	r0, r3, #29
 8007f6e:	d512      	bpl.n	8007f96 <__swsetup_r+0x7a>
 8007f70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f72:	b141      	cbz	r1, 8007f86 <__swsetup_r+0x6a>
 8007f74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f78:	4299      	cmp	r1, r3
 8007f7a:	d002      	beq.n	8007f82 <__swsetup_r+0x66>
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	f7ff fcdb 	bl	8007938 <_free_r>
 8007f82:	2300      	movs	r3, #0
 8007f84:	6363      	str	r3, [r4, #52]	; 0x34
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f8c:	81a3      	strh	r3, [r4, #12]
 8007f8e:	2300      	movs	r3, #0
 8007f90:	6063      	str	r3, [r4, #4]
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	89a3      	ldrh	r3, [r4, #12]
 8007f98:	f043 0308 	orr.w	r3, r3, #8
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	6923      	ldr	r3, [r4, #16]
 8007fa0:	b94b      	cbnz	r3, 8007fb6 <__swsetup_r+0x9a>
 8007fa2:	89a3      	ldrh	r3, [r4, #12]
 8007fa4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fac:	d003      	beq.n	8007fb6 <__swsetup_r+0x9a>
 8007fae:	4621      	mov	r1, r4
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	f000 fa05 	bl	80083c0 <__smakebuf_r>
 8007fb6:	89a0      	ldrh	r0, [r4, #12]
 8007fb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007fbc:	f010 0301 	ands.w	r3, r0, #1
 8007fc0:	d00a      	beq.n	8007fd8 <__swsetup_r+0xbc>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	60a3      	str	r3, [r4, #8]
 8007fc6:	6963      	ldr	r3, [r4, #20]
 8007fc8:	425b      	negs	r3, r3
 8007fca:	61a3      	str	r3, [r4, #24]
 8007fcc:	6923      	ldr	r3, [r4, #16]
 8007fce:	b943      	cbnz	r3, 8007fe2 <__swsetup_r+0xc6>
 8007fd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fd4:	d1ba      	bne.n	8007f4c <__swsetup_r+0x30>
 8007fd6:	bd70      	pop	{r4, r5, r6, pc}
 8007fd8:	0781      	lsls	r1, r0, #30
 8007fda:	bf58      	it	pl
 8007fdc:	6963      	ldrpl	r3, [r4, #20]
 8007fde:	60a3      	str	r3, [r4, #8]
 8007fe0:	e7f4      	b.n	8007fcc <__swsetup_r+0xb0>
 8007fe2:	2000      	movs	r0, #0
 8007fe4:	e7f7      	b.n	8007fd6 <__swsetup_r+0xba>
 8007fe6:	bf00      	nop
 8007fe8:	2000003c 	.word	0x2000003c
 8007fec:	08008a24 	.word	0x08008a24
 8007ff0:	08008a44 	.word	0x08008a44
 8007ff4:	08008a04 	.word	0x08008a04

08007ff8 <abort>:
 8007ff8:	2006      	movs	r0, #6
 8007ffa:	b508      	push	{r3, lr}
 8007ffc:	f000 fa48 	bl	8008490 <raise>
 8008000:	2001      	movs	r0, #1
 8008002:	f7f9 fdcc 	bl	8001b9e <_exit>
	...

08008008 <__sflush_r>:
 8008008:	898a      	ldrh	r2, [r1, #12]
 800800a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800800c:	4605      	mov	r5, r0
 800800e:	0710      	lsls	r0, r2, #28
 8008010:	460c      	mov	r4, r1
 8008012:	d457      	bmi.n	80080c4 <__sflush_r+0xbc>
 8008014:	684b      	ldr	r3, [r1, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	dc04      	bgt.n	8008024 <__sflush_r+0x1c>
 800801a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800801c:	2b00      	cmp	r3, #0
 800801e:	dc01      	bgt.n	8008024 <__sflush_r+0x1c>
 8008020:	2000      	movs	r0, #0
 8008022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008024:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008026:	2e00      	cmp	r6, #0
 8008028:	d0fa      	beq.n	8008020 <__sflush_r+0x18>
 800802a:	2300      	movs	r3, #0
 800802c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008030:	682f      	ldr	r7, [r5, #0]
 8008032:	602b      	str	r3, [r5, #0]
 8008034:	d032      	beq.n	800809c <__sflush_r+0x94>
 8008036:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008038:	89a3      	ldrh	r3, [r4, #12]
 800803a:	075a      	lsls	r2, r3, #29
 800803c:	d505      	bpl.n	800804a <__sflush_r+0x42>
 800803e:	6863      	ldr	r3, [r4, #4]
 8008040:	1ac0      	subs	r0, r0, r3
 8008042:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008044:	b10b      	cbz	r3, 800804a <__sflush_r+0x42>
 8008046:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008048:	1ac0      	subs	r0, r0, r3
 800804a:	2300      	movs	r3, #0
 800804c:	4602      	mov	r2, r0
 800804e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008050:	4628      	mov	r0, r5
 8008052:	6a21      	ldr	r1, [r4, #32]
 8008054:	47b0      	blx	r6
 8008056:	1c43      	adds	r3, r0, #1
 8008058:	89a3      	ldrh	r3, [r4, #12]
 800805a:	d106      	bne.n	800806a <__sflush_r+0x62>
 800805c:	6829      	ldr	r1, [r5, #0]
 800805e:	291d      	cmp	r1, #29
 8008060:	d82c      	bhi.n	80080bc <__sflush_r+0xb4>
 8008062:	4a29      	ldr	r2, [pc, #164]	; (8008108 <__sflush_r+0x100>)
 8008064:	40ca      	lsrs	r2, r1
 8008066:	07d6      	lsls	r6, r2, #31
 8008068:	d528      	bpl.n	80080bc <__sflush_r+0xb4>
 800806a:	2200      	movs	r2, #0
 800806c:	6062      	str	r2, [r4, #4]
 800806e:	6922      	ldr	r2, [r4, #16]
 8008070:	04d9      	lsls	r1, r3, #19
 8008072:	6022      	str	r2, [r4, #0]
 8008074:	d504      	bpl.n	8008080 <__sflush_r+0x78>
 8008076:	1c42      	adds	r2, r0, #1
 8008078:	d101      	bne.n	800807e <__sflush_r+0x76>
 800807a:	682b      	ldr	r3, [r5, #0]
 800807c:	b903      	cbnz	r3, 8008080 <__sflush_r+0x78>
 800807e:	6560      	str	r0, [r4, #84]	; 0x54
 8008080:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008082:	602f      	str	r7, [r5, #0]
 8008084:	2900      	cmp	r1, #0
 8008086:	d0cb      	beq.n	8008020 <__sflush_r+0x18>
 8008088:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800808c:	4299      	cmp	r1, r3
 800808e:	d002      	beq.n	8008096 <__sflush_r+0x8e>
 8008090:	4628      	mov	r0, r5
 8008092:	f7ff fc51 	bl	8007938 <_free_r>
 8008096:	2000      	movs	r0, #0
 8008098:	6360      	str	r0, [r4, #52]	; 0x34
 800809a:	e7c2      	b.n	8008022 <__sflush_r+0x1a>
 800809c:	6a21      	ldr	r1, [r4, #32]
 800809e:	2301      	movs	r3, #1
 80080a0:	4628      	mov	r0, r5
 80080a2:	47b0      	blx	r6
 80080a4:	1c41      	adds	r1, r0, #1
 80080a6:	d1c7      	bne.n	8008038 <__sflush_r+0x30>
 80080a8:	682b      	ldr	r3, [r5, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d0c4      	beq.n	8008038 <__sflush_r+0x30>
 80080ae:	2b1d      	cmp	r3, #29
 80080b0:	d001      	beq.n	80080b6 <__sflush_r+0xae>
 80080b2:	2b16      	cmp	r3, #22
 80080b4:	d101      	bne.n	80080ba <__sflush_r+0xb2>
 80080b6:	602f      	str	r7, [r5, #0]
 80080b8:	e7b2      	b.n	8008020 <__sflush_r+0x18>
 80080ba:	89a3      	ldrh	r3, [r4, #12]
 80080bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080c0:	81a3      	strh	r3, [r4, #12]
 80080c2:	e7ae      	b.n	8008022 <__sflush_r+0x1a>
 80080c4:	690f      	ldr	r7, [r1, #16]
 80080c6:	2f00      	cmp	r7, #0
 80080c8:	d0aa      	beq.n	8008020 <__sflush_r+0x18>
 80080ca:	0793      	lsls	r3, r2, #30
 80080cc:	bf18      	it	ne
 80080ce:	2300      	movne	r3, #0
 80080d0:	680e      	ldr	r6, [r1, #0]
 80080d2:	bf08      	it	eq
 80080d4:	694b      	ldreq	r3, [r1, #20]
 80080d6:	1bf6      	subs	r6, r6, r7
 80080d8:	600f      	str	r7, [r1, #0]
 80080da:	608b      	str	r3, [r1, #8]
 80080dc:	2e00      	cmp	r6, #0
 80080de:	dd9f      	ble.n	8008020 <__sflush_r+0x18>
 80080e0:	4633      	mov	r3, r6
 80080e2:	463a      	mov	r2, r7
 80080e4:	4628      	mov	r0, r5
 80080e6:	6a21      	ldr	r1, [r4, #32]
 80080e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80080ec:	47e0      	blx	ip
 80080ee:	2800      	cmp	r0, #0
 80080f0:	dc06      	bgt.n	8008100 <__sflush_r+0xf8>
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	f04f 30ff 	mov.w	r0, #4294967295
 80080f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080fc:	81a3      	strh	r3, [r4, #12]
 80080fe:	e790      	b.n	8008022 <__sflush_r+0x1a>
 8008100:	4407      	add	r7, r0
 8008102:	1a36      	subs	r6, r6, r0
 8008104:	e7ea      	b.n	80080dc <__sflush_r+0xd4>
 8008106:	bf00      	nop
 8008108:	20400001 	.word	0x20400001

0800810c <_fflush_r>:
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	690b      	ldr	r3, [r1, #16]
 8008110:	4605      	mov	r5, r0
 8008112:	460c      	mov	r4, r1
 8008114:	b913      	cbnz	r3, 800811c <_fflush_r+0x10>
 8008116:	2500      	movs	r5, #0
 8008118:	4628      	mov	r0, r5
 800811a:	bd38      	pop	{r3, r4, r5, pc}
 800811c:	b118      	cbz	r0, 8008126 <_fflush_r+0x1a>
 800811e:	6983      	ldr	r3, [r0, #24]
 8008120:	b90b      	cbnz	r3, 8008126 <_fflush_r+0x1a>
 8008122:	f000 f887 	bl	8008234 <__sinit>
 8008126:	4b14      	ldr	r3, [pc, #80]	; (8008178 <_fflush_r+0x6c>)
 8008128:	429c      	cmp	r4, r3
 800812a:	d11b      	bne.n	8008164 <_fflush_r+0x58>
 800812c:	686c      	ldr	r4, [r5, #4]
 800812e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d0ef      	beq.n	8008116 <_fflush_r+0xa>
 8008136:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008138:	07d0      	lsls	r0, r2, #31
 800813a:	d404      	bmi.n	8008146 <_fflush_r+0x3a>
 800813c:	0599      	lsls	r1, r3, #22
 800813e:	d402      	bmi.n	8008146 <_fflush_r+0x3a>
 8008140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008142:	f000 f915 	bl	8008370 <__retarget_lock_acquire_recursive>
 8008146:	4628      	mov	r0, r5
 8008148:	4621      	mov	r1, r4
 800814a:	f7ff ff5d 	bl	8008008 <__sflush_r>
 800814e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008150:	4605      	mov	r5, r0
 8008152:	07da      	lsls	r2, r3, #31
 8008154:	d4e0      	bmi.n	8008118 <_fflush_r+0xc>
 8008156:	89a3      	ldrh	r3, [r4, #12]
 8008158:	059b      	lsls	r3, r3, #22
 800815a:	d4dd      	bmi.n	8008118 <_fflush_r+0xc>
 800815c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800815e:	f000 f908 	bl	8008372 <__retarget_lock_release_recursive>
 8008162:	e7d9      	b.n	8008118 <_fflush_r+0xc>
 8008164:	4b05      	ldr	r3, [pc, #20]	; (800817c <_fflush_r+0x70>)
 8008166:	429c      	cmp	r4, r3
 8008168:	d101      	bne.n	800816e <_fflush_r+0x62>
 800816a:	68ac      	ldr	r4, [r5, #8]
 800816c:	e7df      	b.n	800812e <_fflush_r+0x22>
 800816e:	4b04      	ldr	r3, [pc, #16]	; (8008180 <_fflush_r+0x74>)
 8008170:	429c      	cmp	r4, r3
 8008172:	bf08      	it	eq
 8008174:	68ec      	ldreq	r4, [r5, #12]
 8008176:	e7da      	b.n	800812e <_fflush_r+0x22>
 8008178:	08008a24 	.word	0x08008a24
 800817c:	08008a44 	.word	0x08008a44
 8008180:	08008a04 	.word	0x08008a04

08008184 <std>:
 8008184:	2300      	movs	r3, #0
 8008186:	b510      	push	{r4, lr}
 8008188:	4604      	mov	r4, r0
 800818a:	e9c0 3300 	strd	r3, r3, [r0]
 800818e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008192:	6083      	str	r3, [r0, #8]
 8008194:	8181      	strh	r1, [r0, #12]
 8008196:	6643      	str	r3, [r0, #100]	; 0x64
 8008198:	81c2      	strh	r2, [r0, #14]
 800819a:	6183      	str	r3, [r0, #24]
 800819c:	4619      	mov	r1, r3
 800819e:	2208      	movs	r2, #8
 80081a0:	305c      	adds	r0, #92	; 0x5c
 80081a2:	f7fd fd29 	bl	8005bf8 <memset>
 80081a6:	4b05      	ldr	r3, [pc, #20]	; (80081bc <std+0x38>)
 80081a8:	6224      	str	r4, [r4, #32]
 80081aa:	6263      	str	r3, [r4, #36]	; 0x24
 80081ac:	4b04      	ldr	r3, [pc, #16]	; (80081c0 <std+0x3c>)
 80081ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80081b0:	4b04      	ldr	r3, [pc, #16]	; (80081c4 <std+0x40>)
 80081b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80081b4:	4b04      	ldr	r3, [pc, #16]	; (80081c8 <std+0x44>)
 80081b6:	6323      	str	r3, [r4, #48]	; 0x30
 80081b8:	bd10      	pop	{r4, pc}
 80081ba:	bf00      	nop
 80081bc:	080084c9 	.word	0x080084c9
 80081c0:	080084eb 	.word	0x080084eb
 80081c4:	08008523 	.word	0x08008523
 80081c8:	08008547 	.word	0x08008547

080081cc <_cleanup_r>:
 80081cc:	4901      	ldr	r1, [pc, #4]	; (80081d4 <_cleanup_r+0x8>)
 80081ce:	f000 b8af 	b.w	8008330 <_fwalk_reent>
 80081d2:	bf00      	nop
 80081d4:	0800810d 	.word	0x0800810d

080081d8 <__sfmoreglue>:
 80081d8:	2268      	movs	r2, #104	; 0x68
 80081da:	b570      	push	{r4, r5, r6, lr}
 80081dc:	1e4d      	subs	r5, r1, #1
 80081de:	4355      	muls	r5, r2
 80081e0:	460e      	mov	r6, r1
 80081e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081e6:	f7ff fc0f 	bl	8007a08 <_malloc_r>
 80081ea:	4604      	mov	r4, r0
 80081ec:	b140      	cbz	r0, 8008200 <__sfmoreglue+0x28>
 80081ee:	2100      	movs	r1, #0
 80081f0:	e9c0 1600 	strd	r1, r6, [r0]
 80081f4:	300c      	adds	r0, #12
 80081f6:	60a0      	str	r0, [r4, #8]
 80081f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80081fc:	f7fd fcfc 	bl	8005bf8 <memset>
 8008200:	4620      	mov	r0, r4
 8008202:	bd70      	pop	{r4, r5, r6, pc}

08008204 <__sfp_lock_acquire>:
 8008204:	4801      	ldr	r0, [pc, #4]	; (800820c <__sfp_lock_acquire+0x8>)
 8008206:	f000 b8b3 	b.w	8008370 <__retarget_lock_acquire_recursive>
 800820a:	bf00      	nop
 800820c:	200003d1 	.word	0x200003d1

08008210 <__sfp_lock_release>:
 8008210:	4801      	ldr	r0, [pc, #4]	; (8008218 <__sfp_lock_release+0x8>)
 8008212:	f000 b8ae 	b.w	8008372 <__retarget_lock_release_recursive>
 8008216:	bf00      	nop
 8008218:	200003d1 	.word	0x200003d1

0800821c <__sinit_lock_acquire>:
 800821c:	4801      	ldr	r0, [pc, #4]	; (8008224 <__sinit_lock_acquire+0x8>)
 800821e:	f000 b8a7 	b.w	8008370 <__retarget_lock_acquire_recursive>
 8008222:	bf00      	nop
 8008224:	200003d2 	.word	0x200003d2

08008228 <__sinit_lock_release>:
 8008228:	4801      	ldr	r0, [pc, #4]	; (8008230 <__sinit_lock_release+0x8>)
 800822a:	f000 b8a2 	b.w	8008372 <__retarget_lock_release_recursive>
 800822e:	bf00      	nop
 8008230:	200003d2 	.word	0x200003d2

08008234 <__sinit>:
 8008234:	b510      	push	{r4, lr}
 8008236:	4604      	mov	r4, r0
 8008238:	f7ff fff0 	bl	800821c <__sinit_lock_acquire>
 800823c:	69a3      	ldr	r3, [r4, #24]
 800823e:	b11b      	cbz	r3, 8008248 <__sinit+0x14>
 8008240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008244:	f7ff bff0 	b.w	8008228 <__sinit_lock_release>
 8008248:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800824c:	6523      	str	r3, [r4, #80]	; 0x50
 800824e:	4b13      	ldr	r3, [pc, #76]	; (800829c <__sinit+0x68>)
 8008250:	4a13      	ldr	r2, [pc, #76]	; (80082a0 <__sinit+0x6c>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	62a2      	str	r2, [r4, #40]	; 0x28
 8008256:	42a3      	cmp	r3, r4
 8008258:	bf08      	it	eq
 800825a:	2301      	moveq	r3, #1
 800825c:	4620      	mov	r0, r4
 800825e:	bf08      	it	eq
 8008260:	61a3      	streq	r3, [r4, #24]
 8008262:	f000 f81f 	bl	80082a4 <__sfp>
 8008266:	6060      	str	r0, [r4, #4]
 8008268:	4620      	mov	r0, r4
 800826a:	f000 f81b 	bl	80082a4 <__sfp>
 800826e:	60a0      	str	r0, [r4, #8]
 8008270:	4620      	mov	r0, r4
 8008272:	f000 f817 	bl	80082a4 <__sfp>
 8008276:	2200      	movs	r2, #0
 8008278:	2104      	movs	r1, #4
 800827a:	60e0      	str	r0, [r4, #12]
 800827c:	6860      	ldr	r0, [r4, #4]
 800827e:	f7ff ff81 	bl	8008184 <std>
 8008282:	2201      	movs	r2, #1
 8008284:	2109      	movs	r1, #9
 8008286:	68a0      	ldr	r0, [r4, #8]
 8008288:	f7ff ff7c 	bl	8008184 <std>
 800828c:	2202      	movs	r2, #2
 800828e:	2112      	movs	r1, #18
 8008290:	68e0      	ldr	r0, [r4, #12]
 8008292:	f7ff ff77 	bl	8008184 <std>
 8008296:	2301      	movs	r3, #1
 8008298:	61a3      	str	r3, [r4, #24]
 800829a:	e7d1      	b.n	8008240 <__sinit+0xc>
 800829c:	08008688 	.word	0x08008688
 80082a0:	080081cd 	.word	0x080081cd

080082a4 <__sfp>:
 80082a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082a6:	4607      	mov	r7, r0
 80082a8:	f7ff ffac 	bl	8008204 <__sfp_lock_acquire>
 80082ac:	4b1e      	ldr	r3, [pc, #120]	; (8008328 <__sfp+0x84>)
 80082ae:	681e      	ldr	r6, [r3, #0]
 80082b0:	69b3      	ldr	r3, [r6, #24]
 80082b2:	b913      	cbnz	r3, 80082ba <__sfp+0x16>
 80082b4:	4630      	mov	r0, r6
 80082b6:	f7ff ffbd 	bl	8008234 <__sinit>
 80082ba:	3648      	adds	r6, #72	; 0x48
 80082bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082c0:	3b01      	subs	r3, #1
 80082c2:	d503      	bpl.n	80082cc <__sfp+0x28>
 80082c4:	6833      	ldr	r3, [r6, #0]
 80082c6:	b30b      	cbz	r3, 800830c <__sfp+0x68>
 80082c8:	6836      	ldr	r6, [r6, #0]
 80082ca:	e7f7      	b.n	80082bc <__sfp+0x18>
 80082cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082d0:	b9d5      	cbnz	r5, 8008308 <__sfp+0x64>
 80082d2:	4b16      	ldr	r3, [pc, #88]	; (800832c <__sfp+0x88>)
 80082d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082d8:	60e3      	str	r3, [r4, #12]
 80082da:	6665      	str	r5, [r4, #100]	; 0x64
 80082dc:	f000 f847 	bl	800836e <__retarget_lock_init_recursive>
 80082e0:	f7ff ff96 	bl	8008210 <__sfp_lock_release>
 80082e4:	2208      	movs	r2, #8
 80082e6:	4629      	mov	r1, r5
 80082e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80082ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80082f0:	6025      	str	r5, [r4, #0]
 80082f2:	61a5      	str	r5, [r4, #24]
 80082f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80082f8:	f7fd fc7e 	bl	8005bf8 <memset>
 80082fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008300:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008304:	4620      	mov	r0, r4
 8008306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008308:	3468      	adds	r4, #104	; 0x68
 800830a:	e7d9      	b.n	80082c0 <__sfp+0x1c>
 800830c:	2104      	movs	r1, #4
 800830e:	4638      	mov	r0, r7
 8008310:	f7ff ff62 	bl	80081d8 <__sfmoreglue>
 8008314:	4604      	mov	r4, r0
 8008316:	6030      	str	r0, [r6, #0]
 8008318:	2800      	cmp	r0, #0
 800831a:	d1d5      	bne.n	80082c8 <__sfp+0x24>
 800831c:	f7ff ff78 	bl	8008210 <__sfp_lock_release>
 8008320:	230c      	movs	r3, #12
 8008322:	603b      	str	r3, [r7, #0]
 8008324:	e7ee      	b.n	8008304 <__sfp+0x60>
 8008326:	bf00      	nop
 8008328:	08008688 	.word	0x08008688
 800832c:	ffff0001 	.word	0xffff0001

08008330 <_fwalk_reent>:
 8008330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008334:	4606      	mov	r6, r0
 8008336:	4688      	mov	r8, r1
 8008338:	2700      	movs	r7, #0
 800833a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800833e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008342:	f1b9 0901 	subs.w	r9, r9, #1
 8008346:	d505      	bpl.n	8008354 <_fwalk_reent+0x24>
 8008348:	6824      	ldr	r4, [r4, #0]
 800834a:	2c00      	cmp	r4, #0
 800834c:	d1f7      	bne.n	800833e <_fwalk_reent+0xe>
 800834e:	4638      	mov	r0, r7
 8008350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008354:	89ab      	ldrh	r3, [r5, #12]
 8008356:	2b01      	cmp	r3, #1
 8008358:	d907      	bls.n	800836a <_fwalk_reent+0x3a>
 800835a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800835e:	3301      	adds	r3, #1
 8008360:	d003      	beq.n	800836a <_fwalk_reent+0x3a>
 8008362:	4629      	mov	r1, r5
 8008364:	4630      	mov	r0, r6
 8008366:	47c0      	blx	r8
 8008368:	4307      	orrs	r7, r0
 800836a:	3568      	adds	r5, #104	; 0x68
 800836c:	e7e9      	b.n	8008342 <_fwalk_reent+0x12>

0800836e <__retarget_lock_init_recursive>:
 800836e:	4770      	bx	lr

08008370 <__retarget_lock_acquire_recursive>:
 8008370:	4770      	bx	lr

08008372 <__retarget_lock_release_recursive>:
 8008372:	4770      	bx	lr

08008374 <__swhatbuf_r>:
 8008374:	b570      	push	{r4, r5, r6, lr}
 8008376:	460e      	mov	r6, r1
 8008378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837c:	4614      	mov	r4, r2
 800837e:	2900      	cmp	r1, #0
 8008380:	461d      	mov	r5, r3
 8008382:	b096      	sub	sp, #88	; 0x58
 8008384:	da08      	bge.n	8008398 <__swhatbuf_r+0x24>
 8008386:	2200      	movs	r2, #0
 8008388:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800838c:	602a      	str	r2, [r5, #0]
 800838e:	061a      	lsls	r2, r3, #24
 8008390:	d410      	bmi.n	80083b4 <__swhatbuf_r+0x40>
 8008392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008396:	e00e      	b.n	80083b6 <__swhatbuf_r+0x42>
 8008398:	466a      	mov	r2, sp
 800839a:	f000 f8fb 	bl	8008594 <_fstat_r>
 800839e:	2800      	cmp	r0, #0
 80083a0:	dbf1      	blt.n	8008386 <__swhatbuf_r+0x12>
 80083a2:	9a01      	ldr	r2, [sp, #4]
 80083a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80083a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80083ac:	425a      	negs	r2, r3
 80083ae:	415a      	adcs	r2, r3
 80083b0:	602a      	str	r2, [r5, #0]
 80083b2:	e7ee      	b.n	8008392 <__swhatbuf_r+0x1e>
 80083b4:	2340      	movs	r3, #64	; 0x40
 80083b6:	2000      	movs	r0, #0
 80083b8:	6023      	str	r3, [r4, #0]
 80083ba:	b016      	add	sp, #88	; 0x58
 80083bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080083c0 <__smakebuf_r>:
 80083c0:	898b      	ldrh	r3, [r1, #12]
 80083c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083c4:	079d      	lsls	r5, r3, #30
 80083c6:	4606      	mov	r6, r0
 80083c8:	460c      	mov	r4, r1
 80083ca:	d507      	bpl.n	80083dc <__smakebuf_r+0x1c>
 80083cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	6123      	str	r3, [r4, #16]
 80083d4:	2301      	movs	r3, #1
 80083d6:	6163      	str	r3, [r4, #20]
 80083d8:	b002      	add	sp, #8
 80083da:	bd70      	pop	{r4, r5, r6, pc}
 80083dc:	466a      	mov	r2, sp
 80083de:	ab01      	add	r3, sp, #4
 80083e0:	f7ff ffc8 	bl	8008374 <__swhatbuf_r>
 80083e4:	9900      	ldr	r1, [sp, #0]
 80083e6:	4605      	mov	r5, r0
 80083e8:	4630      	mov	r0, r6
 80083ea:	f7ff fb0d 	bl	8007a08 <_malloc_r>
 80083ee:	b948      	cbnz	r0, 8008404 <__smakebuf_r+0x44>
 80083f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083f4:	059a      	lsls	r2, r3, #22
 80083f6:	d4ef      	bmi.n	80083d8 <__smakebuf_r+0x18>
 80083f8:	f023 0303 	bic.w	r3, r3, #3
 80083fc:	f043 0302 	orr.w	r3, r3, #2
 8008400:	81a3      	strh	r3, [r4, #12]
 8008402:	e7e3      	b.n	80083cc <__smakebuf_r+0xc>
 8008404:	4b0d      	ldr	r3, [pc, #52]	; (800843c <__smakebuf_r+0x7c>)
 8008406:	62b3      	str	r3, [r6, #40]	; 0x28
 8008408:	89a3      	ldrh	r3, [r4, #12]
 800840a:	6020      	str	r0, [r4, #0]
 800840c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008410:	81a3      	strh	r3, [r4, #12]
 8008412:	9b00      	ldr	r3, [sp, #0]
 8008414:	6120      	str	r0, [r4, #16]
 8008416:	6163      	str	r3, [r4, #20]
 8008418:	9b01      	ldr	r3, [sp, #4]
 800841a:	b15b      	cbz	r3, 8008434 <__smakebuf_r+0x74>
 800841c:	4630      	mov	r0, r6
 800841e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008422:	f000 f8c9 	bl	80085b8 <_isatty_r>
 8008426:	b128      	cbz	r0, 8008434 <__smakebuf_r+0x74>
 8008428:	89a3      	ldrh	r3, [r4, #12]
 800842a:	f023 0303 	bic.w	r3, r3, #3
 800842e:	f043 0301 	orr.w	r3, r3, #1
 8008432:	81a3      	strh	r3, [r4, #12]
 8008434:	89a0      	ldrh	r0, [r4, #12]
 8008436:	4305      	orrs	r5, r0
 8008438:	81a5      	strh	r5, [r4, #12]
 800843a:	e7cd      	b.n	80083d8 <__smakebuf_r+0x18>
 800843c:	080081cd 	.word	0x080081cd

08008440 <_raise_r>:
 8008440:	291f      	cmp	r1, #31
 8008442:	b538      	push	{r3, r4, r5, lr}
 8008444:	4604      	mov	r4, r0
 8008446:	460d      	mov	r5, r1
 8008448:	d904      	bls.n	8008454 <_raise_r+0x14>
 800844a:	2316      	movs	r3, #22
 800844c:	6003      	str	r3, [r0, #0]
 800844e:	f04f 30ff 	mov.w	r0, #4294967295
 8008452:	bd38      	pop	{r3, r4, r5, pc}
 8008454:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008456:	b112      	cbz	r2, 800845e <_raise_r+0x1e>
 8008458:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800845c:	b94b      	cbnz	r3, 8008472 <_raise_r+0x32>
 800845e:	4620      	mov	r0, r4
 8008460:	f000 f830 	bl	80084c4 <_getpid_r>
 8008464:	462a      	mov	r2, r5
 8008466:	4601      	mov	r1, r0
 8008468:	4620      	mov	r0, r4
 800846a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800846e:	f000 b817 	b.w	80084a0 <_kill_r>
 8008472:	2b01      	cmp	r3, #1
 8008474:	d00a      	beq.n	800848c <_raise_r+0x4c>
 8008476:	1c59      	adds	r1, r3, #1
 8008478:	d103      	bne.n	8008482 <_raise_r+0x42>
 800847a:	2316      	movs	r3, #22
 800847c:	6003      	str	r3, [r0, #0]
 800847e:	2001      	movs	r0, #1
 8008480:	e7e7      	b.n	8008452 <_raise_r+0x12>
 8008482:	2400      	movs	r4, #0
 8008484:	4628      	mov	r0, r5
 8008486:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800848a:	4798      	blx	r3
 800848c:	2000      	movs	r0, #0
 800848e:	e7e0      	b.n	8008452 <_raise_r+0x12>

08008490 <raise>:
 8008490:	4b02      	ldr	r3, [pc, #8]	; (800849c <raise+0xc>)
 8008492:	4601      	mov	r1, r0
 8008494:	6818      	ldr	r0, [r3, #0]
 8008496:	f7ff bfd3 	b.w	8008440 <_raise_r>
 800849a:	bf00      	nop
 800849c:	2000003c 	.word	0x2000003c

080084a0 <_kill_r>:
 80084a0:	b538      	push	{r3, r4, r5, lr}
 80084a2:	2300      	movs	r3, #0
 80084a4:	4d06      	ldr	r5, [pc, #24]	; (80084c0 <_kill_r+0x20>)
 80084a6:	4604      	mov	r4, r0
 80084a8:	4608      	mov	r0, r1
 80084aa:	4611      	mov	r1, r2
 80084ac:	602b      	str	r3, [r5, #0]
 80084ae:	f7f9 fb66 	bl	8001b7e <_kill>
 80084b2:	1c43      	adds	r3, r0, #1
 80084b4:	d102      	bne.n	80084bc <_kill_r+0x1c>
 80084b6:	682b      	ldr	r3, [r5, #0]
 80084b8:	b103      	cbz	r3, 80084bc <_kill_r+0x1c>
 80084ba:	6023      	str	r3, [r4, #0]
 80084bc:	bd38      	pop	{r3, r4, r5, pc}
 80084be:	bf00      	nop
 80084c0:	200003cc 	.word	0x200003cc

080084c4 <_getpid_r>:
 80084c4:	f7f9 bb54 	b.w	8001b70 <_getpid>

080084c8 <__sread>:
 80084c8:	b510      	push	{r4, lr}
 80084ca:	460c      	mov	r4, r1
 80084cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d0:	f000 f894 	bl	80085fc <_read_r>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	bfab      	itete	ge
 80084d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80084da:	89a3      	ldrhlt	r3, [r4, #12]
 80084dc:	181b      	addge	r3, r3, r0
 80084de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80084e2:	bfac      	ite	ge
 80084e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80084e6:	81a3      	strhlt	r3, [r4, #12]
 80084e8:	bd10      	pop	{r4, pc}

080084ea <__swrite>:
 80084ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084ee:	461f      	mov	r7, r3
 80084f0:	898b      	ldrh	r3, [r1, #12]
 80084f2:	4605      	mov	r5, r0
 80084f4:	05db      	lsls	r3, r3, #23
 80084f6:	460c      	mov	r4, r1
 80084f8:	4616      	mov	r6, r2
 80084fa:	d505      	bpl.n	8008508 <__swrite+0x1e>
 80084fc:	2302      	movs	r3, #2
 80084fe:	2200      	movs	r2, #0
 8008500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008504:	f000 f868 	bl	80085d8 <_lseek_r>
 8008508:	89a3      	ldrh	r3, [r4, #12]
 800850a:	4632      	mov	r2, r6
 800850c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008510:	81a3      	strh	r3, [r4, #12]
 8008512:	4628      	mov	r0, r5
 8008514:	463b      	mov	r3, r7
 8008516:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800851a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800851e:	f000 b817 	b.w	8008550 <_write_r>

08008522 <__sseek>:
 8008522:	b510      	push	{r4, lr}
 8008524:	460c      	mov	r4, r1
 8008526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800852a:	f000 f855 	bl	80085d8 <_lseek_r>
 800852e:	1c43      	adds	r3, r0, #1
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	bf15      	itete	ne
 8008534:	6560      	strne	r0, [r4, #84]	; 0x54
 8008536:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800853a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800853e:	81a3      	strheq	r3, [r4, #12]
 8008540:	bf18      	it	ne
 8008542:	81a3      	strhne	r3, [r4, #12]
 8008544:	bd10      	pop	{r4, pc}

08008546 <__sclose>:
 8008546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800854a:	f000 b813 	b.w	8008574 <_close_r>
	...

08008550 <_write_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4604      	mov	r4, r0
 8008554:	4608      	mov	r0, r1
 8008556:	4611      	mov	r1, r2
 8008558:	2200      	movs	r2, #0
 800855a:	4d05      	ldr	r5, [pc, #20]	; (8008570 <_write_r+0x20>)
 800855c:	602a      	str	r2, [r5, #0]
 800855e:	461a      	mov	r2, r3
 8008560:	f7f9 fb44 	bl	8001bec <_write>
 8008564:	1c43      	adds	r3, r0, #1
 8008566:	d102      	bne.n	800856e <_write_r+0x1e>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	b103      	cbz	r3, 800856e <_write_r+0x1e>
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bd38      	pop	{r3, r4, r5, pc}
 8008570:	200003cc 	.word	0x200003cc

08008574 <_close_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	2300      	movs	r3, #0
 8008578:	4d05      	ldr	r5, [pc, #20]	; (8008590 <_close_r+0x1c>)
 800857a:	4604      	mov	r4, r0
 800857c:	4608      	mov	r0, r1
 800857e:	602b      	str	r3, [r5, #0]
 8008580:	f7f9 fb50 	bl	8001c24 <_close>
 8008584:	1c43      	adds	r3, r0, #1
 8008586:	d102      	bne.n	800858e <_close_r+0x1a>
 8008588:	682b      	ldr	r3, [r5, #0]
 800858a:	b103      	cbz	r3, 800858e <_close_r+0x1a>
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	bd38      	pop	{r3, r4, r5, pc}
 8008590:	200003cc 	.word	0x200003cc

08008594 <_fstat_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	2300      	movs	r3, #0
 8008598:	4d06      	ldr	r5, [pc, #24]	; (80085b4 <_fstat_r+0x20>)
 800859a:	4604      	mov	r4, r0
 800859c:	4608      	mov	r0, r1
 800859e:	4611      	mov	r1, r2
 80085a0:	602b      	str	r3, [r5, #0]
 80085a2:	f7f9 fb4a 	bl	8001c3a <_fstat>
 80085a6:	1c43      	adds	r3, r0, #1
 80085a8:	d102      	bne.n	80085b0 <_fstat_r+0x1c>
 80085aa:	682b      	ldr	r3, [r5, #0]
 80085ac:	b103      	cbz	r3, 80085b0 <_fstat_r+0x1c>
 80085ae:	6023      	str	r3, [r4, #0]
 80085b0:	bd38      	pop	{r3, r4, r5, pc}
 80085b2:	bf00      	nop
 80085b4:	200003cc 	.word	0x200003cc

080085b8 <_isatty_r>:
 80085b8:	b538      	push	{r3, r4, r5, lr}
 80085ba:	2300      	movs	r3, #0
 80085bc:	4d05      	ldr	r5, [pc, #20]	; (80085d4 <_isatty_r+0x1c>)
 80085be:	4604      	mov	r4, r0
 80085c0:	4608      	mov	r0, r1
 80085c2:	602b      	str	r3, [r5, #0]
 80085c4:	f7f9 fb48 	bl	8001c58 <_isatty>
 80085c8:	1c43      	adds	r3, r0, #1
 80085ca:	d102      	bne.n	80085d2 <_isatty_r+0x1a>
 80085cc:	682b      	ldr	r3, [r5, #0]
 80085ce:	b103      	cbz	r3, 80085d2 <_isatty_r+0x1a>
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	bd38      	pop	{r3, r4, r5, pc}
 80085d4:	200003cc 	.word	0x200003cc

080085d8 <_lseek_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4604      	mov	r4, r0
 80085dc:	4608      	mov	r0, r1
 80085de:	4611      	mov	r1, r2
 80085e0:	2200      	movs	r2, #0
 80085e2:	4d05      	ldr	r5, [pc, #20]	; (80085f8 <_lseek_r+0x20>)
 80085e4:	602a      	str	r2, [r5, #0]
 80085e6:	461a      	mov	r2, r3
 80085e8:	f7f9 fb40 	bl	8001c6c <_lseek>
 80085ec:	1c43      	adds	r3, r0, #1
 80085ee:	d102      	bne.n	80085f6 <_lseek_r+0x1e>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	b103      	cbz	r3, 80085f6 <_lseek_r+0x1e>
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	200003cc 	.word	0x200003cc

080085fc <_read_r>:
 80085fc:	b538      	push	{r3, r4, r5, lr}
 80085fe:	4604      	mov	r4, r0
 8008600:	4608      	mov	r0, r1
 8008602:	4611      	mov	r1, r2
 8008604:	2200      	movs	r2, #0
 8008606:	4d05      	ldr	r5, [pc, #20]	; (800861c <_read_r+0x20>)
 8008608:	602a      	str	r2, [r5, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	f7f9 fad1 	bl	8001bb2 <_read>
 8008610:	1c43      	adds	r3, r0, #1
 8008612:	d102      	bne.n	800861a <_read_r+0x1e>
 8008614:	682b      	ldr	r3, [r5, #0]
 8008616:	b103      	cbz	r3, 800861a <_read_r+0x1e>
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	bd38      	pop	{r3, r4, r5, pc}
 800861c:	200003cc 	.word	0x200003cc

08008620 <_init>:
 8008620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008622:	bf00      	nop
 8008624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008626:	bc08      	pop	{r3}
 8008628:	469e      	mov	lr, r3
 800862a:	4770      	bx	lr

0800862c <_fini>:
 800862c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862e:	bf00      	nop
 8008630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008632:	bc08      	pop	{r3}
 8008634:	469e      	mov	lr, r3
 8008636:	4770      	bx	lr
