#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov 24 15:02:05 2017
# Process ID: 11332
# Current directory: C:/TEMP/Labo4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10156 C:\TEMP\Labo4\lab4\lab4.xpr
# Log file: C:/TEMP/Labo4/lab4/vivado.log
# Journal file: C:/TEMP/Labo4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/Labo4/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from 'C:/TEMP/3610_4/1788287_1799919/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/Labo4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 909.824 ; gain = 171.875
update_compile_order -fileset sources_1
open_bd_design {C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - zed_hdmi_iic_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_76M
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- polymtl.ca:hls:CrappyButFreeChromaResampler:1.0 - v_cresample_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- avnet:zedboard:zed_hdmi_out:2.0 - zed_hdmi_out_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 958.230 ; gain = 48.406
set_property  ip_repo_paths  {c:/TEMP/Labo4/ip_repo C:/TEMP/Labo4/SobelLab4} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/Labo4/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TEMP/Labo4/SobelLab4'.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST3_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_RESET0_N is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
endgroup
delete_bd_objs [get_bd_nets rst_ps7_0_76M_interconnect_aresetn] [get_bd_cells rst_ps7_0_76M]
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is being mapped into </sobel_filter_0/Data_m_axi_gmem> at <0x00000000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/zed_hdmi_display/axi_vdma_0/M_AXI_MM2S" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
INFO: [xilinx.com:ip:axi_vdma:6.3-1] /zed_hdmi_display/axi_vdma_0</zed_hdmi_display/axi_vdma_0/M_AXI_MM2S> already has associated sink clock </zed_hdmi_display/axi_vdma_0/m_axi_mm2s_aclk> driven by clock source </processing_system7_0/FCLK_CLK1>. Specified clock </processing_system7_0/FCLK_CLK3> will not be used to connect associated sink clock pin of </zed_hdmi_display/axi_mem_intercon/S00_AXI> (if not connected already); </processing_system7_0/FCLK_CLK1> will be used instead.
CRITICAL WARNING: [BD 41-1376] Forcibly mapping </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> into conflicting address 0x00000000 [ 512M ] in address space </zed_hdmi_display/axi_vdma_0/Data_MM2S>. This must be resolved before passing validation
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </zed_hdmi_display/axi_vdma_0/Data_MM2S> at <0x00000000 [ 512M ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/zed_hdmi_display/axi_vdma_0/M_AXI_MM2S" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem2" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
</processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is being mapped into </sobel_filter_0/Data_m_axi_gmem2> at <0x00000000 [ 512M ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem2" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Common 17-17] undo 'startgroup'
undo: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.629 ; gain = 25.379
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets rst_ps7_0_76M_interconnect_aresetn] [get_bd_cells rst_ps7_0_76M]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST3_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]'
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_76M/ext_reset_in(rst) and /processing_system7_0/FCLK_RESET0_N(undef)
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Common 17-17] undo 'startgroup'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 15:09:31 2017...
