{
	"route__net": 12446,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 7958,
	"route__wirelength__iter:1": 359276,
	"route__drc_errors__iter:2": 5028,
	"route__wirelength__iter:2": 355508,
	"route__drc_errors__iter:3": 4496,
	"route__wirelength__iter:3": 355311,
	"route__drc_errors__iter:4": 524,
	"route__wirelength__iter:4": 354482,
	"route__drc_errors__iter:5": 39,
	"route__wirelength__iter:5": 354449,
	"route__drc_errors__iter:6": 0,
	"route__wirelength__iter:6": 354451,
	"route__drc_errors": 0,
	"route__wirelength": 354451,
	"route__vias": 102135,
	"route__vias__singlecut": 102135,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 177385,
	"design__core__area": 162956,
	"design__instance__count": 14785,
	"design__instance__area": 120961,
	"design__instance__count__stdcell": 14785,
	"design__instance__area__stdcell": 120961,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.742291,
	"design__instance__utilization__stdcell": 0.742291,
	"design__instance__count__class:fill_cell": 296,
	"design__instance__count__class:tap_cell": 2325,
	"design__instance__count__class:antenna_cell": 25,
	"design__instance__count__class:clock_buffer": 78,
	"design__instance__count__class:timing_repair_buffer": 1683,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 42,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10004,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}