LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY maqestados IS
	PORT (E0, E1, E2, E3, E4, E5, A0, A1, A2, A3: 	IN std_logic;
		   P3, P2, P1, P0, S15, S14, S13, S12, S11, S10, S9, S8, S7, S6, S5, S4, S3, S2, S1, S0: 	OUT std_logic
	);
END maqestados;

ARCHITECTURE MIPS OF maqestados IS
BEGIN

P3 <= (NOT(A2) AND NOT(A1) AND A0 AND E5 AND NOT(E4) AND NOT(E3) AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (NOT(A2) AND NOT(A1) AND A0 AND NOT(E5) AND E4 AND NOT(E3) AND NOT(E2) AND NOT(E1)
     AND NOT(E0))  OR  (A3 AND NOT(A2) AND NOT(A1) AND NOT(A0))  OR  (A3 AND NOT(A2) AND NOT(A1) AND A0);

P2 <= (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND E2 AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND E3 AND NOT(E2) AND NOT(E1)
     AND NOT(E0))  OR  (NOT(A3) AND A2 AND NOT(A1))  OR  (NOT(A3) AND A1 AND A0);

P1 <= (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND E2 AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND NOT(E2) AND NOT(E1)
     AND E0)  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND E3 AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND A1 AND A0);

P0 <= (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND NOT(E2) AND E1 AND NOT(E0))  OR  (NOT(A2) AND NOT(A1) AND A0 AND NOT(E5) AND E4 AND NOT(E3) AND NOT(E2) AND NOT(E1)
     AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND E2 AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND NOT(E3)
     AND NOT(E2) AND NOT(E1) AND E0)  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND E3 AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (A3 AND NOT(A2) AND NOT(A1) AND A0)  OR  (
    NOT(A3) AND A2 AND A0)  OR  (NOT(A3) AND A2 AND A1)  OR  (NOT(A3) AND NOT(A2) AND NOT(A1) AND NOT(A0))  OR  (NOT(A3) AND A1 AND A0);

S15 <= (NOT(A3) AND NOT(A2) AND NOT(A1) AND NOT(A0))  OR  (NOT(A3) AND A1 AND A0);

S14 <= (NOT(A3) AND A2 AND NOT(A1));

S13 <= (A3 AND NOT(A2) AND NOT(A1) AND NOT(A0));

S12 <= (NOT(A3) AND A2 AND NOT(A1))  OR  (NOT(A3) AND A1 AND A0);

S11 <= (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND NOT(E2) AND E1 AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND E2 AND NOT(E1)
     AND NOT(E0))  OR  (A3 AND NOT(A2) AND NOT(A1) AND NOT(A0))  OR  (NOT(A3) AND A2 AND A1);

S10 <= (NOT(A3) AND A2 AND NOT(A1))  OR  (NOT(A3) AND A2 AND A1)  OR  (NOT(A3) AND A1 AND A0);

S9 <= (NOT(A3) AND NOT(A2) AND NOT(A1) AND NOT(A0));

S8 <= (NOT(A2) AND NOT(A1) AND A0 AND E5 AND NOT(E4) AND NOT(E3) AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND NOT(E2) AND E1
     AND NOT(E0))  OR  (NOT(A2) AND NOT(A1) AND A0 AND NOT(E5) AND E4 AND NOT(E3) AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A1 AND NOT(E5) AND NOT(E4) AND NOT(E3)
     AND E2 AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND NOT(E2) AND NOT(E1) AND E0)  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5)
     AND NOT(E4) AND E3 AND NOT(E2) AND NOT(E1) AND NOT(E0));

S7 <= (NOT(A2) AND NOT(A1) AND A0 AND E5 AND NOT(E4) AND NOT(E3) AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (NOT(A2) AND NOT(A1) AND A0 AND NOT(E5) AND E4 AND NOT(E3) AND NOT(E2) AND NOT(E1)
     AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND NOT(E3) AND NOT(E2) AND NOT(E1) AND E0)  OR  (NOT(A3) AND NOT(A2) AND A0 AND NOT(E5) AND NOT(E4) AND E3
     AND NOT(E2) AND NOT(E1) AND NOT(E0))  OR  (NOT(A3) AND NOT(A2) AND NOT(A1) AND NOT(A0));

S6 <= '0';

S5 <= (A3 AND NOT(A2) AND NOT(A1) AND NOT(A0));

S4 <= (A3 AND NOT(A2) AND NOT(A1) AND A0)  OR  (NOT(A3) AND NOT(A2) AND NOT(A1) AND NOT(A0));

S3 <= (A3 AND NOT(A2) AND NOT(A1) AND A0);

S2 <= (A3 AND NOT(A2) AND NOT(A1) AND NOT(A0));

S1 <= (NOT(A3) AND A1 AND A0);

S0 <= (NOT(A3) AND A2 AND NOT(A1));

END MIPS;
