Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 20:46:23 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   145 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           21 |
| Yes          | No                    | No                     |             181 |           74 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------+---------------------------------+------------------+----------------+
|               Clock Signal              |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------+---------------------------------+------------------+----------------+
|  div/tff1/Q                             |                                 |                                 |                1 |              1 |
|  ctrl/clkdiv/CLK                        | ctrl/snes_latch_i_1_n_0         |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[3][0]_i_1_n_0  |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[27][0]_i_1_n_0 |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[15][0]_i_1_n_0 |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[11][0]_i_1_n_0 |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[23][0]_i_1_n_0 |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[19][0]_i_1_n_0 |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[7][0]_i_1_n_0  |                                 |                1 |              1 |
|  sys_clk_IBUF_BUFG                      |                                 |                                 |                1 |              1 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[24][2]_i_1_n_0 |                                 |                1 |              3 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[4][2]_i_1_n_0  |                                 |                1 |              3 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[28][2]_i_1_n_0 |                                 |                1 |              3 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[12][2]_i_1_n_0 |                                 |                1 |              3 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[16][2]_i_1_n_0 |                                 |                1 |              3 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[20][2]_i_1_n_0 |                                 |                1 |              3 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[8][2]_i_1_n_0  |                                 |                1 |              3 |
|  ctrl/clkdiv/CLK                        |                                 |                                 |                2 |              6 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[0][7]_i_1_n_0  |                                 |                2 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[10][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[13][7]_i_1_n_0 |                                 |                2 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[14][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[17][7]_i_1_n_0 |                                 |                5 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[22][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[30][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[5][7]_i_1_n_0  |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[26][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[2][7]_i_1_n_0  |                                 |                5 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[29][7]_i_1_n_0 |                                 |                4 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[18][7]_i_1_n_0 |                                 |                4 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[21][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[6][7]_i_1_n_0  |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[9][7]_i_1_n_0  |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[25][7]_i_1_n_0 |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/regfile/data[1][7]_i_1_n_0  |                                 |                3 |              8 |
|  clk_25MHz_BUFG                         | ppu/hvcount/hcounter[9]_i_1_n_0 | ppu/hvcount/vcounter[9]_i_1_n_0 |                4 |             10 |
|  seg/div/CLK                            |                                 |                                 |                7 |             10 |
|  clk_25MHz_BUFG                         |                                 | ppu/hvcount/hcounter[9]_i_1_n_0 |                7 |             10 |
| ~ctrl/clkdiv/enable_snes_clk_output_reg |                                 |                                 |                6 |             12 |
|  vblank_BUFG                            | write_data[0]_i_1_n_0           |                                 |                4 |             16 |
|  sys_clk_IBUF_BUFG                      |                                 | seg/div/counter[0]_i_1__0_n_0   |                7 |             28 |
|  sys_clk_IBUF_BUFG                      |                                 | ctrl/clkdiv/clear               |                7 |             28 |
|  vblank_BUFG                            |                                 |                                 |               14 |             29 |
|  clk_25MHz_BUFG                         |                                 |                                 |              583 |           2277 |
+-----------------------------------------+---------------------------------+---------------------------------+------------------+----------------+


