     $lut                        20539
     CLK_BUF                         1
     DFFRE                       21690
     I_BUF                          34
     O_BUF                          32

5.325. Executing TECHMAP pass (map to technology primitives).

5.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/08_28_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/08_28_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~20763 debug messages>

5.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \design67_15_45_top..
Removed 0 unused cells and 41078 unused wires.
<suppressed ~1 debug messages>

5.327. Printing statistics.

=== design67_15_45_top ===

   Number of wires:              16859
   Number of wire bits:          59777
   Number of public wires:        1370
   Number of public wire bits:   44226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              42296
     CLK_BUF                         1
     DFFRE                       21690
     I_BUF                          34
     LUT1                        10129
     LUT2                           15
     LUT3                         1980
     LUT4                         7950
     LUT5                          435
     LUT6                           30
     O_BUF                          32

 *****************************
         Rewire_Obuft         
 *****************************

5.328. Executing SPLITNETS pass (splitting up multi-bit signals).

5.329. Executing HIERARCHY pass (managing design hierarchy).

5.329.1. Analyzing design hierarchy..
Top module:  \design67_15_45_top

5.329.2. Analyzing design hierarchy..
Top module:  \design67_15_45_top
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

5.330. Printing statistics.

=== design67_15_45_top ===

   Number of wires:              16859
   Number of wire bits:          59777
   Number of public wires:        1370
   Number of public wire bits:   44226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              42296
     CLK_BUF                         1
     DFFRE                       21690
     I_BUF                          34
     LUT1                        10129
     LUT2                           15
     LUT3                         1980
     LUT4                         7950
     LUT5                          435
     LUT6                           30
     O_BUFT                         32

   Number of LUTs:               20539
   Number of REGs:               21690
   Number of CARRY ADDERs:           0

5.331. Executing Verilog backend.
Dumping module `\design67_15_45_top'.

ERROR: Final netlist LUTs number [20539] exceeds '-max_lut' specified value [17472].
ERROR: SYN: Design design67_15_45_top Synthesis failed
