{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 18 16:07:45 2006 " "Info: Processing started: Fri Aug 18 16:07:45 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gpio_control -c gpio_control --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gpio_control -c gpio_control --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 33 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 32 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[3\] register SPI_REGS:spi_regs\|sdata\[1\] 140.71 MHz 7.107 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 140.71 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[3\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[1\]\" (period= 7.107 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.841 ns + Longest register register " "Info: + Longest register to register delay is 6.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[3\] 1 REG LCFF_X8_Y7_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y7_N19; Fanout = 7; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[3] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.616 ns) 1.396 ns SPI_REGS:spi_regs\|always2~53 2 COMB LCCOMB_X9_Y7_N8 2 " "Info: 2: + IC(0.780 ns) + CELL(0.616 ns) = 1.396 ns; Loc. = LCCOMB_X9_Y7_N8; Fanout = 2; COMB Node = 'SPI_REGS:spi_regs\|always2~53'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.396 ns" { SPI_REGS:spi_regs|BitCounter[3] SPI_REGS:spi_regs|always2~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 2.140 ns SPI_REGS:spi_regs\|always2~54 3 COMB LCCOMB_X9_Y7_N0 4 " "Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 2.140 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|always2~54'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.744 ns" { SPI_REGS:spi_regs|always2~53 SPI_REGS:spi_regs|always2~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.206 ns) 3.408 ns SPI_REGS:spi_regs\|sdata\[6\]~1241 4 COMB LCCOMB_X12_Y7_N22 11 " "Info: 4: + IC(1.062 ns) + CELL(0.206 ns) = 3.408 ns; Loc. = LCCOMB_X12_Y7_N22; Fanout = 11; COMB Node = 'SPI_REGS:spi_regs\|sdata\[6\]~1241'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.268 ns" { SPI_REGS:spi_regs|always2~54 SPI_REGS:spi_regs|sdata[6]~1241 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.589 ns) 5.095 ns SPI_REGS:spi_regs\|sdata~1250 5 COMB LCCOMB_X9_Y7_N26 1 " "Info: 5: + IC(1.098 ns) + CELL(0.589 ns) = 5.095 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|sdata~1250'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.687 ns" { SPI_REGS:spi_regs|sdata[6]~1241 SPI_REGS:spi_regs|sdata~1250 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.206 ns) 5.981 ns SPI_REGS:spi_regs\|sdata~1251 6 COMB LCCOMB_X10_Y7_N16 1 " "Info: 6: + IC(0.680 ns) + CELL(0.206 ns) = 5.981 ns; Loc. = LCCOMB_X10_Y7_N16; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|sdata~1251'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.886 ns" { SPI_REGS:spi_regs|sdata~1250 SPI_REGS:spi_regs|sdata~1251 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 6.733 ns SPI_REGS:spi_regs\|sdata~1252 7 COMB LCCOMB_X10_Y7_N12 1 " "Info: 7: + IC(0.382 ns) + CELL(0.370 ns) = 6.733 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|sdata~1252'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.752 ns" { SPI_REGS:spi_regs|sdata~1251 SPI_REGS:spi_regs|sdata~1252 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.841 ns SPI_REGS:spi_regs\|sdata\[1\] 8 REG LCFF_X10_Y7_N13 3 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.841 ns; Loc. = LCFF_X10_Y7_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { SPI_REGS:spi_regs|sdata~1252 SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 36.03 % ) " "Info: Total cell delay = 2.465 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.376 ns ( 63.97 % ) " "Info: Total interconnect delay = 4.376 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.841 ns" { SPI_REGS:spi_regs|BitCounter[3] SPI_REGS:spi_regs|always2~53 SPI_REGS:spi_regs|always2~54 SPI_REGS:spi_regs|sdata[6]~1241 SPI_REGS:spi_regs|sdata~1250 SPI_REGS:spi_regs|sdata~1251 SPI_REGS:spi_regs|sdata~1252 SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.841 ns" { SPI_REGS:spi_regs|BitCounter[3] SPI_REGS:spi_regs|always2~53 SPI_REGS:spi_regs|always2~54 SPI_REGS:spi_regs|sdata[6]~1241 SPI_REGS:spi_regs|sdata~1250 SPI_REGS:spi_regs|sdata~1251 SPI_REGS:spi_regs|sdata~1252 SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.780ns 0.374ns 1.062ns 1.098ns 0.680ns 0.382ns 0.000ns } { 0.000ns 0.616ns 0.370ns 0.206ns 0.589ns 0.206ns 0.370ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.550 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SCK 1 CLK PIN_15 24 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.666 ns) 3.550 ns SPI_REGS:spi_regs\|sdata\[1\] 2 REG LCFF_X10_Y7_N13 3 " "Info: 2: + IC(1.889 ns) + CELL(0.666 ns) = 3.550 ns; Loc. = LCFF_X10_Y7_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.555 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 46.79 % ) " "Info: Total cell delay = 1.661 ns ( 46.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 53.21 % ) " "Info: Total interconnect delay = 1.889 ns ( 53.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.550 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.550 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.552 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SCK 1 CLK PIN_15 24 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.666 ns) 3.552 ns SPI_REGS:spi_regs\|BitCounter\[3\] 2 REG LCFF_X8_Y7_N19 7 " "Info: 2: + IC(1.891 ns) + CELL(0.666 ns) = 3.552 ns; Loc. = LCFF_X8_Y7_N19; Fanout = 7; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { SCK SPI_REGS:spi_regs|BitCounter[3] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 46.76 % ) " "Info: Total cell delay = 1.661 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 53.24 % ) " "Info: Total interconnect delay = 1.891 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|BitCounter[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[3] } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.550 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.550 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|BitCounter[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[3] } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.841 ns" { SPI_REGS:spi_regs|BitCounter[3] SPI_REGS:spi_regs|always2~53 SPI_REGS:spi_regs|always2~54 SPI_REGS:spi_regs|sdata[6]~1241 SPI_REGS:spi_regs|sdata~1250 SPI_REGS:spi_regs|sdata~1251 SPI_REGS:spi_regs|sdata~1252 SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.841 ns" { SPI_REGS:spi_regs|BitCounter[3] SPI_REGS:spi_regs|always2~53 SPI_REGS:spi_regs|always2~54 SPI_REGS:spi_regs|sdata[6]~1241 SPI_REGS:spi_regs|sdata~1250 SPI_REGS:spi_regs|sdata~1251 SPI_REGS:spi_regs|sdata~1252 SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.780ns 0.374ns 1.062ns 1.098ns 0.680ns 0.382ns 0.000ns } { 0.000ns 0.616ns 0.370ns 0.206ns 0.589ns 0.206ns 0.370ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.550 ns" { SCK SPI_REGS:spi_regs|sdata[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.550 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[1] } { 0.000ns 0.000ns 1.889ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|BitCounter[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[3] } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register SPI_REGS:spi_regs\|CS_ph1 register RegisterX:port0reg\|OUT\[7\] 279.8 MHz 3.574 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 279.8 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:port0reg\|OUT\[7\]\" (period= 3.574 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.304 ns + Longest register register " "Info: + Longest register to register delay is 3.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X12_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N3; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.202 ns) 0.645 ns RegisterX:port1reg\|always0~29 2 COMB LCCOMB_X12_Y7_N8 2 " "Info: 2: + IC(0.443 ns) + CELL(0.202 ns) = 0.645 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; COMB Node = 'RegisterX:port1reg\|always0~29'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.645 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:port1reg|always0~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.206 ns) 1.893 ns RegisterX:port0reg\|always0~17 3 COMB LCCOMB_X10_Y7_N14 8 " "Info: 3: + IC(1.042 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 8; COMB Node = 'RegisterX:port0reg\|always0~17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.248 ns" { RegisterX:port1reg|always0~29 RegisterX:port0reg|always0~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.855 ns) 3.304 ns RegisterX:port0reg\|OUT\[7\] 4 REG LCFF_X9_Y7_N3 2 " "Info: 4: + IC(0.556 ns) + CELL(0.855 ns) = 3.304 ns; Loc. = LCFF_X9_Y7_N3; Fanout = 2; REG Node = 'RegisterX:port0reg\|OUT\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.411 ns" { RegisterX:port0reg|always0~17 RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 38.23 % ) " "Info: Total cell delay = 1.263 ns ( 38.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.041 ns ( 61.77 % ) " "Info: Total interconnect delay = 2.041 ns ( 61.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.304 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:port1reg|always0~29 RegisterX:port0reg|always0~17 RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.304 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:port1reg|always0~29 RegisterX:port0reg|always0~17 RegisterX:port0reg|OUT[7] } { 0.000ns 0.443ns 1.042ns 0.556ns } { 0.000ns 0.202ns 0.206ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.666 ns) 2.759 ns RegisterX:port0reg\|OUT\[7\] 3 REG LCFF_X9_Y7_N3 2 " "Info: 3: + IC(0.810 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X9_Y7_N3; Fanout = 2; REG Node = 'RegisterX:port0reg\|OUT\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.476 ns" { FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.46 % ) " "Info: Total cell delay = 1.806 ns ( 65.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 34.54 % ) " "Info: Total interconnect delay = 0.953 ns ( 34.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.765 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.143 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 2.765 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X12_Y7_N3 2 " "Info: 3: + IC(0.816 ns) + CELL(0.666 ns) = 2.765 ns; Loc. = LCFF_X12_Y7_N3; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.482 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.32 % ) " "Info: Total cell delay = 1.806 ns ( 65.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 34.68 % ) " "Info: Total interconnect delay = 0.959 ns ( 34.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.765 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.765 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.143ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.765 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.765 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.143ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.304 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:port1reg|always0~29 RegisterX:port0reg|always0~17 RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.304 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:port1reg|always0~29 RegisterX:port0reg|always0~17 RegisterX:port0reg|OUT[7] } { 0.000ns 0.443ns 1.042ns 0.556ns } { 0.000ns 0.202ns 0.206ns 0.855ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.759 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.759 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:port0reg|OUT[7] } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.765 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.765 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.143ns 0.816ns } { 0.000ns 1.140ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "SPI_REGS:spi_regs\|sdata\[7\] GPIO\[23\] SCK 8.626 ns register " "Info: tsu for register \"SPI_REGS:spi_regs\|sdata\[7\]\" (data pin = \"GPIO\[23\]\", clock pin = \"SCK\") is 8.626 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.218 ns + Longest pin register " "Info: + Longest pin to register delay is 12.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO\[23\] 1 PIN PIN_99 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO\[23\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns GPIO\[23\]~0 2 COMB IOC_X24_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X24_Y0_N0; Fanout = 1; COMB Node = 'GPIO\[23\]~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.984 ns" { GPIO[23] GPIO[23]~0 } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.262 ns) + CELL(0.651 ns) 8.897 ns SPI_REGS:spi_regs\|Selector0~170 3 COMB LCCOMB_X9_Y7_N2 1 " "Info: 3: + IC(7.262 ns) + CELL(0.651 ns) = 8.897 ns; Loc. = LCCOMB_X9_Y7_N2; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Selector0~170'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.913 ns" { GPIO[23]~0 SPI_REGS:spi_regs|Selector0~170 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.650 ns) 10.244 ns SPI_REGS:spi_regs\|Selector0~171 4 COMB LCCOMB_X10_Y7_N28 1 " "Info: 4: + IC(0.697 ns) + CELL(0.650 ns) = 10.244 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Selector0~171'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.347 ns" { SPI_REGS:spi_regs|Selector0~170 SPI_REGS:spi_regs|Selector0~171 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.206 ns) 12.110 ns SPI_REGS:spi_regs\|sdata~1240 5 COMB LCCOMB_X8_Y7_N4 1 " "Info: 5: + IC(1.660 ns) + CELL(0.206 ns) = 12.110 ns; Loc. = LCCOMB_X8_Y7_N4; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|sdata~1240'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.866 ns" { SPI_REGS:spi_regs|Selector0~171 SPI_REGS:spi_regs|sdata~1240 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.218 ns SPI_REGS:spi_regs\|sdata\[7\] 6 REG LCFF_X8_Y7_N5 4 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.218 ns; Loc. = LCFF_X8_Y7_N5; Fanout = 4; REG Node = 'SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { SPI_REGS:spi_regs|sdata~1240 SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.599 ns ( 21.27 % ) " "Info: Total cell delay = 2.599 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.619 ns ( 78.73 % ) " "Info: Total interconnect delay = 9.619 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.218 ns" { GPIO[23] GPIO[23]~0 SPI_REGS:spi_regs|Selector0~170 SPI_REGS:spi_regs|Selector0~171 SPI_REGS:spi_regs|sdata~1240 SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.218 ns" { GPIO[23] GPIO[23]~0 SPI_REGS:spi_regs|Selector0~170 SPI_REGS:spi_regs|Selector0~171 SPI_REGS:spi_regs|sdata~1240 SPI_REGS:spi_regs|sdata[7] } { 0.000ns 0.000ns 7.262ns 0.697ns 1.660ns 0.000ns } { 0.000ns 0.984ns 0.651ns 0.650ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.552 ns - Shortest register " "Info: - Shortest clock path from clock \"SCK\" to destination register is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SCK 1 CLK PIN_15 24 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.666 ns) 3.552 ns SPI_REGS:spi_regs\|sdata\[7\] 2 REG LCFF_X8_Y7_N5 4 " "Info: 2: + IC(1.891 ns) + CELL(0.666 ns) = 3.552 ns; Loc. = LCFF_X8_Y7_N5; Fanout = 4; REG Node = 'SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { SCK SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 46.76 % ) " "Info: Total cell delay = 1.661 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 53.24 % ) " "Info: Total interconnect delay = 1.891 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[7] } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.218 ns" { GPIO[23] GPIO[23]~0 SPI_REGS:spi_regs|Selector0~170 SPI_REGS:spi_regs|Selector0~171 SPI_REGS:spi_regs|sdata~1240 SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.218 ns" { GPIO[23] GPIO[23]~0 SPI_REGS:spi_regs|Selector0~170 SPI_REGS:spi_regs|Selector0~171 SPI_REGS:spi_regs|sdata~1240 SPI_REGS:spi_regs|sdata[7] } { 0.000ns 0.000ns 7.262ns 0.697ns 1.660ns 0.000ns } { 0.000ns 0.984ns 0.651ns 0.650ns 0.206ns 0.108ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[7] } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SCK SO SPI_REGS:spi_regs\|sRd 8.988 ns register " "Info: tco from clock \"SCK\" to destination pin \"SO\" through register \"SPI_REGS:spi_regs\|sRd\" is 8.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 3.552 ns + Longest register " "Info: + Longest clock path from clock \"SCK\" to source register is 3.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SCK 1 CLK PIN_15 24 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.666 ns) 3.552 ns SPI_REGS:spi_regs\|sRd 2 REG LCFF_X8_Y7_N1 3 " "Info: 2: + IC(1.891 ns) + CELL(0.666 ns) = 3.552 ns; Loc. = LCFF_X8_Y7_N1; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sRd'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.557 ns" { SCK SPI_REGS:spi_regs|sRd } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 46.76 % ) " "Info: Total cell delay = 1.661 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 53.24 % ) " "Info: Total interconnect delay = 1.891 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|sRd } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|sRd } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.132 ns + Longest register pin " "Info: + Longest register to pin delay is 5.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|sRd 1 REG LCFF_X8_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y7_N1; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sRd'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|sRd } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(3.145 ns) 5.132 ns SO 2 PIN PIN_12 0 " "Info: 2: + IC(1.987 ns) + CELL(3.145 ns) = 5.132 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'SO'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.132 ns" { SPI_REGS:spi_regs|sRd SO } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 61.28 % ) " "Info: Total cell delay = 3.145 ns ( 61.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 38.72 % ) " "Info: Total interconnect delay = 1.987 ns ( 38.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.132 ns" { SPI_REGS:spi_regs|sRd SO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.132 ns" { SPI_REGS:spi_regs|sRd SO } { 0.000ns 1.987ns } { 0.000ns 3.145ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.552 ns" { SCK SPI_REGS:spi_regs|sRd } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.552 ns" { SCK SCK~combout SPI_REGS:spi_regs|sRd } { 0.000ns 0.000ns 1.891ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.132 ns" { SPI_REGS:spi_regs|sRd SO } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.132 ns" { SPI_REGS:spi_regs|sRd SO } { 0.000ns 1.987ns } { 0.000ns 3.145ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "SPI_REGS:spi_regs\|saddr\[0\] SI SCK -4.354 ns register " "Info: th for register \"SPI_REGS:spi_regs\|saddr\[0\]\" (data pin = \"SI\", clock pin = \"SCK\") is -4.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.514 ns + Longest register " "Info: + Longest clock path from clock \"SCK\" to destination register is 3.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SCK 1 CLK PIN_15 24 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.666 ns) 3.514 ns SPI_REGS:spi_regs\|saddr\[0\] 2 REG LCFF_X12_Y7_N27 7 " "Info: 2: + IC(1.853 ns) + CELL(0.666 ns) = 3.514 ns; Loc. = LCFF_X12_Y7_N27; Fanout = 7; REG Node = 'SPI_REGS:spi_regs\|saddr\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.519 ns" { SCK SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 47.27 % ) " "Info: Total cell delay = 1.661 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.853 ns ( 52.73 % ) " "Info: Total interconnect delay = 1.853 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.514 ns" { SCK SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.514 ns" { SCK SCK~combout SPI_REGS:spi_regs|saddr[0] } { 0.000ns 0.000ns 1.853ns } { 0.000ns 0.995ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.174 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SI 1 PIN PIN_14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 2; PIN Node = 'SI'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "gpio_control.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/gpio_control.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.719 ns) + CELL(0.460 ns) 8.174 ns SPI_REGS:spi_regs\|saddr\[0\] 2 REG LCFF_X12_Y7_N27 7 " "Info: 2: + IC(6.719 ns) + CELL(0.460 ns) = 8.174 ns; Loc. = LCFF_X12_Y7_N27; Fanout = 7; REG Node = 'SPI_REGS:spi_regs\|saddr\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.179 ns" { SI SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/GPIO_CONTROL/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 17.80 % ) " "Info: Total cell delay = 1.455 ns ( 17.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.719 ns ( 82.20 % ) " "Info: Total interconnect delay = 6.719 ns ( 82.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.174 ns" { SI SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.174 ns" { SI SI~combout SPI_REGS:spi_regs|saddr[0] } { 0.000ns 0.000ns 6.719ns } { 0.000ns 0.995ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.514 ns" { SCK SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.514 ns" { SCK SCK~combout SPI_REGS:spi_regs|saddr[0] } { 0.000ns 0.000ns 1.853ns } { 0.000ns 0.995ns 0.666ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.174 ns" { SI SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.174 ns" { SI SI~combout SPI_REGS:spi_regs|saddr[0] } { 0.000ns 0.000ns 6.719ns } { 0.000ns 0.995ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 18 16:07:45 2006 " "Info: Processing ended: Fri Aug 18 16:07:45 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
