-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity axi_interfaces is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    d_o_0_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_0_TVALID : OUT STD_LOGIC;
    d_o_0_TREADY : IN STD_LOGIC;
    d_o_1_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_1_TVALID : OUT STD_LOGIC;
    d_o_1_TREADY : IN STD_LOGIC;
    d_o_2_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_2_TVALID : OUT STD_LOGIC;
    d_o_2_TREADY : IN STD_LOGIC;
    d_o_3_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_3_TVALID : OUT STD_LOGIC;
    d_o_3_TREADY : IN STD_LOGIC;
    d_o_4_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_4_TVALID : OUT STD_LOGIC;
    d_o_4_TREADY : IN STD_LOGIC;
    d_o_5_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_5_TVALID : OUT STD_LOGIC;
    d_o_5_TREADY : IN STD_LOGIC;
    d_o_6_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_6_TVALID : OUT STD_LOGIC;
    d_o_6_TREADY : IN STD_LOGIC;
    d_o_7_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    d_o_7_TVALID : OUT STD_LOGIC;
    d_o_7_TREADY : IN STD_LOGIC;
    d_i_0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_0_TVALID : IN STD_LOGIC;
    d_i_0_TREADY : OUT STD_LOGIC;
    d_i_1_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_1_TVALID : IN STD_LOGIC;
    d_i_1_TREADY : OUT STD_LOGIC;
    d_i_2_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_2_TVALID : IN STD_LOGIC;
    d_i_2_TREADY : OUT STD_LOGIC;
    d_i_3_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_3_TVALID : IN STD_LOGIC;
    d_i_3_TREADY : OUT STD_LOGIC;
    d_i_4_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_4_TVALID : IN STD_LOGIC;
    d_i_4_TREADY : OUT STD_LOGIC;
    d_i_5_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_5_TVALID : IN STD_LOGIC;
    d_i_5_TREADY : OUT STD_LOGIC;
    d_i_6_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_6_TVALID : IN STD_LOGIC;
    d_i_6_TREADY : OUT STD_LOGIC;
    d_i_7_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_7_TVALID : IN STD_LOGIC;
    d_i_7_TREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of axi_interfaces is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "axi_interfaces,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.649000,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=307,HLS_SYN_LUT=344}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_19 : BOOLEAN;
    signal ap_ready : STD_LOGIC;
    signal acc_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal acc_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal d_o_0_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_90 : BOOLEAN;
    signal d_o_1_TDATA_blk_n : STD_LOGIC;
    signal d_o_2_TDATA_blk_n : STD_LOGIC;
    signal d_o_3_TDATA_blk_n : STD_LOGIC;
    signal d_o_4_TDATA_blk_n : STD_LOGIC;
    signal d_o_5_TDATA_blk_n : STD_LOGIC;
    signal d_o_6_TDATA_blk_n : STD_LOGIC;
    signal d_o_7_TDATA_blk_n : STD_LOGIC;
    signal d_i_0_TDATA_blk_n : STD_LOGIC;
    signal d_i_1_TDATA_blk_n : STD_LOGIC;
    signal d_i_2_TDATA_blk_n : STD_LOGIC;
    signal d_i_3_TDATA_blk_n : STD_LOGIC;
    signal d_i_4_TDATA_blk_n : STD_LOGIC;
    signal d_i_5_TDATA_blk_n : STD_LOGIC;
    signal d_i_6_TDATA_blk_n : STD_LOGIC;
    signal d_i_7_TDATA_blk_n : STD_LOGIC;
    signal tmp_11_fu_439_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_162 : BOOLEAN;
    signal ap_sig_ioackin_d_o_0_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_1_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_2_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_3_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_4_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_5_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_6_TREADY : STD_LOGIC;
    signal ap_sig_ioackin_d_o_7_TREADY : STD_LOGIC;
    signal exitcond_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_reg_215 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_1_fu_266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_2_fu_291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_3_fu_316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_4_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_5_fu_366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_6_fu_391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_7_fu_416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ioackin_d_o_0_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_1_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_2_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_3_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_4_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_5_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_6_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_d_o_7_TREADY : STD_LOGIC := '0';
    signal tmp_2_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_fu_262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_fu_287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_3_fu_312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_4_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_5_fu_362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_6_fu_387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_7_fu_412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i1_cast_fu_229_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_1_7_fu_433_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_379 : BOOLEAN;
    signal ap_sig_381 : BOOLEAN;
    signal ap_sig_383 : BOOLEAN;
    signal ap_sig_385 : BOOLEAN;
    signal ap_sig_387 : BOOLEAN;
    signal ap_sig_389 : BOOLEAN;
    signal ap_sig_391 : BOOLEAN;
    signal ap_sig_393 : BOOLEAN;

    component axi_interfaces_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    axi_interfaces_AXILiteS_s_axi_U : component axi_interfaces_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_0_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_0_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_0_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_379) then 
                        ap_reg_ioackin_d_o_0_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_1_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_1_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_1_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_381) then 
                        ap_reg_ioackin_d_o_1_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_2_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_2_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_2_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_383) then 
                        ap_reg_ioackin_d_o_2_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_3_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_3_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_3_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_385) then 
                        ap_reg_ioackin_d_o_3_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_4_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_4_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_4_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_387) then 
                        ap_reg_ioackin_d_o_4_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_5_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_5_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_5_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_389) then 
                        ap_reg_ioackin_d_o_5_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_6_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_6_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_6_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_391) then 
                        ap_reg_ioackin_d_o_6_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_d_o_7_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_d_o_7_TREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    if (not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY)))) then 
                        ap_reg_ioackin_d_o_7_TREADY <= ap_const_logic_0;
                    elsif (ap_sig_393) then 
                        ap_reg_ioackin_d_o_7_TREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))) and (ap_const_lv1_0 = exitcond_fu_443_p2))) then 
                i1_reg_215 <= tmp_11_fu_439_p1;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_443_p2))))) then 
                i1_reg_215 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then
                acc_0 <= tmp_3_fu_241_p2;
                acc_1 <= tmp_3_1_fu_266_p2;
                acc_2 <= tmp_3_2_fu_291_p2;
                acc_3 <= tmp_3_3_fu_316_p2;
                acc_4 <= tmp_3_4_fu_341_p2;
                acc_5 <= tmp_3_5_fu_366_p2;
                acc_6 <= tmp_3_6_fu_391_p2;
                acc_7 <= tmp_3_7_fu_416_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY, exitcond_fu_443_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_443_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY, exitcond_fu_443_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))) and not((ap_const_lv1_0 = exitcond_fu_443_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_162_assign_proc : process(ap_start, d_i_0_TVALID, d_i_1_TVALID, d_i_2_TVALID, d_i_3_TVALID, d_i_4_TVALID, d_i_5_TVALID, d_i_6_TVALID, d_i_7_TVALID)
    begin
                ap_sig_162 <= ((ap_start = ap_const_logic_0) or (d_i_0_TVALID = ap_const_logic_0) or (d_i_1_TVALID = ap_const_logic_0) or (d_i_2_TVALID = ap_const_logic_0) or (d_i_3_TVALID = ap_const_logic_0) or (d_i_4_TVALID = ap_const_logic_0) or (d_i_5_TVALID = ap_const_logic_0) or (d_i_6_TVALID = ap_const_logic_0) or (d_i_7_TVALID = ap_const_logic_0));
    end process;


    ap_sig_19_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_19 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_379_assign_proc : process(d_o_0_TREADY, ap_sig_162)
    begin
                ap_sig_379 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_0_TREADY));
    end process;


    ap_sig_381_assign_proc : process(d_o_1_TREADY, ap_sig_162)
    begin
                ap_sig_381 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_1_TREADY));
    end process;


    ap_sig_383_assign_proc : process(d_o_2_TREADY, ap_sig_162)
    begin
                ap_sig_383 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_2_TREADY));
    end process;


    ap_sig_385_assign_proc : process(d_o_3_TREADY, ap_sig_162)
    begin
                ap_sig_385 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_3_TREADY));
    end process;


    ap_sig_387_assign_proc : process(d_o_4_TREADY, ap_sig_162)
    begin
                ap_sig_387 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_4_TREADY));
    end process;


    ap_sig_389_assign_proc : process(d_o_5_TREADY, ap_sig_162)
    begin
                ap_sig_389 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_5_TREADY));
    end process;


    ap_sig_391_assign_proc : process(d_o_6_TREADY, ap_sig_162)
    begin
                ap_sig_391 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_6_TREADY));
    end process;


    ap_sig_393_assign_proc : process(d_o_7_TREADY, ap_sig_162)
    begin
                ap_sig_393 <= (not(ap_sig_162) and (ap_const_logic_1 = d_o_7_TREADY));
    end process;


    ap_sig_90_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_90 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_19)
    begin
        if (ap_sig_19) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_90)
    begin
        if (ap_sig_90) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_d_o_0_TREADY_assign_proc : process(d_o_0_TREADY, ap_reg_ioackin_d_o_0_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_0_TREADY)) then 
            ap_sig_ioackin_d_o_0_TREADY <= d_o_0_TREADY;
        else 
            ap_sig_ioackin_d_o_0_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_1_TREADY_assign_proc : process(d_o_1_TREADY, ap_reg_ioackin_d_o_1_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_1_TREADY)) then 
            ap_sig_ioackin_d_o_1_TREADY <= d_o_1_TREADY;
        else 
            ap_sig_ioackin_d_o_1_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_2_TREADY_assign_proc : process(d_o_2_TREADY, ap_reg_ioackin_d_o_2_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_2_TREADY)) then 
            ap_sig_ioackin_d_o_2_TREADY <= d_o_2_TREADY;
        else 
            ap_sig_ioackin_d_o_2_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_3_TREADY_assign_proc : process(d_o_3_TREADY, ap_reg_ioackin_d_o_3_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_3_TREADY)) then 
            ap_sig_ioackin_d_o_3_TREADY <= d_o_3_TREADY;
        else 
            ap_sig_ioackin_d_o_3_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_4_TREADY_assign_proc : process(d_o_4_TREADY, ap_reg_ioackin_d_o_4_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_4_TREADY)) then 
            ap_sig_ioackin_d_o_4_TREADY <= d_o_4_TREADY;
        else 
            ap_sig_ioackin_d_o_4_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_5_TREADY_assign_proc : process(d_o_5_TREADY, ap_reg_ioackin_d_o_5_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_5_TREADY)) then 
            ap_sig_ioackin_d_o_5_TREADY <= d_o_5_TREADY;
        else 
            ap_sig_ioackin_d_o_5_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_6_TREADY_assign_proc : process(d_o_6_TREADY, ap_reg_ioackin_d_o_6_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_6_TREADY)) then 
            ap_sig_ioackin_d_o_6_TREADY <= d_o_6_TREADY;
        else 
            ap_sig_ioackin_d_o_6_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_d_o_7_TREADY_assign_proc : process(d_o_7_TREADY, ap_reg_ioackin_d_o_7_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_d_o_7_TREADY)) then 
            ap_sig_ioackin_d_o_7_TREADY <= d_o_7_TREADY;
        else 
            ap_sig_ioackin_d_o_7_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    d_i_0_TDATA_blk_n_assign_proc : process(ap_start, d_i_0_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_0_TDATA_blk_n <= d_i_0_TVALID;
        else 
            d_i_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_0_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_0_TREADY <= ap_const_logic_1;
        else 
            d_i_0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_1_TDATA_blk_n_assign_proc : process(ap_start, d_i_1_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_1_TDATA_blk_n <= d_i_1_TVALID;
        else 
            d_i_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_1_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_1_TREADY <= ap_const_logic_1;
        else 
            d_i_1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_2_TDATA_blk_n_assign_proc : process(ap_start, d_i_2_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_2_TDATA_blk_n <= d_i_2_TVALID;
        else 
            d_i_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_2_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_2_TREADY <= ap_const_logic_1;
        else 
            d_i_2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_3_TDATA_blk_n_assign_proc : process(ap_start, d_i_3_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_3_TDATA_blk_n <= d_i_3_TVALID;
        else 
            d_i_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_3_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_3_TREADY <= ap_const_logic_1;
        else 
            d_i_3_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_4_TDATA_blk_n_assign_proc : process(ap_start, d_i_4_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_4_TDATA_blk_n <= d_i_4_TVALID;
        else 
            d_i_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_4_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_4_TREADY <= ap_const_logic_1;
        else 
            d_i_4_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_5_TDATA_blk_n_assign_proc : process(ap_start, d_i_5_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_5_TDATA_blk_n <= d_i_5_TVALID;
        else 
            d_i_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_5_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_5_TREADY <= ap_const_logic_1;
        else 
            d_i_5_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_6_TDATA_blk_n_assign_proc : process(ap_start, d_i_6_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_6_TDATA_blk_n <= d_i_6_TVALID;
        else 
            d_i_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_6_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_6_TREADY <= ap_const_logic_1;
        else 
            d_i_6_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    d_i_7_TDATA_blk_n_assign_proc : process(ap_start, d_i_7_TVALID, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_i_7_TDATA_blk_n <= d_i_7_TVALID;
        else 
            d_i_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_i_7_TREADY_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_sig_ioackin_d_o_0_TREADY, ap_sig_ioackin_d_o_1_TREADY, ap_sig_ioackin_d_o_2_TREADY, ap_sig_ioackin_d_o_3_TREADY, ap_sig_ioackin_d_o_4_TREADY, ap_sig_ioackin_d_o_5_TREADY, ap_sig_ioackin_d_o_6_TREADY, ap_sig_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_sig_162 or (ap_const_logic_0 = ap_sig_ioackin_d_o_0_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_1_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_2_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_3_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_4_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_5_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_6_TREADY) or (ap_const_logic_0 = ap_sig_ioackin_d_o_7_TREADY))))) then 
            d_i_7_TREADY <= ap_const_logic_1;
        else 
            d_i_7_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    d_o_0_TDATA <= tmp_3_fu_241_p2(16 - 1 downto 0);

    d_o_0_TDATA_blk_n_assign_proc : process(ap_start, d_o_0_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_0_TDATA_blk_n <= d_o_0_TREADY;
        else 
            d_o_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_0_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_0_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_0_TREADY))) then 
            d_o_0_TVALID <= ap_const_logic_1;
        else 
            d_o_0_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_1_TDATA <= tmp_3_1_fu_266_p2(16 - 1 downto 0);

    d_o_1_TDATA_blk_n_assign_proc : process(ap_start, d_o_1_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_1_TDATA_blk_n <= d_o_1_TREADY;
        else 
            d_o_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_1_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_1_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_1_TREADY))) then 
            d_o_1_TVALID <= ap_const_logic_1;
        else 
            d_o_1_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_2_TDATA <= tmp_3_2_fu_291_p2(16 - 1 downto 0);

    d_o_2_TDATA_blk_n_assign_proc : process(ap_start, d_o_2_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_2_TDATA_blk_n <= d_o_2_TREADY;
        else 
            d_o_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_2_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_2_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_2_TREADY))) then 
            d_o_2_TVALID <= ap_const_logic_1;
        else 
            d_o_2_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_3_TDATA <= tmp_3_3_fu_316_p2(16 - 1 downto 0);

    d_o_3_TDATA_blk_n_assign_proc : process(ap_start, d_o_3_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_3_TDATA_blk_n <= d_o_3_TREADY;
        else 
            d_o_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_3_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_3_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_3_TREADY))) then 
            d_o_3_TVALID <= ap_const_logic_1;
        else 
            d_o_3_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_4_TDATA <= tmp_3_4_fu_341_p2(16 - 1 downto 0);

    d_o_4_TDATA_blk_n_assign_proc : process(ap_start, d_o_4_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_4_TDATA_blk_n <= d_o_4_TREADY;
        else 
            d_o_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_4_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_4_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_4_TREADY))) then 
            d_o_4_TVALID <= ap_const_logic_1;
        else 
            d_o_4_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_5_TDATA <= tmp_3_5_fu_366_p2(16 - 1 downto 0);

    d_o_5_TDATA_blk_n_assign_proc : process(ap_start, d_o_5_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_5_TDATA_blk_n <= d_o_5_TREADY;
        else 
            d_o_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_5_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_5_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_5_TREADY))) then 
            d_o_5_TVALID <= ap_const_logic_1;
        else 
            d_o_5_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_6_TDATA <= tmp_3_6_fu_391_p2(16 - 1 downto 0);

    d_o_6_TDATA_blk_n_assign_proc : process(ap_start, d_o_6_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_6_TDATA_blk_n <= d_o_6_TREADY;
        else 
            d_o_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_6_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_6_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_6_TREADY))) then 
            d_o_6_TVALID <= ap_const_logic_1;
        else 
            d_o_6_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    d_o_7_TDATA <= tmp_3_7_fu_416_p2(16 - 1 downto 0);

    d_o_7_TDATA_blk_n_assign_proc : process(ap_start, d_o_7_TREADY, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((not((ap_start = ap_const_logic_0)) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1))) then 
            d_o_7_TDATA_blk_n <= d_o_7_TREADY;
        else 
            d_o_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    d_o_7_TVALID_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_162, ap_reg_ioackin_d_o_7_TREADY)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_162) and (ap_const_logic_0 = ap_reg_ioackin_d_o_7_TREADY))) then 
            d_o_7_TVALID <= ap_const_logic_1;
        else 
            d_o_7_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_443_p2 <= "1" when (i_1_7_fu_433_p2 = ap_const_lv6_20) else "0";
    i1_cast_fu_229_p1 <= std_logic_vector(resize(unsigned(i1_reg_215),6));
    i_1_7_fu_433_p2 <= std_logic_vector(unsigned(ap_const_lv6_8) + unsigned(i1_cast_fu_229_p1));
    tmp_11_fu_439_p1 <= i_1_7_fu_433_p2(5 - 1 downto 0);
        tmp_2_1_fu_262_p1 <= std_logic_vector(resize(signed(d_i_1_TDATA),32));

        tmp_2_2_fu_287_p1 <= std_logic_vector(resize(signed(d_i_2_TDATA),32));

        tmp_2_3_fu_312_p1 <= std_logic_vector(resize(signed(d_i_3_TDATA),32));

        tmp_2_4_fu_337_p1 <= std_logic_vector(resize(signed(d_i_4_TDATA),32));

        tmp_2_5_fu_362_p1 <= std_logic_vector(resize(signed(d_i_5_TDATA),32));

        tmp_2_6_fu_387_p1 <= std_logic_vector(resize(signed(d_i_6_TDATA),32));

        tmp_2_7_fu_412_p1 <= std_logic_vector(resize(signed(d_i_7_TDATA),32));

        tmp_2_fu_237_p1 <= std_logic_vector(resize(signed(d_i_0_TDATA),32));

    tmp_3_1_fu_266_p2 <= std_logic_vector(signed(tmp_2_1_fu_262_p1) + signed(acc_1));
    tmp_3_2_fu_291_p2 <= std_logic_vector(signed(tmp_2_2_fu_287_p1) + signed(acc_2));
    tmp_3_3_fu_316_p2 <= std_logic_vector(signed(tmp_2_3_fu_312_p1) + signed(acc_3));
    tmp_3_4_fu_341_p2 <= std_logic_vector(signed(tmp_2_4_fu_337_p1) + signed(acc_4));
    tmp_3_5_fu_366_p2 <= std_logic_vector(signed(tmp_2_5_fu_362_p1) + signed(acc_5));
    tmp_3_6_fu_391_p2 <= std_logic_vector(signed(tmp_2_6_fu_387_p1) + signed(acc_6));
    tmp_3_7_fu_416_p2 <= std_logic_vector(signed(tmp_2_7_fu_412_p1) + signed(acc_7));
    tmp_3_fu_241_p2 <= std_logic_vector(signed(tmp_2_fu_237_p1) + signed(acc_0));
end behav;
