
GPS_OLED_268519.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008df8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  08008f98  08008f98  00009f98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009680  08009680  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009680  08009680  0000a680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009688  08009688  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009688  08009688  0000a688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800968c  0800968c  0000a68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009690  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007cc  200001d8  08009868  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009a4  08009868  0000b9a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cec6  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023a8  00000000  00000000  000180ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  0001a478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e2  00000000  00000000  0001b010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000176f3  00000000  00000000  0001b8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e392  00000000  00000000  00032fe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ac5b  00000000  00000000  00041377  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbfd2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043e0  00000000  00000000  000cc018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d03f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f80 	.word	0x08008f80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008f80 	.word	0x08008f80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	font = font_t;
 8001038:	4a04      	ldr	r2, [pc, #16]	@ (800104c <GFX_SetFont+0x1c>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6013      	str	r3, [r2, #0]
}
 800103e:	bf00      	nop
 8001040:	370c      	adds	r7, #12
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	200001f4 	.word	0x200001f4

08001050 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b089      	sub	sp, #36	@ 0x24
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	4611      	mov	r1, r2
 800105c:	461a      	mov	r2, r3
 800105e:	460b      	mov	r3, r1
 8001060:	71fb      	strb	r3, [r7, #7]
 8001062:	4613      	mov	r3, r2
 8001064:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b7e      	cmp	r3, #126	@ 0x7e
 800106a:	f200 80a3 	bhi.w	80011b4 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ )
 800106e:	2300      	movs	r3, #0
 8001070:	75fb      	strb	r3, [r7, #23]
 8001072:	e096      	b.n	80011a2 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2];
 8001074:	4b51      	ldr	r3, [pc, #324]	@ (80011bc <GFX_DrawChar+0x16c>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	3b20      	subs	r3, #32
 800107c:	494f      	ldr	r1, [pc, #316]	@ (80011bc <GFX_DrawChar+0x16c>)
 800107e:	6809      	ldr	r1, [r1, #0]
 8001080:	3101      	adds	r1, #1
 8001082:	7809      	ldrb	r1, [r1, #0]
 8001084:	fb03 f101 	mul.w	r1, r3, r1
 8001088:	7dfb      	ldrb	r3, [r7, #23]
 800108a:	440b      	add	r3, r1
 800108c:	3302      	adds	r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1)
 8001094:	2300      	movs	r3, #0
 8001096:	757b      	strb	r3, [r7, #21]
 8001098:	e078      	b.n	800118c <GFX_DrawChar+0x13c>
        {
            if(line & 1)
 800109a:	7dbb      	ldrb	r3, [r7, #22]
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d032      	beq.n	800110a <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 80010a4:	4b46      	ldr	r3, [pc, #280]	@ (80011c0 <GFX_DrawChar+0x170>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d113      	bne.n	80010d4 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color);
 80010ac:	7dfb      	ldrb	r3, [r7, #23]
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	4413      	add	r3, r2
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	b218      	sxth	r0, r3
 80010ba:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010be:	b29a      	uxth	r2, r3
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	4413      	add	r3, r2
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	79ba      	ldrb	r2, [r7, #6]
 80010cc:	4619      	mov	r1, r3
 80010ce:	f000 fa8b 	bl	80015e8 <SSD1306_DrawPixel>
 80010d2:	e052      	b.n	800117a <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color);
 80010d4:	7dfb      	ldrb	r3, [r7, #23]
 80010d6:	4a3a      	ldr	r2, [pc, #232]	@ (80011c0 <GFX_DrawChar+0x170>)
 80010d8:	7812      	ldrb	r2, [r2, #0]
 80010da:	fb03 f202 	mul.w	r2, r3, r2
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	18d0      	adds	r0, r2, r3
 80010e2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010e6:	4a36      	ldr	r2, [pc, #216]	@ (80011c0 <GFX_DrawChar+0x170>)
 80010e8:	7812      	ldrb	r2, [r2, #0]
 80010ea:	fb03 f202 	mul.w	r2, r3, r2
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	18d1      	adds	r1, r2, r3
 80010f2:	4b33      	ldr	r3, [pc, #204]	@ (80011c0 <GFX_DrawChar+0x170>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	461a      	mov	r2, r3
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <GFX_DrawChar+0x170>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	461c      	mov	r4, r3
 80010fe:	79bb      	ldrb	r3, [r7, #6]
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	4623      	mov	r3, r4
 8001104:	f000 f960 	bl	80013c8 <GFX_DrawFillRectangle>
 8001108:	e037      	b.n	800117a <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 800110a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800110e:	2b00      	cmp	r3, #0
 8001110:	d133      	bne.n	800117a <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 8001112:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <GFX_DrawChar+0x170>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d114      	bne.n	8001144 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background);
 800111a:	7dfb      	ldrb	r3, [r7, #23]
 800111c:	b29a      	uxth	r2, r3
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	b29b      	uxth	r3, r3
 8001122:	4413      	add	r3, r2
 8001124:	b29b      	uxth	r3, r3
 8001126:	b218      	sxth	r0, r3
 8001128:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800112c:	b29a      	uxth	r2, r3
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	b29b      	uxth	r3, r3
 8001132:	4413      	add	r3, r2
 8001134:	b29b      	uxth	r3, r3
 8001136:	b21b      	sxth	r3, r3
 8001138:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800113c:	4619      	mov	r1, r3
 800113e:	f000 fa53 	bl	80015e8 <SSD1306_DrawPixel>
 8001142:	e01a      	b.n	800117a <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background);
 8001144:	7dfb      	ldrb	r3, [r7, #23]
 8001146:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <GFX_DrawChar+0x170>)
 8001148:	7812      	ldrb	r2, [r2, #0]
 800114a:	fb03 f202 	mul.w	r2, r3, r2
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	18d0      	adds	r0, r2, r3
 8001152:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001156:	4a1a      	ldr	r2, [pc, #104]	@ (80011c0 <GFX_DrawChar+0x170>)
 8001158:	7812      	ldrb	r2, [r2, #0]
 800115a:	fb03 f202 	mul.w	r2, r3, r2
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	18d1      	adds	r1, r2, r3
 8001162:	4b17      	ldr	r3, [pc, #92]	@ (80011c0 <GFX_DrawChar+0x170>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	461a      	mov	r2, r3
 8001168:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <GFX_DrawChar+0x170>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	461c      	mov	r4, r3
 800116e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	4623      	mov	r3, r4
 8001176:	f000 f927 	bl	80013c8 <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1)
 800117a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	3301      	adds	r3, #1
 8001182:	b2db      	uxtb	r3, r3
 8001184:	757b      	strb	r3, [r7, #21]
 8001186:	7dbb      	ldrb	r3, [r7, #22]
 8001188:	085b      	lsrs	r3, r3, #1
 800118a:	75bb      	strb	r3, [r7, #22]
 800118c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001190:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <GFX_DrawChar+0x16c>)
 8001192:	6812      	ldr	r2, [r2, #0]
 8001194:	7812      	ldrb	r2, [r2, #0]
 8001196:	4293      	cmp	r3, r2
 8001198:	f6ff af7f 	blt.w	800109a <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ )
 800119c:	7dfb      	ldrb	r3, [r7, #23]
 800119e:	3301      	adds	r3, #1
 80011a0:	75fb      	strb	r3, [r7, #23]
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <GFX_DrawChar+0x16c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	3301      	adds	r3, #1
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	7dfa      	ldrb	r2, [r7, #23]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	f4ff af61 	bcc.w	8001074 <GFX_DrawChar+0x24>
 80011b2:	e000      	b.n	80011b6 <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 80011b4:	bf00      	nop
            }
        }
    }
}
 80011b6:	371c      	adds	r7, #28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd90      	pop	{r4, r7, pc}
 80011bc:	200001f4 	.word	0x200001f4
 80011c0:	20000000 	.word	0x20000000

080011c4 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
 80011d0:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	617b      	str	r3, [r7, #20]
	char znak;
	znak = *str;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 80011dc:	e03e      	b.n	800125c <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background);
 80011de:	78f9      	ldrb	r1, [r7, #3]
 80011e0:	7cfa      	ldrb	r2, [r7, #19]
 80011e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	460b      	mov	r3, r1
 80011ea:	68b9      	ldr	r1, [r7, #8]
 80011ec:	6978      	ldr	r0, [r7, #20]
 80011ee:	f7ff ff2f 	bl	8001050 <GFX_DrawChar>
		x_tmp += ((uint8_t)font[1] * size) + 1;
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <GFX_DrawString+0xb0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	3301      	adds	r3, #1
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	461a      	mov	r2, r3
 80011fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001278 <GFX_DrawString+0xb4>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	fb02 f303 	mul.w	r3, r2, r3
 8001204:	3301      	adds	r3, #1
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	4413      	add	r3, r2
 800120a:	617b      	str	r3, [r7, #20]
		if(background == 0)
 800120c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d120      	bne.n	8001256 <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 8001214:	2300      	movs	r3, #0
 8001216:	74bb      	strb	r3, [r7, #18]
 8001218:	e012      	b.n	8001240 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	b29b      	uxth	r3, r3
 800121e:	3b01      	subs	r3, #1
 8001220:	b29b      	uxth	r3, r3
 8001222:	b218      	sxth	r0, r3
 8001224:	7cbb      	ldrb	r3, [r7, #18]
 8001226:	b29a      	uxth	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	b29b      	uxth	r3, r3
 800122c:	4413      	add	r3, r2
 800122e:	b29b      	uxth	r3, r3
 8001230:	b21b      	sxth	r3, r3
 8001232:	2200      	movs	r2, #0
 8001234:	4619      	mov	r1, r3
 8001236:	f000 f9d7 	bl	80015e8 <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 800123a:	7cbb      	ldrb	r3, [r7, #18]
 800123c:	3301      	adds	r3, #1
 800123e:	74bb      	strb	r3, [r7, #18]
 8001240:	7cba      	ldrb	r2, [r7, #18]
 8001242:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <GFX_DrawString+0xb0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <GFX_DrawString+0xb4>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	fb01 f303 	mul.w	r3, r1, r3
 8001252:	429a      	cmp	r2, r3
 8001254:	dbe1      	blt.n	800121a <GFX_DrawString+0x56>
			}
		}
		znak = *str;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	607a      	str	r2, [r7, #4]
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d1ba      	bne.n	80011de <GFX_DrawString+0x1a>
	}
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200001f4 	.word	0x200001f4
 8001278:	20000000 	.word	0x20000000

0800127c <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08c      	sub	sp, #48	@ 0x30
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
 8001288:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001294:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	1acb      	subs	r3, r1, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	bfb8      	it	lt
 80012a2:	425b      	neglt	r3, r3
 80012a4:	429a      	cmp	r2, r3
 80012a6:	bfcc      	ite	gt
 80012a8:	2301      	movgt	r3, #1
 80012aa:	2300      	movle	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	857b      	strh	r3, [r7, #42]	@ 0x2a

	    if (steep) {
 80012b0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d00b      	beq.n	80012d0 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c2:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	623b      	str	r3, [r7, #32]
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	6a3b      	ldr	r3, [r7, #32]
 80012ce:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	dd0b      	ble.n	80012f0 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	61fb      	str	r3, [r7, #28]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	61bb      	str	r3, [r7, #24]
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b00      	cmp	r3, #0
 8001306:	bfb8      	it	lt
 8001308:	425b      	neglt	r3, r3
 800130a:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 800130c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001310:	0fda      	lsrs	r2, r3, #31
 8001312:	4413      	add	r3, r2
 8001314:	105b      	asrs	r3, r3, #1
 8001316:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 8001318:	68ba      	ldr	r2, [r7, #8]
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	429a      	cmp	r2, r3
 800131e:	da02      	bge.n	8001326 <GFX_WriteLine+0xaa>
	        ystep = 1;
 8001320:	2301      	movs	r3, #1
 8001322:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001324:	e030      	b.n	8001388 <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 8001326:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800132a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 800132c:	e02c      	b.n	8001388 <GFX_WriteLine+0x10c>
	        if (steep) {
 800132e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001332:	2b00      	cmp	r3, #0
 8001334:	d009      	beq.n	800134a <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	b21b      	sxth	r3, r3
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	b211      	sxth	r1, r2
 800133e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f950 	bl	80015e8 <SSD1306_DrawPixel>
 8001348:	e008      	b.n	800135c <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	b21b      	sxth	r3, r3
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	b211      	sxth	r1, r2
 8001352:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f946 	bl	80015e8 <SSD1306_DrawPixel>
	        }
	        err -= dy;
 800135c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800135e:	8abb      	ldrh	r3, [r7, #20]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	b29b      	uxth	r3, r3
 8001364:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	        if (err < 0) {
 8001366:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 800136a:	2b00      	cmp	r3, #0
 800136c:	da09      	bge.n	8001382 <GFX_WriteLine+0x106>
	            y_start += ystep;
 800136e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	4413      	add	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8001378:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800137a:	8afb      	ldrh	r3, [r7, #22]
 800137c:	4413      	add	r3, r2
 800137e:	b29b      	uxth	r3, r3
 8001380:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	    for (; x_start<=x_end; x_start++) {
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	3301      	adds	r3, #1
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fa      	ldr	r2, [r7, #12]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	429a      	cmp	r2, r3
 800138e:	ddce      	ble.n	800132e <GFX_WriteLine+0xb2>
	        }
	    }
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	3730      	adds	r7, #48	@ 0x30
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af02      	add	r7, sp, #8
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
 80013a6:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 80013a8:	68ba      	ldr	r2, [r7, #8]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4413      	add	r3, r2
 80013ae:	1e5a      	subs	r2, r3, #1
 80013b0:	78fb      	ldrb	r3, [r7, #3]
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	4613      	mov	r3, r2
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	68b9      	ldr	r1, [r7, #8]
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f7ff ff5e 	bl	800127c <GFX_WriteLine>
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	4611      	mov	r1, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	460b      	mov	r3, r1
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	4613      	mov	r3, r2
 80013dc:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	e009      	b.n	80013f8 <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 80013e4:	88ba      	ldrh	r2, [r7, #4]
 80013e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013ea:	68b9      	ldr	r1, [r7, #8]
 80013ec:	6978      	ldr	r0, [r7, #20]
 80013ee:	f7ff ffd4 	bl	800139a <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3301      	adds	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	88fa      	ldrh	r2, [r7, #6]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	4413      	add	r3, r2
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	429a      	cmp	r2, r3
 8001402:	dbef      	blt.n	80013e4 <GFX_DrawFillRectangle+0x1c>
    }

}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <SSD1306_Command>:
SPI_HandleTypeDef *ssd1306_spi;
#endif
static uint8_t buffer[SSD1306_LCDHEIGHT * SSD1306_LCDWIDTH / 8];

void SSD1306_Command(uint8_t com)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
	// I2C
	HAL_I2C_Mem_Write(ssd1306_i2c, SSD1306_I2C_ADDRESS, 0x00, 1, &com, sizeof(com), 100);
#endif
#ifdef SSD1306_SPI_CONTROL
	//SPI
	HAL_GPIO_WritePin(SSD1306_DC_GPIO_Port, SSD1306_DC_Pin, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2101      	movs	r1, #1
 800141e:	4807      	ldr	r0, [pc, #28]	@ (800143c <SSD1306_Command+0x2c>)
 8001420:	f001 fc0c 	bl	8002c3c <HAL_GPIO_WritePin>
#ifndef SPI_CS_HARDWARE_CONTROL
	HAL_GPIO_WritePin(SSD1306_CS_GPIO_Port, SSD1306_CS_Pin, GPIO_PIN_RESET);
#endif
	HAL_SPI_Transmit(ssd1306_spi, &com, 1, 10);
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <SSD1306_Command+0x30>)
 8001426:	6818      	ldr	r0, [r3, #0]
 8001428:	1df9      	adds	r1, r7, #7
 800142a:	230a      	movs	r3, #10
 800142c:	2201      	movs	r2, #1
 800142e:	f002 f900 	bl	8003632 <HAL_SPI_Transmit>
#ifndef SPI_CS_HARDWARE_CONTROL
	HAL_GPIO_WritePin(SSD1306_CS_GPIO_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
#endif
#endif
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40020400 	.word	0x40020400
 8001440:	200001f8 	.word	0x200001f8

08001444 <SSD1306_Reset>:
#endif
}

#if defined(SSD1306_SPI_CONTROL) || defined(SSD1306_RESET_USE)
void SSD1306_Reset(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RESET_GPIO_Port, SSD1306_RESET_Pin, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	2140      	movs	r1, #64	@ 0x40
 800144c:	4806      	ldr	r0, [pc, #24]	@ (8001468 <SSD1306_Reset+0x24>)
 800144e:	f001 fbf5 	bl	8002c3c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001452:	2005      	movs	r0, #5
 8001454:	f001 f8a6 	bl	80025a4 <HAL_Delay>
	HAL_GPIO_WritePin(SSD1306_RESET_GPIO_Port, SSD1306_RESET_Pin, GPIO_PIN_SET);
 8001458:	2201      	movs	r2, #1
 800145a:	2140      	movs	r1, #64	@ 0x40
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <SSD1306_Reset+0x24>)
 800145e:	f001 fbed 	bl	8002c3c <HAL_GPIO_WritePin>
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40020400 	.word	0x40020400

0800146c <SSD1306_RotateDisplay>:
{
	SSD1306_Command(Invert ? SSD1306_INVERTDISPLAY : SSD1306_NORMALDISPLAY);
}

void SSD1306_RotateDisplay(uint8_t Rotate)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
	if(Rotate > 1) Rotate = 1;
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d901      	bls.n	8001480 <SSD1306_RotateDisplay+0x14>
 800147c:	2301      	movs	r3, #1
 800147e:	71fb      	strb	r3, [r7, #7]

	SSD1306_Command(0xA0 | (0x01 & Rotate));  // Set Segment Re-Map Default
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	b2db      	uxtb	r3, r3
 8001488:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 800148c:	b2db      	uxtb	r3, r3
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff ffbe 	bl	8001410 <SSD1306_Command>
							// 0xA0 (0x00) => column Address 0 mapped to 127
                			// 0xA1 (0x01) => Column Address 127 mapped to 0

	SSD1306_Command(0xC0 | (0x08 & (Rotate<<3)));  // Set COM Output Scan Direction
 8001494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	b25b      	sxtb	r3, r3
 800149c:	f003 0308 	and.w	r3, r3, #8
 80014a0:	b25b      	sxtb	r3, r3
 80014a2:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff ffb0 	bl	8001410 <SSD1306_Command>
							// 0xC0	(0x00) => normal mode (RESET) Scan from COM0 to COM[N-1];Where N is the Multiplex ratio.
							// 0xC8	(0xC8) => remapped mode. Scan from COM[N-1] to COM0;;Where N is the Multiplex ratio.
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <SSD1306_DisplayON>:

void SSD1306_DisplayON(uint8_t On)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
	SSD1306_Command(On ? SSD1306_DISPLAYON : SSD1306_DISPLAYOFF);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <SSD1306_DisplayON+0x14>
 80014c8:	23af      	movs	r3, #175	@ 0xaf
 80014ca:	e000      	b.n	80014ce <SSD1306_DisplayON+0x16>
 80014cc:	23ae      	movs	r3, #174	@ 0xae
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff ff9e 	bl	8001410 <SSD1306_Command>
}
 80014d4:	bf00      	nop
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <SSD1306_SetContrast>:

void SSD1306_SetContrast(uint8_t Contrast)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
	SSD1306_Command(0x81);	// Set Contrast Control
 80014e6:	2081      	movs	r0, #129	@ 0x81
 80014e8:	f7ff ff92 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(Contrast);
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ff8e 	bl	8001410 <SSD1306_Command>
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <SSD1306_StopScroll>:
{
	SSD1306_ScrollingHorVer(SSD1306_VERTICAL_AND_RIGHT_HORIZONTAL_SCROLL, StartPage, EndPage, HorizontalSpeed, VerticalOffset);
}

void SSD1306_StopScroll(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 8001500:	202e      	movs	r0, #46	@ 0x2e
 8001502:	f7ff ff85 	bl	8001410 <SSD1306_Command>
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}

0800150a <SSD1306_StopFadeOutOrBlinking>:
	SSD1306_Command(SSD1306_FADE_OUT);
	SSD1306_Command(0x30 | (0x0F & Interval));
}

void SSD1306_StopFadeOutOrBlinking(void)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_FADE_OUT);
 800150e:	2023      	movs	r0, #35	@ 0x23
 8001510:	f7ff ff7e 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x00);
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff ff7b 	bl	8001410 <SSD1306_Command>
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}

0800151e <SSD1306_Init>:

//
// Initialization
//
void SSD1306_Init(void)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	af00      	add	r7, sp, #0
	SSD1306_Command(0xAE);  // Display Off
 8001522:	20ae      	movs	r0, #174	@ 0xae
 8001524:	f7ff ff74 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0x00);
 8001528:	2000      	movs	r0, #0
 800152a:	f7ff ff71 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x10);
 800152e:	2010      	movs	r0, #16
 8001530:	f7ff ff6e 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x40);
 8001534:	2040      	movs	r0, #64	@ 0x40
 8001536:	f7ff ff6b 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x20);  // Set addressing mode
 800153a:	2020      	movs	r0, #32
 800153c:	f7ff ff68 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x00);  // Horizontal Addressing Mode
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff ff65 	bl	8001410 <SSD1306_Command>

	SSD1306_SetContrast(0xFF);
 8001546:	20ff      	movs	r0, #255	@ 0xff
 8001548:	f7ff ffc8 	bl	80014dc <SSD1306_SetContrast>

	SSD1306_RotateDisplay(1);
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff ff8d 	bl	800146c <SSD1306_RotateDisplay>

	SSD1306_Command(0xA6);  // Set Normal Display
 8001552:	20a6      	movs	r0, #166	@ 0xa6
 8001554:	f7ff ff5c 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0xA8);  // Select Multiplex Ratio
 8001558:	20a8      	movs	r0, #168	@ 0xa8
 800155a:	f7ff ff59 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x3F);  // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 800155e:	203f      	movs	r0, #63	@ 0x3f
 8001560:	f7ff ff56 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0xD3);  // Setting Display Offset
 8001564:	20d3      	movs	r0, #211	@ 0xd3
 8001566:	f7ff ff53 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x00);  // 00H Reset
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff50 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0xD5);  // SET DISPLAY CLOCK
 8001570:	20d5      	movs	r0, #213	@ 0xd5
 8001572:	f7ff ff4d 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x80);  // 105HZ
 8001576:	2080      	movs	r0, #128	@ 0x80
 8001578:	f7ff ff4a 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0xD9);	// Set Pre-Charge period
 800157c:	20d9      	movs	r0, #217	@ 0xd9
 800157e:	f7ff ff47 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x22);
 8001582:	2022      	movs	r0, #34	@ 0x22
 8001584:	f7ff ff44 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0xDA);  // Set COM Hardware Configuration
 8001588:	20da      	movs	r0, #218	@ 0xda
 800158a:	f7ff ff41 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x12);  // Alternative COM Pin---See IC Spec page 34
 800158e:	2012      	movs	r0, #18
 8001590:	f7ff ff3e 	bl	8001410 <SSD1306_Command>
							// (0x02)=> A4=0;Sequential COM pin configuration;A5=0;Disable COM Left/Right remap

	SSD1306_Command(0xDB);	// Set Deselect Vcomh level
 8001594:	20db      	movs	r0, #219	@ 0xdb
 8001596:	f7ff ff3b 	bl	8001410 <SSD1306_Command>
	SSD1306_Command(0x40);
 800159a:	2040      	movs	r0, #64	@ 0x40
 800159c:	f7ff ff38 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0x8D);  // Set Charge Pump
 80015a0:	208d      	movs	r0, #141	@ 0x8d
 80015a2:	f7ff ff35 	bl	8001410 <SSD1306_Command>
	//SSD1306_Command(0x10);  // Disable Charge Pump
	SSD1306_Command(0x14);  // Endable Charge Pump
 80015a6:	2014      	movs	r0, #20
 80015a8:	f7ff ff32 	bl	8001410 <SSD1306_Command>

	SSD1306_Command(0xA4);  // Entire Display ON
 80015ac:	20a4      	movs	r0, #164	@ 0xa4
 80015ae:	f7ff ff2f 	bl	8001410 <SSD1306_Command>

#if GRAPHIC_ACCELERATION_COMMANDS == 1
	SSD1306_StopScroll();
 80015b2:	f7ff ffa3 	bl	80014fc <SSD1306_StopScroll>
#endif

#if ADVANCED_GRAPHIC_COMMANDS == 1
	SSD1306_StopFadeOutOrBlinking();
 80015b6:	f7ff ffa8 	bl	800150a <SSD1306_StopFadeOutOrBlinking>
#endif

	SSD1306_DisplayON(1);
 80015ba:	2001      	movs	r0, #1
 80015bc:	f7ff ff7c 	bl	80014b8 <SSD1306_DisplayON>
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <SSD1306_SpiInit>:
}
#endif

#ifdef SSD1306_SPI_CONTROL
void SSD1306_SpiInit(SPI_HandleTypeDef *spi)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
	ssd1306_spi = spi;
 80015cc:	4a05      	ldr	r2, [pc, #20]	@ (80015e4 <SSD1306_SpiInit+0x20>)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6013      	str	r3, [r2, #0]

#if defined(SSD1306_RESET_USE)
	SSD1306_Reset();
 80015d2:	f7ff ff37 	bl	8001444 <SSD1306_Reset>
#endif
	SSD1306_Init();
 80015d6:	f7ff ffa2 	bl	800151e <SSD1306_Init>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	200001f8 	.word	0x200001f8

080015e8 <SSD1306_DrawPixel>:

//
// Draw pixel in the buffer
//
void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	80fb      	strh	r3, [r7, #6]
 80015f2:	460b      	mov	r3, r1
 80015f4:	80bb      	strh	r3, [r7, #4]
 80015f6:	4613      	mov	r3, r2
 80015f8:	70fb      	strb	r3, [r7, #3]
	 if ((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 80015fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db79      	blt.n	80016f6 <SSD1306_DrawPixel+0x10e>
 8001602:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001606:	2b7f      	cmp	r3, #127	@ 0x7f
 8001608:	dc75      	bgt.n	80016f6 <SSD1306_DrawPixel+0x10e>
 800160a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	db71      	blt.n	80016f6 <SSD1306_DrawPixel+0x10e>
 8001612:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001616:	2b3f      	cmp	r3, #63	@ 0x3f
 8001618:	dc6d      	bgt.n	80016f6 <SSD1306_DrawPixel+0x10e>
		 return;

	 switch(Color)
 800161a:	78fb      	ldrb	r3, [r7, #3]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d049      	beq.n	80016b4 <SSD1306_DrawPixel+0xcc>
 8001620:	2b02      	cmp	r3, #2
 8001622:	dc69      	bgt.n	80016f8 <SSD1306_DrawPixel+0x110>
 8001624:	2b00      	cmp	r3, #0
 8001626:	d022      	beq.n	800166e <SSD1306_DrawPixel+0x86>
 8001628:	2b01      	cmp	r3, #1
 800162a:	d165      	bne.n	80016f8 <SSD1306_DrawPixel+0x110>
	 {
		 case WHITE:   buffer[x+ (y/8)*SSD1306_LCDWIDTH] |=  (1 << (y&7)); break;
 800162c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001630:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	da00      	bge.n	800163a <SSD1306_DrawPixel+0x52>
 8001638:	3307      	adds	r3, #7
 800163a:	10db      	asrs	r3, r3, #3
 800163c:	b218      	sxth	r0, r3
 800163e:	4603      	mov	r3, r0
 8001640:	01db      	lsls	r3, r3, #7
 8001642:	4413      	add	r3, r2
 8001644:	4a2f      	ldr	r2, [pc, #188]	@ (8001704 <SSD1306_DrawPixel+0x11c>)
 8001646:	5cd3      	ldrb	r3, [r2, r3]
 8001648:	b25a      	sxtb	r2, r3
 800164a:	88bb      	ldrh	r3, [r7, #4]
 800164c:	f003 0307 	and.w	r3, r3, #7
 8001650:	2101      	movs	r1, #1
 8001652:	fa01 f303 	lsl.w	r3, r1, r3
 8001656:	b25b      	sxtb	r3, r3
 8001658:	4313      	orrs	r3, r2
 800165a:	b259      	sxtb	r1, r3
 800165c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001660:	4603      	mov	r3, r0
 8001662:	01db      	lsls	r3, r3, #7
 8001664:	4413      	add	r3, r2
 8001666:	b2c9      	uxtb	r1, r1
 8001668:	4a26      	ldr	r2, [pc, #152]	@ (8001704 <SSD1306_DrawPixel+0x11c>)
 800166a:	54d1      	strb	r1, [r2, r3]
 800166c:	e044      	b.n	80016f8 <SSD1306_DrawPixel+0x110>
		 case BLACK:   buffer[x+ (y/8)*SSD1306_LCDWIDTH] &= ~(1 << (y&7)); break;
 800166e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001672:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	da00      	bge.n	800167c <SSD1306_DrawPixel+0x94>
 800167a:	3307      	adds	r3, #7
 800167c:	10db      	asrs	r3, r3, #3
 800167e:	b218      	sxth	r0, r3
 8001680:	4603      	mov	r3, r0
 8001682:	01db      	lsls	r3, r3, #7
 8001684:	4413      	add	r3, r2
 8001686:	4a1f      	ldr	r2, [pc, #124]	@ (8001704 <SSD1306_DrawPixel+0x11c>)
 8001688:	5cd3      	ldrb	r3, [r2, r3]
 800168a:	b25a      	sxtb	r2, r3
 800168c:	88bb      	ldrh	r3, [r7, #4]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	2101      	movs	r1, #1
 8001694:	fa01 f303 	lsl.w	r3, r1, r3
 8001698:	b25b      	sxtb	r3, r3
 800169a:	43db      	mvns	r3, r3
 800169c:	b25b      	sxtb	r3, r3
 800169e:	4013      	ands	r3, r2
 80016a0:	b259      	sxtb	r1, r3
 80016a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016a6:	4603      	mov	r3, r0
 80016a8:	01db      	lsls	r3, r3, #7
 80016aa:	4413      	add	r3, r2
 80016ac:	b2c9      	uxtb	r1, r1
 80016ae:	4a15      	ldr	r2, [pc, #84]	@ (8001704 <SSD1306_DrawPixel+0x11c>)
 80016b0:	54d1      	strb	r1, [r2, r3]
 80016b2:	e021      	b.n	80016f8 <SSD1306_DrawPixel+0x110>
		 case INVERSE: buffer[x+ (y/8)*SSD1306_LCDWIDTH] ^=  (1 << (y&7)); break;
 80016b4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016b8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	da00      	bge.n	80016c2 <SSD1306_DrawPixel+0xda>
 80016c0:	3307      	adds	r3, #7
 80016c2:	10db      	asrs	r3, r3, #3
 80016c4:	b218      	sxth	r0, r3
 80016c6:	4603      	mov	r3, r0
 80016c8:	01db      	lsls	r3, r3, #7
 80016ca:	4413      	add	r3, r2
 80016cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001704 <SSD1306_DrawPixel+0x11c>)
 80016ce:	5cd3      	ldrb	r3, [r2, r3]
 80016d0:	b25a      	sxtb	r2, r3
 80016d2:	88bb      	ldrh	r3, [r7, #4]
 80016d4:	f003 0307 	and.w	r3, r3, #7
 80016d8:	2101      	movs	r1, #1
 80016da:	fa01 f303 	lsl.w	r3, r1, r3
 80016de:	b25b      	sxtb	r3, r3
 80016e0:	4053      	eors	r3, r2
 80016e2:	b259      	sxtb	r1, r3
 80016e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80016e8:	4603      	mov	r3, r0
 80016ea:	01db      	lsls	r3, r3, #7
 80016ec:	4413      	add	r3, r2
 80016ee:	b2c9      	uxtb	r1, r1
 80016f0:	4a04      	ldr	r2, [pc, #16]	@ (8001704 <SSD1306_DrawPixel+0x11c>)
 80016f2:	54d1      	strb	r1, [r2, r3]
 80016f4:	e000      	b.n	80016f8 <SSD1306_DrawPixel+0x110>
		 return;
 80016f6:	bf00      	nop
	 }
}
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	200001fc 	.word	0x200001fc

08001708 <SSD1306_Clear>:

//
// Clear the buffer
//
void SSD1306_Clear(uint8_t Color)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	71fb      	strb	r3, [r7, #7]
	switch (Color)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d008      	beq.n	800172a <SSD1306_Clear+0x22>
 8001718:	2b01      	cmp	r3, #1
 800171a:	d10d      	bne.n	8001738 <SSD1306_Clear+0x30>
	{
		case WHITE:
			memset(buffer, 0xFF, (SSD1306_LCDHEIGHT * SSD1306_LCDWIDTH / 8));
 800171c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001720:	21ff      	movs	r1, #255	@ 0xff
 8001722:	4807      	ldr	r0, [pc, #28]	@ (8001740 <SSD1306_Clear+0x38>)
 8001724:	f004 fe65 	bl	80063f2 <memset>
			break;
 8001728:	e006      	b.n	8001738 <SSD1306_Clear+0x30>
		case BLACK:
			memset(buffer, 0x00, (SSD1306_LCDHEIGHT * SSD1306_LCDWIDTH / 8));
 800172a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800172e:	2100      	movs	r1, #0
 8001730:	4803      	ldr	r0, [pc, #12]	@ (8001740 <SSD1306_Clear+0x38>)
 8001732:	f004 fe5e 	bl	80063f2 <memset>
			break;
 8001736:	bf00      	nop
	}
}
 8001738:	bf00      	nop
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200001fc 	.word	0x200001fc

08001744 <SSD1306_Display>:

//
// Send buffer to OLDE GCRAM
//
void SSD1306_Display(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
    // Ustawienie zakresu stron (dla SH1106 i SSD1306 tak samo)
    SSD1306_Command(0x22);
 800174a:	2022      	movs	r0, #34	@ 0x22
 800174c:	f7ff fe60 	bl	8001410 <SSD1306_Command>
    SSD1306_Command(0x00);
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff fe5d 	bl	8001410 <SSD1306_Command>
    SSD1306_Command(0x07);
 8001756:	2007      	movs	r0, #7
 8001758:	f7ff fe5a 	bl	8001410 <SSD1306_Command>

#ifdef SSD1306_SPI_CONTROL
    HAL_GPIO_WritePin(SSD1306_DC_GPIO_Port, SSD1306_DC_Pin, GPIO_PIN_SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2101      	movs	r1, #1
 8001760:	4815      	ldr	r0, [pc, #84]	@ (80017b8 <SSD1306_Display+0x74>)
 8001762:	f001 fa6b 	bl	8002c3c <HAL_GPIO_WritePin>
#ifndef SPI_CS_HARDWARE_CONTROL
    HAL_GPIO_WritePin(SSD1306_CS_GPIO_Port, SSD1306_CS_Pin, GPIO_PIN_RESET);
#endif

    // --- Poprawka dla SH1106 ---
    for (uint8_t page = 0; page < 8; page++) {
 8001766:	2300      	movs	r3, #0
 8001768:	71fb      	strb	r3, [r7, #7]
 800176a:	e01d      	b.n	80017a8 <SSD1306_Display+0x64>
        SSD1306_Command(0xB0 + page); // Ustaw stron (07)
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	3b50      	subs	r3, #80	@ 0x50
 8001770:	b2db      	uxtb	r3, r3
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fe4c 	bl	8001410 <SSD1306_Command>
        SSD1306_Command(0x02);        // Kolumna niska = 2 (SH1106 ma offset 2)
 8001778:	2002      	movs	r0, #2
 800177a:	f7ff fe49 	bl	8001410 <SSD1306_Command>
        SSD1306_Command(0x10);        // Kolumna wysoka = 0
 800177e:	2010      	movs	r0, #16
 8001780:	f7ff fe46 	bl	8001410 <SSD1306_Command>

        HAL_GPIO_WritePin(SSD1306_DC_GPIO_Port, SSD1306_DC_Pin, GPIO_PIN_SET);
 8001784:	2201      	movs	r2, #1
 8001786:	2101      	movs	r1, #1
 8001788:	480b      	ldr	r0, [pc, #44]	@ (80017b8 <SSD1306_Display+0x74>)
 800178a:	f001 fa57 	bl	8002c3c <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(ssd1306_spi, &buffer[page * 128], 128, 100);
 800178e:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <SSD1306_Display+0x78>)
 8001790:	6818      	ldr	r0, [r3, #0]
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	01db      	lsls	r3, r3, #7
 8001796:	4a0a      	ldr	r2, [pc, #40]	@ (80017c0 <SSD1306_Display+0x7c>)
 8001798:	1899      	adds	r1, r3, r2
 800179a:	2364      	movs	r3, #100	@ 0x64
 800179c:	2280      	movs	r2, #128	@ 0x80
 800179e:	f001 ff48 	bl	8003632 <HAL_SPI_Transmit>
    for (uint8_t page = 0; page < 8; page++) {
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	3301      	adds	r3, #1
 80017a6:	71fb      	strb	r3, [r7, #7]
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2b07      	cmp	r3, #7
 80017ac:	d9de      	bls.n	800176c <SSD1306_Display+0x28>

#ifndef SPI_CS_HARDWARE_CONTROL
    HAL_GPIO_WritePin(SSD1306_CS_GPIO_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
#endif
#endif
}
 80017ae:	bf00      	nop
 80017b0:	bf00      	nop
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40020400 	.word	0x40020400
 80017bc:	200001f8 	.word	0x200001f8
 80017c0:	200001fc 	.word	0x200001fc

080017c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]

  /* Wcz zegary GPIO */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	4b25      	ldr	r3, [pc, #148]	@ (8001874 <MX_GPIO_Init+0xb0>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a24      	ldr	r2, [pc, #144]	@ (8001874 <MX_GPIO_Init+0xb0>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b22      	ldr	r3, [pc, #136]	@ (8001874 <MX_GPIO_Init+0xb0>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001874 <MX_GPIO_Init+0xb0>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001874 <MX_GPIO_Init+0xb0>)
 8001800:	f043 0302 	orr.w	r3, r3, #2
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b1b      	ldr	r3, [pc, #108]	@ (8001874 <MX_GPIO_Init+0xb0>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /* --- Konfiguracja pinw OLED --- */
  /* CS - PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001812:	2310      	movs	r3, #16
 8001814:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001816:	2301      	movs	r3, #1
 8001818:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	4619      	mov	r1, r3
 8001828:	4813      	ldr	r0, [pc, #76]	@ (8001878 <MX_GPIO_Init+0xb4>)
 800182a:	f001 f883 	bl	8002934 <HAL_GPIO_Init>

  /* DC - PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800182e:	2301      	movs	r3, #1
 8001830:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	4619      	mov	r1, r3
 8001838:	4810      	ldr	r0, [pc, #64]	@ (800187c <MX_GPIO_Init+0xb8>)
 800183a:	f001 f87b 	bl	8002934 <HAL_GPIO_Init>

  /* RES - PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800183e:	2302      	movs	r3, #2
 8001840:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	4619      	mov	r1, r3
 8001848:	480c      	ldr	r0, [pc, #48]	@ (800187c <MX_GPIO_Init+0xb8>)
 800184a:	f001 f873 	bl	8002934 <HAL_GPIO_Init>

  /* Domylnie ustaw stan niski */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	2110      	movs	r1, #16
 8001852:	4809      	ldr	r0, [pc, #36]	@ (8001878 <MX_GPIO_Init+0xb4>)
 8001854:	f001 f9f2 	bl	8002c3c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	2101      	movs	r1, #1
 800185c:	4807      	ldr	r0, [pc, #28]	@ (800187c <MX_GPIO_Init+0xb8>)
 800185e:	f001 f9ed 	bl	8002c3c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	2102      	movs	r1, #2
 8001866:	4805      	ldr	r0, [pc, #20]	@ (800187c <MX_GPIO_Init+0xb8>)
 8001868:	f001 f9e8 	bl	8002c3c <HAL_GPIO_WritePin>
}
 800186c:	bf00      	nop
 800186e:	3720      	adds	r7, #32
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800
 8001878:	40020000 	.word	0x40020000
 800187c:	40020400 	.word	0x40020400

08001880 <convertNMEAToDecimal>:
    }
}

// Konwersja wsprzdnych z formatu NMEA (ddmm.mmmm) na stopnie dziesitne
float convertNMEAToDecimal(const char* nmea)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
    float val = atof(nmea);          // konwersja stringa na liczb zmiennoprzecinkow
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f003 f999 	bl	8004bc0 <atof>
 800188e:	ec53 2b10 	vmov	r2, r3, d0
 8001892:	4610      	mov	r0, r2
 8001894:	4619      	mov	r1, r3
 8001896:	f7ff f9af 	bl	8000bf8 <__aeabi_d2f>
 800189a:	4603      	mov	r3, r0
 800189c:	617b      	str	r3, [r7, #20]
    int degrees = (float)((int)(val / 100.0f));  // cz cakowita to stopnie
 800189e:	ed97 7a05 	vldr	s14, [r7, #20]
 80018a2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001900 <convertNMEAToDecimal+0x80>
 80018a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018b6:	ee17 3a90 	vmov	r3, s15
 80018ba:	613b      	str	r3, [r7, #16]
    float minutes = val - (degrees * 100.0f); // reszta to minuty
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	ee07 3a90 	vmov	s15, r3
 80018c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018c6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001900 <convertNMEAToDecimal+0x80>
 80018ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80018d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d6:	edc7 7a03 	vstr	s15, [r7, #12]
    return degrees + minutes / 60.0f;  // zamiana minut na stopnie dziesitne i zwrcenie wartoci
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	ee07 3a90 	vmov	s15, r3
 80018e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018e4:	edd7 6a03 	vldr	s13, [r7, #12]
 80018e8:	ed9f 6a06 	vldr	s12, [pc, #24]	@ 8001904 <convertNMEAToDecimal+0x84>
 80018ec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80018f0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80018f4:	eeb0 0a67 	vmov.f32	s0, s15
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	42c80000 	.word	0x42c80000
 8001904:	42700000 	.word	0x42700000

08001908 <parseGGA>:

// Parsowanie linii GGA z GPS na zmienne globalne
void parseGGA(const char* line)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b0a4      	sub	sp, #144	@ 0x90
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
    char copy[GPS_BUFFER_SIZE];
    strcpy(copy, line); // kopiujemy lini, bo strtok modyfikuje string
 8001910:	f107 0308 	add.w	r3, r7, #8
 8001914:	6879      	ldr	r1, [r7, #4]
 8001916:	4618      	mov	r0, r3
 8001918:	f004 fe6b 	bl	80065f2 <strcpy>

    char *token;
    int field_idx = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    // dzielimy lini po przecinkach
    token = strtok(copy, ",");
 8001922:	f107 0308 	add.w	r3, r7, #8
 8001926:	4949      	ldr	r1, [pc, #292]	@ (8001a4c <parseGGA+0x144>)
 8001928:	4618      	mov	r0, r3
 800192a:	f004 fd8f 	bl	800644c <strtok>
 800192e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    while(token != NULL) {
 8001932:	e080      	b.n	8001a36 <parseGGA+0x12e>
        switch(field_idx) {
 8001934:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001938:	3b01      	subs	r3, #1
 800193a:	2b08      	cmp	r3, #8
 800193c:	d86b      	bhi.n	8001a16 <parseGGA+0x10e>
 800193e:	a201      	add	r2, pc, #4	@ (adr r2, 8001944 <parseGGA+0x3c>)
 8001940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001944:	08001969 	.word	0x08001969
 8001948:	0800197d 	.word	0x0800197d
 800194c:	08001991 	.word	0x08001991
 8001950:	080019b5 	.word	0x080019b5
 8001954:	080019c9 	.word	0x080019c9
 8001958:	08001a17 	.word	0x08001a17
 800195c:	080019ed 	.word	0x080019ed
 8001960:	08001a17 	.word	0x08001a17
 8001964:	080019fd 	.word	0x080019fd
            case 1: // pole czasu (hhmmss.sss)
                strncpy(time_field, token, sizeof(time_field)-1);
 8001968:	220a      	movs	r2, #10
 800196a:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800196e:	4838      	ldr	r0, [pc, #224]	@ (8001a50 <parseGGA+0x148>)
 8001970:	f004 fd59 	bl	8006426 <strncpy>
                time_field[sizeof(time_field)-1] = '\0';
 8001974:	4b36      	ldr	r3, [pc, #216]	@ (8001a50 <parseGGA+0x148>)
 8001976:	2200      	movs	r2, #0
 8001978:	729a      	strb	r2, [r3, #10]
                break;
 800197a:	e051      	b.n	8001a20 <parseGGA+0x118>
            case 2: // szeroko geograficzna (ddmm.mmmm)
                latitude = convertNMEAToDecimal(token);
 800197c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001980:	f7ff ff7e 	bl	8001880 <convertNMEAToDecimal>
 8001984:	eef0 7a40 	vmov.f32	s15, s0
 8001988:	4b32      	ldr	r3, [pc, #200]	@ (8001a54 <parseGGA+0x14c>)
 800198a:	edc3 7a00 	vstr	s15, [r3]
                break;
 800198e:	e047      	b.n	8001a20 <parseGGA+0x118>
            case 3: // N/S
                ns = token[0];
 8001990:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001994:	781a      	ldrb	r2, [r3, #0]
 8001996:	4b30      	ldr	r3, [pc, #192]	@ (8001a58 <parseGGA+0x150>)
 8001998:	701a      	strb	r2, [r3, #0]
                if(ns == 'S') latitude = -latitude; // jeli poudnie, warto ujemna
 800199a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a58 <parseGGA+0x150>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b53      	cmp	r3, #83	@ 0x53
 80019a0:	d13b      	bne.n	8001a1a <parseGGA+0x112>
 80019a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a54 <parseGGA+0x14c>)
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	eef1 7a67 	vneg.f32	s15, s15
 80019ac:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <parseGGA+0x14c>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]
                break;
 80019b2:	e032      	b.n	8001a1a <parseGGA+0x112>
            case 4: // dugo geograficzna (dddmm.mmmm)
                longitude = convertNMEAToDecimal(token);
 80019b4:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80019b8:	f7ff ff62 	bl	8001880 <convertNMEAToDecimal>
 80019bc:	eef0 7a40 	vmov.f32	s15, s0
 80019c0:	4b26      	ldr	r3, [pc, #152]	@ (8001a5c <parseGGA+0x154>)
 80019c2:	edc3 7a00 	vstr	s15, [r3]
                break;
 80019c6:	e02b      	b.n	8001a20 <parseGGA+0x118>
            case 5: // E/W
                ew = token[0];
 80019c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80019cc:	781a      	ldrb	r2, [r3, #0]
 80019ce:	4b24      	ldr	r3, [pc, #144]	@ (8001a60 <parseGGA+0x158>)
 80019d0:	701a      	strb	r2, [r3, #0]
                if(ew == 'W') longitude = -longitude; // jeli zachd, warto ujemna
 80019d2:	4b23      	ldr	r3, [pc, #140]	@ (8001a60 <parseGGA+0x158>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	2b57      	cmp	r3, #87	@ 0x57
 80019d8:	d121      	bne.n	8001a1e <parseGGA+0x116>
 80019da:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <parseGGA+0x154>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	eef1 7a67 	vneg.f32	s15, s15
 80019e4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <parseGGA+0x154>)
 80019e6:	edc3 7a00 	vstr	s15, [r3]
                break;
 80019ea:	e018      	b.n	8001a1e <parseGGA+0x116>
            case 7: // liczba satelitw
                satellites = atoi(token);
 80019ec:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80019f0:	f003 f8e9 	bl	8004bc6 <atoi>
 80019f4:	4603      	mov	r3, r0
 80019f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <parseGGA+0x15c>)
 80019f8:	6013      	str	r3, [r2, #0]
                break;
 80019fa:	e011      	b.n	8001a20 <parseGGA+0x118>
            case 9: // wysoko nad poziomem morza (w metrach)
                altitude = atof(token); // <-- DODAJ PARSOWANIE WYSOKOCI
 80019fc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001a00:	f003 f8de 	bl	8004bc0 <atof>
 8001a04:	ec53 2b10 	vmov	r2, r3, d0
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f7ff f8f4 	bl	8000bf8 <__aeabi_d2f>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a15      	ldr	r2, [pc, #84]	@ (8001a68 <parseGGA+0x160>)
 8001a14:	6013      	str	r3, [r2, #0]
            default:
                break; // inne pola ignorujemy
 8001a16:	bf00      	nop
 8001a18:	e002      	b.n	8001a20 <parseGGA+0x118>
                break;
 8001a1a:	bf00      	nop
 8001a1c:	e000      	b.n	8001a20 <parseGGA+0x118>
                break;
 8001a1e:	bf00      	nop
        }
        field_idx++;
 8001a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a24:	3301      	adds	r3, #1
 8001a26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        token = strtok(NULL, ","); // przechodzimy do nastpnego pola
 8001a2a:	4908      	ldr	r1, [pc, #32]	@ (8001a4c <parseGGA+0x144>)
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f004 fd0d 	bl	800644c <strtok>
 8001a32:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    while(token != NULL) {
 8001a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f47f af7a 	bne.w	8001934 <parseGGA+0x2c>
    }
}
 8001a40:	bf00      	nop
 8001a42:	bf00      	nop
 8001a44:	3790      	adds	r7, #144	@ 0x90
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	08008f98 	.word	0x08008f98
 8001a50:	200007d4 	.word	0x200007d4
 8001a54:	200007c8 	.word	0x200007c8
 8001a58:	20000001 	.word	0x20000001
 8001a5c:	200007cc 	.word	0x200007cc
 8001a60:	20000002 	.word	0x20000002
 8001a64:	200007d0 	.word	0x200007d0
 8001a68:	200007e0 	.word	0x200007e0

08001a6c <parseRMC>:

// Parsowanie ramki RMC (czas, data, prdko)
void parseRMC(const char* line)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b0a4      	sub	sp, #144	@ 0x90
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
    char copy[GPS_BUFFER_SIZE];
    strcpy(copy, line);
 8001a74:	f107 0308 	add.w	r3, r7, #8
 8001a78:	6879      	ldr	r1, [r7, #4]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f004 fdb9 	bl	80065f2 <strcpy>

    char *token = strtok(copy, ",");
 8001a80:	f107 0308 	add.w	r3, r7, #8
 8001a84:	4934      	ldr	r1, [pc, #208]	@ (8001b58 <parseRMC+0xec>)
 8001a86:	4618      	mov	r0, r3
 8001a88:	f004 fce0 	bl	800644c <strtok>
 8001a8c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    int field_idx = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    while(token != NULL)
 8001a96:	e056      	b.n	8001b46 <parseRMC+0xda>
    {
        switch(field_idx)
 8001a98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	2b08      	cmp	r3, #8
 8001aa0:	d846      	bhi.n	8001b30 <parseRMC+0xc4>
 8001aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8001aa8 <parseRMC+0x3c>)
 8001aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aa8:	08001acd 	.word	0x08001acd
 8001aac:	08001adb 	.word	0x08001adb
 8001ab0:	08001b31 	.word	0x08001b31
 8001ab4:	08001b31 	.word	0x08001b31
 8001ab8:	08001b31 	.word	0x08001b31
 8001abc:	08001b31 	.word	0x08001b31
 8001ac0:	08001af3 	.word	0x08001af3
 8001ac4:	08001b31 	.word	0x08001b31
 8001ac8:	08001b23 	.word	0x08001b23
        {
            case 1: // czas
                strncpy(time_field, token, sizeof(time_field)-1);
 8001acc:	220a      	movs	r2, #10
 8001ace:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001ad2:	4822      	ldr	r0, [pc, #136]	@ (8001b5c <parseRMC+0xf0>)
 8001ad4:	f004 fca7 	bl	8006426 <strncpy>
                break;
 8001ad8:	e02a      	b.n	8001b30 <parseRMC+0xc4>

            case 2: // status A/V
                fix_valid = (token[0] == 'A');
 8001ada:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b41      	cmp	r3, #65	@ 0x41
 8001ae2:	bf0c      	ite	eq
 8001ae4:	2301      	moveq	r3, #1
 8001ae6:	2300      	movne	r3, #0
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	461a      	mov	r2, r3
 8001aec:	4b1c      	ldr	r3, [pc, #112]	@ (8001b60 <parseRMC+0xf4>)
 8001aee:	601a      	str	r2, [r3, #0]
                break;
 8001af0:	e01e      	b.n	8001b30 <parseRMC+0xc4>

            case 7: // prdko w wzach
                speed_knots = atof(token);
 8001af2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001af6:	f003 f863 	bl	8004bc0 <atof>
 8001afa:	ec53 2b10 	vmov	r2, r3, d0
 8001afe:	4610      	mov	r0, r2
 8001b00:	4619      	mov	r1, r3
 8001b02:	f7ff f879 	bl	8000bf8 <__aeabi_d2f>
 8001b06:	4603      	mov	r3, r0
 8001b08:	4a16      	ldr	r2, [pc, #88]	@ (8001b64 <parseRMC+0xf8>)
 8001b0a:	6013      	str	r3, [r2, #0]
                speed_kmh = speed_knots * 1.852f;
 8001b0c:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <parseRMC+0xf8>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001b68 <parseRMC+0xfc>
 8001b16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1a:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <parseRMC+0x100>)
 8001b1c:	edc3 7a00 	vstr	s15, [r3]
                break;
 8001b20:	e006      	b.n	8001b30 <parseRMC+0xc4>

            case 9: // data DDMMYY
                strncpy(date_field, token, sizeof(date_field)-1);
 8001b22:	2206      	movs	r2, #6
 8001b24:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8001b28:	4811      	ldr	r0, [pc, #68]	@ (8001b70 <parseRMC+0x104>)
 8001b2a:	f004 fc7c 	bl	8006426 <strncpy>
                break;
 8001b2e:	bf00      	nop
        }

        token = strtok(NULL, ",");
 8001b30:	4909      	ldr	r1, [pc, #36]	@ (8001b58 <parseRMC+0xec>)
 8001b32:	2000      	movs	r0, #0
 8001b34:	f004 fc8a 	bl	800644c <strtok>
 8001b38:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
        field_idx++;
 8001b3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b40:	3301      	adds	r3, #1
 8001b42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    while(token != NULL)
 8001b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1a4      	bne.n	8001a98 <parseRMC+0x2c>
    }
}
 8001b4e:	bf00      	nop
 8001b50:	bf00      	nop
 8001b52:	3790      	adds	r7, #144	@ 0x90
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	08008f98 	.word	0x08008f98
 8001b5c:	200007d4 	.word	0x200007d4
 8001b60:	200007f4 	.word	0x200007f4
 8001b64:	200007ec 	.word	0x200007ec
 8001b68:	3fed0e56 	.word	0x3fed0e56
 8001b6c:	200007f0 	.word	0x200007f0
 8001b70:	200007e4 	.word	0x200007e4

08001b74 <formatAndDisplayData>:
    }
}

// Funkcja do formatowania i wywietlania danych z globalnych zmiennych
void formatAndDisplayData(char lines[MAX_LINES][MAX_CHARS_PER_LINE+1])
{
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b089      	sub	sp, #36	@ 0x24
 8001b78:	af02      	add	r7, sp, #8
 8001b7a:	6078      	str	r0, [r7, #4]
    // ... (Kod do formatowania czasu pozostaje bez zmian) ...
    char formatted_time[9]; // Wystarczy na hh:mm:ss + '\0'

    // Upewniamy si, e time_field ma co najmniej 6 znakw
    if (strlen(time_field) >= 6) {
 8001b7c:	4850      	ldr	r0, [pc, #320]	@ (8001cc0 <formatAndDisplayData+0x14c>)
 8001b7e:	f7fe fb7f 	bl	8000280 <strlen>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b05      	cmp	r3, #5
 8001b86:	d91d      	bls.n	8001bc4 <formatAndDisplayData+0x50>
        // Kopiowanie godzin (hh) i dodanie ':'
        strncpy(formatted_time, time_field, 2);
 8001b88:	f107 0308 	add.w	r3, r7, #8
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	494c      	ldr	r1, [pc, #304]	@ (8001cc0 <formatAndDisplayData+0x14c>)
 8001b90:	4618      	mov	r0, r3
 8001b92:	f004 fc48 	bl	8006426 <strncpy>
        formatted_time[2] = ':';
 8001b96:	233a      	movs	r3, #58	@ 0x3a
 8001b98:	72bb      	strb	r3, [r7, #10]

        // Kopiowanie minut (mm) i dodanie ':'
        strncpy(formatted_time + 3, time_field + 2, 2);
 8001b9a:	f107 0308 	add.w	r3, r7, #8
 8001b9e:	3303      	adds	r3, #3
 8001ba0:	4948      	ldr	r1, [pc, #288]	@ (8001cc4 <formatAndDisplayData+0x150>)
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f004 fc3e 	bl	8006426 <strncpy>
        formatted_time[5] = ':';
 8001baa:	233a      	movs	r3, #58	@ 0x3a
 8001bac:	737b      	strb	r3, [r7, #13]

        // Kopiowanie sekund (ss)
        strncpy(formatted_time + 6, time_field + 4, 2);
 8001bae:	f107 0308 	add.w	r3, r7, #8
 8001bb2:	3306      	adds	r3, #6
 8001bb4:	4944      	ldr	r1, [pc, #272]	@ (8001cc8 <formatAndDisplayData+0x154>)
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f004 fc34 	bl	8006426 <strncpy>
        formatted_time[8] = '\0';
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	743b      	strb	r3, [r7, #16]
 8001bc2:	e005      	b.n	8001bd0 <formatAndDisplayData+0x5c>
    } else {
        // Jeli pole czasu jest puste/niekompletne
        strcpy(formatted_time, "--:--:--");
 8001bc4:	4a41      	ldr	r2, [pc, #260]	@ (8001ccc <formatAndDisplayData+0x158>)
 8001bc6:	f107 0308 	add.w	r3, r7, #8
 8001bca:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bcc:	c303      	stmia	r3!, {r0, r1}
 8001bce:	701a      	strb	r2, [r3, #0]
    }

    // Czycimy grn cz ekranu na nowe, sformatowane dane
    memset(lines[0], 0, MAX_CHARS_PER_LINE+1);
 8001bd0:	2215      	movs	r2, #21
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f004 fc0c 	bl	80063f2 <memset>
    memset(lines[1], 0, MAX_CHARS_PER_LINE+1);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3315      	adds	r3, #21
 8001bde:	2215      	movs	r2, #21
 8001be0:	2100      	movs	r1, #0
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 fc05 	bl	80063f2 <memset>
    memset(lines[2], 0, MAX_CHARS_PER_LINE+1);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	332a      	adds	r3, #42	@ 0x2a
 8001bec:	2215      	movs	r2, #21
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f004 fbfe 	bl	80063f2 <memset>
    memset(lines[3], 0, MAX_CHARS_PER_LINE+1);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	333f      	adds	r3, #63	@ 0x3f
 8001bfa:	2215      	movs	r2, #21
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f004 fbf7 	bl	80063f2 <memset>
    memset(lines[4], 0, MAX_CHARS_PER_LINE+1);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3354      	adds	r3, #84	@ 0x54
 8001c08:	2215      	movs	r2, #21
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f004 fbf0 	bl	80063f2 <memset>

    // Linia 0: Czas i Status Fixa
    char *fix_status = fix_valid ? "(A)" : "(V)";
 8001c12:	4b2f      	ldr	r3, [pc, #188]	@ (8001cd0 <formatAndDisplayData+0x15c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <formatAndDisplayData+0xaa>
 8001c1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd4 <formatAndDisplayData+0x160>)
 8001c1c:	e000      	b.n	8001c20 <formatAndDisplayData+0xac>
 8001c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd8 <formatAndDisplayData+0x164>)
 8001c20:	617b      	str	r3, [r7, #20]
    sprintf(lines[0], "UTC: %s | %s", formatted_time, fix_status);
 8001c22:	f107 0208 	add.w	r2, r7, #8
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	492c      	ldr	r1, [pc, #176]	@ (8001cdc <formatAndDisplayData+0x168>)
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f004 fb7c 	bl	8006328 <siprintf>

    // Linia 1: Prdko i Liczba Satelitw
    //sprintf(lines[1], "Sat: %d Spd: %.1f km/h", satellites, speed_kmh);

    // Linia 2: Pozycja (tylko jeli jest fix lub pozycja jest != 0)
    if (satellites > 0) {
 8001c30:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce0 <formatAndDisplayData+0x16c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	dd38      	ble.n	8001caa <formatAndDisplayData+0x136>
            // Linia 2: Szeroko Geograficzna (Latitude)
            sprintf(lines[2], "Lat: %.3f %c", fabsf(latitude), ns);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f103 042a 	add.w	r4, r3, #42	@ 0x2a
 8001c3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ce4 <formatAndDisplayData+0x170>)
 8001c40:	edd3 7a00 	vldr	s15, [r3]
 8001c44:	eef0 7ae7 	vabs.f32	s15, s15
 8001c48:	ee17 0a90 	vmov	r0, s15
 8001c4c:	f7fe fc84 	bl	8000558 <__aeabi_f2d>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4924      	ldr	r1, [pc, #144]	@ (8001ce8 <formatAndDisplayData+0x174>)
 8001c56:	7809      	ldrb	r1, [r1, #0]
 8001c58:	9100      	str	r1, [sp, #0]
 8001c5a:	4924      	ldr	r1, [pc, #144]	@ (8001cec <formatAndDisplayData+0x178>)
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	f004 fb63 	bl	8006328 <siprintf>

            // Linia 3: Dugo Geograficzna (Longitude)
            sprintf(lines[3], "Lon: %.3f %c", fabsf(longitude), ew);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f103 043f 	add.w	r4, r3, #63	@ 0x3f
 8001c68:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <formatAndDisplayData+0x17c>)
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	eef0 7ae7 	vabs.f32	s15, s15
 8001c72:	ee17 0a90 	vmov	r0, s15
 8001c76:	f7fe fc6f 	bl	8000558 <__aeabi_f2d>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	491d      	ldr	r1, [pc, #116]	@ (8001cf4 <formatAndDisplayData+0x180>)
 8001c80:	7809      	ldrb	r1, [r1, #0]
 8001c82:	9100      	str	r1, [sp, #0]
 8001c84:	491c      	ldr	r1, [pc, #112]	@ (8001cf8 <formatAndDisplayData+0x184>)
 8001c86:	4620      	mov	r0, r4
 8001c88:	f004 fb4e 	bl	8006328 <siprintf>

            // Linia 4: Wysoko n.p.m. <-- NOWA LINIA
            sprintf(lines[4], "Alt: %.1f m", altitude);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f103 0454 	add.w	r4, r3, #84	@ 0x54
 8001c92:	4b1a      	ldr	r3, [pc, #104]	@ (8001cfc <formatAndDisplayData+0x188>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7fe fc5e 	bl	8000558 <__aeabi_f2d>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4917      	ldr	r1, [pc, #92]	@ (8001d00 <formatAndDisplayData+0x18c>)
 8001ca2:	4620      	mov	r0, r4
 8001ca4:	f004 fb40 	bl	8006328 <siprintf>

        } else {
            // Jeli nie ma fixa, wywietlamy tylko jeden komunikat
            sprintf(lines[2], "Waiting for data...");
        }
}
 8001ca8:	e005      	b.n	8001cb6 <formatAndDisplayData+0x142>
            sprintf(lines[2], "Waiting for data...");
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	332a      	adds	r3, #42	@ 0x2a
 8001cae:	4915      	ldr	r1, [pc, #84]	@ (8001d04 <formatAndDisplayData+0x190>)
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f004 fb39 	bl	8006328 <siprintf>
}
 8001cb6:	bf00      	nop
 8001cb8:	371c      	adds	r7, #28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd90      	pop	{r4, r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200007d4 	.word	0x200007d4
 8001cc4:	200007d6 	.word	0x200007d6
 8001cc8:	200007d8 	.word	0x200007d8
 8001ccc:	08008f9c 	.word	0x08008f9c
 8001cd0:	200007f4 	.word	0x200007f4
 8001cd4:	08008fa8 	.word	0x08008fa8
 8001cd8:	08008fac 	.word	0x08008fac
 8001cdc:	08008fb0 	.word	0x08008fb0
 8001ce0:	200007d0 	.word	0x200007d0
 8001ce4:	200007c8 	.word	0x200007c8
 8001ce8:	20000001 	.word	0x20000001
 8001cec:	08008fc0 	.word	0x08008fc0
 8001cf0:	200007cc 	.word	0x200007cc
 8001cf4:	20000002 	.word	0x20000002
 8001cf8:	08008fd0 	.word	0x08008fd0
 8001cfc:	200007e0 	.word	0x200007e0
 8001d00:	08008fe0 	.word	0x08008fe0
 8001d04:	08008fec 	.word	0x08008fec

08001d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b09e      	sub	sp, #120	@ 0x78
 8001d0c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d0e:	f000 fbd7 	bl	80024c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d12:	f000 f8b1 	bl	8001e78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d16:	f7ff fd55 	bl	80017c4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001d1a:	f000 f98d 	bl	8002038 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001d1e:	f000 f909 	bl	8001f34 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 8001d22:	f7ff fd4f 	bl	80017c4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001d26:	f000 f987 	bl	8002038 <MX_SPI1_Init>

  // RESET fizyczny
  HAL_GPIO_WritePin(SSD1306_RESET_GPIO_Port, SSD1306_RESET_Pin, GPIO_PIN_RESET);
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2140      	movs	r1, #64	@ 0x40
 8001d2e:	4847      	ldr	r0, [pc, #284]	@ (8001e4c <main+0x144>)
 8001d30:	f000 ff84 	bl	8002c3c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8001d34:	2032      	movs	r0, #50	@ 0x32
 8001d36:	f000 fc35 	bl	80025a4 <HAL_Delay>
  HAL_GPIO_WritePin(SSD1306_RESET_GPIO_Port, SSD1306_RESET_Pin, GPIO_PIN_SET);
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	2140      	movs	r1, #64	@ 0x40
 8001d3e:	4843      	ldr	r0, [pc, #268]	@ (8001e4c <main+0x144>)
 8001d40:	f000 ff7c 	bl	8002c3c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 8001d44:	2032      	movs	r0, #50	@ 0x32
 8001d46:	f000 fc2d 	bl	80025a4 <HAL_Delay>

  // Inicjalizacja OLED
  SSD1306_SpiInit(&hspi1);
 8001d4a:	4841      	ldr	r0, [pc, #260]	@ (8001e50 <main+0x148>)
 8001d4c:	f7ff fc3a 	bl	80015c4 <SSD1306_SpiInit>
  SSD1306_Init();
 8001d50:	f7ff fbe5 	bl	800151e <SSD1306_Init>
  SSD1306_Clear(BLACK);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7ff fcd7 	bl	8001708 <SSD1306_Clear>
  SSD1306_Display();
 8001d5a:	f7ff fcf3 	bl	8001744 <SSD1306_Display>

  // Start odbioru UART w trybie przerwa
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	493c      	ldr	r1, [pc, #240]	@ (8001e54 <main+0x14c>)
 8001d62:	483d      	ldr	r0, [pc, #244]	@ (8001e58 <main+0x150>)
 8001d64:	f001 fff4 	bl	8003d50 <HAL_UART_Receive_IT>

  // Staa linia u gry
  //char top_line[] = "kocham piotrusia";

  char lines[MAX_LINES][MAX_CHARS_PER_LINE+1]; // dolna linia dynamiczna
  memset(lines, 0, sizeof(lines));
 8001d68:	463b      	mov	r3, r7
 8001d6a:	2269      	movs	r2, #105	@ 0x69
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f004 fb3f 	bl	80063f2 <memset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SSD1306_Clear(BLACK);
 8001d74:	2000      	movs	r0, #0
 8001d76:	f7ff fcc7 	bl	8001708 <SSD1306_Clear>
	      GFX_SetFont(font_8x5);
 8001d7a:	4838      	ldr	r0, [pc, #224]	@ (8001e5c <main+0x154>)
 8001d7c:	f7ff f958 	bl	8001030 <GFX_SetFont>

	      // 1. ZAWSZE parsuj i aktualizuj dane globalne, jeli przysza nowa ramka
	      if (gps_line_ready) {
 8001d80:	4b37      	ldr	r3, [pc, #220]	@ (8001e60 <main+0x158>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d02b      	beq.n	8001de2 <main+0xda>
	          gps_line_ready = 0;
 8001d8a:	4b35      	ldr	r3, [pc, #212]	@ (8001e60 <main+0x158>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	701a      	strb	r2, [r3, #0]

	          if (strncmp(gps_buffer, "$GPGGA", 6) == 0) {
 8001d90:	2206      	movs	r2, #6
 8001d92:	4934      	ldr	r1, [pc, #208]	@ (8001e64 <main+0x15c>)
 8001d94:	4834      	ldr	r0, [pc, #208]	@ (8001e68 <main+0x160>)
 8001d96:	f004 fb34 	bl	8006402 <strncmp>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10c      	bne.n	8001dba <main+0xb2>
	              strncpy(gga_buffer, gps_buffer, GPS_BUFFER_SIZE - 1);
 8001da0:	227f      	movs	r2, #127	@ 0x7f
 8001da2:	4931      	ldr	r1, [pc, #196]	@ (8001e68 <main+0x160>)
 8001da4:	4831      	ldr	r0, [pc, #196]	@ (8001e6c <main+0x164>)
 8001da6:	f004 fb3e 	bl	8006426 <strncpy>
	              gga_buffer[GPS_BUFFER_SIZE - 1] = '\0';
 8001daa:	4b30      	ldr	r3, [pc, #192]	@ (8001e6c <main+0x164>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
	              parseGGA(gga_buffer); // Aktualizuje czas, satelity, lat/lon
 8001db2:	482e      	ldr	r0, [pc, #184]	@ (8001e6c <main+0x164>)
 8001db4:	f7ff fda8 	bl	8001908 <parseGGA>
 8001db8:	e013      	b.n	8001de2 <main+0xda>

	          }
	          else if (strncmp(gps_buffer, "$GPRMC", 6) == 0) {
 8001dba:	2206      	movs	r2, #6
 8001dbc:	492c      	ldr	r1, [pc, #176]	@ (8001e70 <main+0x168>)
 8001dbe:	482a      	ldr	r0, [pc, #168]	@ (8001e68 <main+0x160>)
 8001dc0:	f004 fb1f 	bl	8006402 <strncmp>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10b      	bne.n	8001de2 <main+0xda>
	              strncpy(rmc_buffer, gps_buffer, GPS_BUFFER_SIZE - 1);
 8001dca:	227f      	movs	r2, #127	@ 0x7f
 8001dcc:	4926      	ldr	r1, [pc, #152]	@ (8001e68 <main+0x160>)
 8001dce:	4829      	ldr	r0, [pc, #164]	@ (8001e74 <main+0x16c>)
 8001dd0:	f004 fb29 	bl	8006426 <strncpy>
	              rmc_buffer[GPS_BUFFER_SIZE - 1] = '\0';
 8001dd4:	4b27      	ldr	r3, [pc, #156]	@ (8001e74 <main+0x16c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
	              parseRMC(rmc_buffer); // Aktualizuje status fixa, prdko
 8001ddc:	4825      	ldr	r0, [pc, #148]	@ (8001e74 <main+0x16c>)
 8001dde:	f7ff fe45 	bl	8001a6c <parseRMC>
	          }
	      }

	      // 2. Formatowanie czytelnych danych na grne linie
	      formatAndDisplayData(lines);
 8001de2:	463b      	mov	r3, r7
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fec5 	bl	8001b74 <formatAndDisplayData>
	            }<>><,,tyr


*/
	      //Wywietlanie caoci
	      for (int i = 0; i < MAX_LINES; i++) {
 8001dea:	2300      	movs	r3, #0
 8001dec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001dee:	e024      	b.n	8001e3a <main+0x132>
	          if (lines[i][0] != '\0') {
 8001df0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001df2:	4613      	mov	r3, r2
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	4413      	add	r3, r2
 8001df8:	00da      	lsls	r2, r3, #3
 8001dfa:	1ad2      	subs	r2, r2, r3
 8001dfc:	f102 0370 	add.w	r3, r2, #112	@ 0x70
 8001e00:	443b      	add	r3, r7
 8001e02:	3b70      	subs	r3, #112	@ 0x70
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d014      	beq.n	8001e34 <main+0x12c>
	              GFX_DrawString(0, i * 10, lines[i], WHITE, BLACK);
 8001e0a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	4618      	mov	r0, r3
 8001e16:	4639      	mov	r1, r7
 8001e18:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	4413      	add	r3, r2
 8001e20:	00da      	lsls	r2, r3, #3
 8001e22:	1ad2      	subs	r2, r2, r3
 8001e24:	440a      	add	r2, r1
 8001e26:	2300      	movs	r3, #0
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	4601      	mov	r1, r0
 8001e2e:	2000      	movs	r0, #0
 8001e30:	f7ff f9c8 	bl	80011c4 <GFX_DrawString>
	      for (int i = 0; i < MAX_LINES; i++) {
 8001e34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e36:	3301      	adds	r3, #1
 8001e38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001e3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	ddd7      	ble.n	8001df0 <main+0xe8>
	          }
	      }

	      SSD1306_Display();
 8001e40:	f7ff fc80 	bl	8001744 <SSD1306_Display>
	      HAL_Delay(100);
 8001e44:	2064      	movs	r0, #100	@ 0x64
 8001e46:	f000 fbad 	bl	80025a4 <HAL_Delay>
	  SSD1306_Clear(BLACK);
 8001e4a:	e793      	b.n	8001d74 <main+0x6c>
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	200007f8 	.word	0x200007f8
 8001e54:	200007c7 	.word	0x200007c7
 8001e58:	200005fc 	.word	0x200005fc
 8001e5c:	08009028 	.word	0x08009028
 8001e60:	200007c6 	.word	0x200007c6
 8001e64:	08009000 	.word	0x08009000
 8001e68:	20000644 	.word	0x20000644
 8001e6c:	200006c4 	.word	0x200006c4
 8001e70:	08009008 	.word	0x08009008
 8001e74:	20000744 	.word	0x20000744

08001e78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b094      	sub	sp, #80	@ 0x50
 8001e7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e7e:	f107 0320 	add.w	r3, r7, #32
 8001e82:	2230      	movs	r2, #48	@ 0x30
 8001e84:	2100      	movs	r1, #0
 8001e86:	4618      	mov	r0, r3
 8001e88:	f004 fab3 	bl	80063f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e8c:	f107 030c 	add.w	r3, r7, #12
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	4b22      	ldr	r3, [pc, #136]	@ (8001f2c <SystemClock_Config+0xb4>)
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea4:	4a21      	ldr	r2, [pc, #132]	@ (8001f2c <SystemClock_Config+0xb4>)
 8001ea6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eac:	4b1f      	ldr	r3, [pc, #124]	@ (8001f2c <SystemClock_Config+0xb4>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb8:	2300      	movs	r3, #0
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8001f30 <SystemClock_Config+0xb8>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8001f30 <SystemClock_Config+0xb8>)
 8001ec2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <SystemClock_Config+0xb8>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ed0:	607b      	str	r3, [r7, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001edc:	2310      	movs	r3, #16
 8001ede:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ee4:	f107 0320 	add.w	r3, r7, #32
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f000 fec1 	bl	8002c70 <HAL_RCC_OscConfig>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001ef4:	f000 f89a 	bl	800202c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ef8:	230f      	movs	r3, #15
 8001efa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f0c:	f107 030c 	add.w	r3, r7, #12
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f001 f924 	bl	8003160 <HAL_RCC_ClockConfig>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001f1e:	f000 f885 	bl	800202c <Error_Handler>
  }
}
 8001f22:	bf00      	nop
 8001f24:	3750      	adds	r7, #80	@ 0x50
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40023800 	.word	0x40023800
 8001f30:	40007000 	.word	0x40007000

08001f34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f38:	4b15      	ldr	r3, [pc, #84]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f3a:	4a16      	ldr	r2, [pc, #88]	@ (8001f94 <MX_USART2_UART_Init+0x60>)
 8001f3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f3e:	4b14      	ldr	r3, [pc, #80]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f40:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f46:	4b12      	ldr	r3, [pc, #72]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f4c:	4b10      	ldr	r3, [pc, #64]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f52:	4b0f      	ldr	r3, [pc, #60]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8001f58:	4b0d      	ldr	r3, [pc, #52]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f64:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f6a:	4809      	ldr	r0, [pc, #36]	@ (8001f90 <MX_USART2_UART_Init+0x5c>)
 8001f6c:	f001 fea0 	bl	8003cb0 <HAL_UART_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f76:	f000 f859 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  // Wcz przerwania w NVIC dla USART2
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	2026      	movs	r0, #38	@ 0x26
 8001f80:	f000 fc0f 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f84:	2026      	movs	r0, #38	@ 0x26
 8001f86:	f000 fc28 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200005fc 	.word	0x200005fc
 8001f94:	40004400 	.word	0x40004400

08001f98 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */


// Callback przerwania UART  odbir po 1 bajcie
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) {
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8002014 <HAL_UART_RxCpltCallback+0x7c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d130      	bne.n	800200c <HAL_UART_RxCpltCallback+0x74>

        if(rx_byte != '\n' && rx_byte != '\r') {
 8001faa:	4b1b      	ldr	r3, [pc, #108]	@ (8002018 <HAL_UART_RxCpltCallback+0x80>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b0a      	cmp	r3, #10
 8001fb0:	d015      	beq.n	8001fde <HAL_UART_RxCpltCallback+0x46>
 8001fb2:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_UART_RxCpltCallback+0x80>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b0d      	cmp	r3, #13
 8001fb8:	d011      	beq.n	8001fde <HAL_UART_RxCpltCallback+0x46>
            if(gps_idx < GPS_BUFFER_SIZE - 1) {
 8001fba:	4b18      	ldr	r3, [pc, #96]	@ (800201c <HAL_UART_RxCpltCallback+0x84>)
 8001fbc:	881b      	ldrh	r3, [r3, #0]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	2b7e      	cmp	r3, #126	@ 0x7e
 8001fc2:	d81e      	bhi.n	8002002 <HAL_UART_RxCpltCallback+0x6a>
                gps_buffer[gps_idx++] = rx_byte;
 8001fc4:	4b15      	ldr	r3, [pc, #84]	@ (800201c <HAL_UART_RxCpltCallback+0x84>)
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	1c5a      	adds	r2, r3, #1
 8001fcc:	b291      	uxth	r1, r2
 8001fce:	4a13      	ldr	r2, [pc, #76]	@ (800201c <HAL_UART_RxCpltCallback+0x84>)
 8001fd0:	8011      	strh	r1, [r2, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b10      	ldr	r3, [pc, #64]	@ (8002018 <HAL_UART_RxCpltCallback+0x80>)
 8001fd6:	7819      	ldrb	r1, [r3, #0]
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <HAL_UART_RxCpltCallback+0x88>)
 8001fda:	5499      	strb	r1, [r3, r2]
            if(gps_idx < GPS_BUFFER_SIZE - 1) {
 8001fdc:	e011      	b.n	8002002 <HAL_UART_RxCpltCallback+0x6a>
            }
        } else {
            if(gps_idx > 0) { // mamy jakiekolwiek dane w buforze
 8001fde:	4b0f      	ldr	r3, [pc, #60]	@ (800201c <HAL_UART_RxCpltCallback+0x84>)
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d00c      	beq.n	8002002 <HAL_UART_RxCpltCallback+0x6a>
                gps_buffer[gps_idx] = '\0';
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800201c <HAL_UART_RxCpltCallback+0x84>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <HAL_UART_RxCpltCallback+0x88>)
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	5499      	strb	r1, [r3, r2]
                gps_line_ready = 1;
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_UART_RxCpltCallback+0x8c>)
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	701a      	strb	r2, [r3, #0]
                gps_idx = 0;
 8001ffc:	4b07      	ldr	r3, [pc, #28]	@ (800201c <HAL_UART_RxCpltCallback+0x84>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	801a      	strh	r2, [r3, #0]
            }
        }

        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8002002:	2201      	movs	r2, #1
 8002004:	4904      	ldr	r1, [pc, #16]	@ (8002018 <HAL_UART_RxCpltCallback+0x80>)
 8002006:	4808      	ldr	r0, [pc, #32]	@ (8002028 <HAL_UART_RxCpltCallback+0x90>)
 8002008:	f001 fea2 	bl	8003d50 <HAL_UART_Receive_IT>
    }
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40004400 	.word	0x40004400
 8002018:	200007c7 	.word	0x200007c7
 800201c:	200007c4 	.word	0x200007c4
 8002020:	20000644 	.word	0x20000644
 8002024:	200007c6 	.word	0x200007c6
 8002028:	200005fc 	.word	0x200005fc

0800202c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002030:	b672      	cpsid	i
}
 8002032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <Error_Handler+0x8>

08002038 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 800203c:	4b17      	ldr	r3, [pc, #92]	@ (800209c <MX_SPI1_Init+0x64>)
 800203e:	4a18      	ldr	r2, [pc, #96]	@ (80020a0 <MX_SPI1_Init+0x68>)
 8002040:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002042:	4b16      	ldr	r3, [pc, #88]	@ (800209c <MX_SPI1_Init+0x64>)
 8002044:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002048:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800204a:	4b14      	ldr	r3, [pc, #80]	@ (800209c <MX_SPI1_Init+0x64>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002050:	4b12      	ldr	r3, [pc, #72]	@ (800209c <MX_SPI1_Init+0x64>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002056:	4b11      	ldr	r3, [pc, #68]	@ (800209c <MX_SPI1_Init+0x64>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <MX_SPI1_Init+0x64>)
 800205e:	2200      	movs	r2, #0
 8002060:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002062:	4b0e      	ldr	r3, [pc, #56]	@ (800209c <MX_SPI1_Init+0x64>)
 8002064:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002068:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; // prdko dobra dla OLED
 800206a:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <MX_SPI1_Init+0x64>)
 800206c:	2210      	movs	r2, #16
 800206e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002070:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <MX_SPI1_Init+0x64>)
 8002072:	2200      	movs	r2, #0
 8002074:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002076:	4b09      	ldr	r3, [pc, #36]	@ (800209c <MX_SPI1_Init+0x64>)
 8002078:	2200      	movs	r2, #0
 800207a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800207c:	4b07      	ldr	r3, [pc, #28]	@ (800209c <MX_SPI1_Init+0x64>)
 800207e:	2200      	movs	r2, #0
 8002080:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <MX_SPI1_Init+0x64>)
 8002084:	220a      	movs	r2, #10
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002088:	4804      	ldr	r0, [pc, #16]	@ (800209c <MX_SPI1_Init+0x64>)
 800208a:	f001 fa49 	bl	8003520 <HAL_SPI_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002094:	f7ff ffca 	bl	800202c <Error_Handler>
  }
}
 8002098:	bf00      	nop
 800209a:	bd80      	pop	{r7, pc}
 800209c:	200007f8 	.word	0x200007f8
 80020a0:	40013000 	.word	0x40013000

080020a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
 80020ae:	4b10      	ldr	r3, [pc, #64]	@ (80020f0 <HAL_MspInit+0x4c>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	4a0f      	ldr	r2, [pc, #60]	@ (80020f0 <HAL_MspInit+0x4c>)
 80020b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ba:	4b0d      	ldr	r3, [pc, #52]	@ (80020f0 <HAL_MspInit+0x4c>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	603b      	str	r3, [r7, #0]
 80020ca:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <HAL_MspInit+0x4c>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	4a08      	ldr	r2, [pc, #32]	@ (80020f0 <HAL_MspInit+0x4c>)
 80020d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020d6:	4b06      	ldr	r3, [pc, #24]	@ (80020f0 <HAL_MspInit+0x4c>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020de:	603b      	str	r3, [r7, #0]
 80020e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40023800 	.word	0x40023800

080020f4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b08a      	sub	sp, #40	@ 0x28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_SPI_MspInit+0x94>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d133      	bne.n	800217e <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	613b      	str	r3, [r7, #16]
 800211a:	4b1c      	ldr	r3, [pc, #112]	@ (800218c <HAL_SPI_MspInit+0x98>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	4a1b      	ldr	r2, [pc, #108]	@ (800218c <HAL_SPI_MspInit+0x98>)
 8002120:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002124:	6453      	str	r3, [r2, #68]	@ 0x44
 8002126:	4b19      	ldr	r3, [pc, #100]	@ (800218c <HAL_SPI_MspInit+0x98>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
 8002136:	4b15      	ldr	r3, [pc, #84]	@ (800218c <HAL_SPI_MspInit+0x98>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	4a14      	ldr	r2, [pc, #80]	@ (800218c <HAL_SPI_MspInit+0x98>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6313      	str	r3, [r2, #48]	@ 0x30
 8002142:	4b12      	ldr	r3, [pc, #72]	@ (800218c <HAL_SPI_MspInit+0x98>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800214e:	23e0      	movs	r3, #224	@ 0xe0
 8002150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002152:	2302      	movs	r3, #2
 8002154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215a:	2303      	movs	r3, #3
 800215c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800215e:	2305      	movs	r3, #5
 8002160:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	4619      	mov	r1, r3
 8002168:	4809      	ldr	r0, [pc, #36]	@ (8002190 <HAL_SPI_MspInit+0x9c>)
 800216a:	f000 fbe3 	bl	8002934 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800216e:	2200      	movs	r2, #0
 8002170:	2100      	movs	r1, #0
 8002172:	2023      	movs	r0, #35	@ 0x23
 8002174:	f000 fb15 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002178:	2023      	movs	r0, #35	@ 0x23
 800217a:	f000 fb2e 	bl	80027da <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800217e:	bf00      	nop
 8002180:	3728      	adds	r7, #40	@ 0x28
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	40013000 	.word	0x40013000
 800218c:	40023800 	.word	0x40023800
 8002190:	40020000 	.word	0x40020000

08002194 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	@ 0x28
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a1d      	ldr	r2, [pc, #116]	@ (8002228 <HAL_UART_MspInit+0x94>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d133      	bne.n	800221e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <HAL_UART_MspInit+0x98>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	4a1b      	ldr	r2, [pc, #108]	@ (800222c <HAL_UART_MspInit+0x98>)
 80021c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c6:	4b19      	ldr	r3, [pc, #100]	@ (800222c <HAL_UART_MspInit+0x98>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	4b15      	ldr	r3, [pc, #84]	@ (800222c <HAL_UART_MspInit+0x98>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	4a14      	ldr	r2, [pc, #80]	@ (800222c <HAL_UART_MspInit+0x98>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e2:	4b12      	ldr	r3, [pc, #72]	@ (800222c <HAL_UART_MspInit+0x98>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80021ee:	230c      	movs	r3, #12
 80021f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f2:	2302      	movs	r3, #2
 80021f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fa:	2303      	movs	r3, #3
 80021fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021fe:	2307      	movs	r3, #7
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002202:	f107 0314 	add.w	r3, r7, #20
 8002206:	4619      	mov	r1, r3
 8002208:	4809      	ldr	r0, [pc, #36]	@ (8002230 <HAL_UART_MspInit+0x9c>)
 800220a:	f000 fb93 	bl	8002934 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	2026      	movs	r0, #38	@ 0x26
 8002214:	f000 fac5 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002218:	2026      	movs	r0, #38	@ 0x26
 800221a:	f000 fade 	bl	80027da <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800221e:	bf00      	nop
 8002220:	3728      	adds	r7, #40	@ 0x28
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40004400 	.word	0x40004400
 800222c:	40023800 	.word	0x40023800
 8002230:	40020000 	.word	0x40020000

08002234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002238:	bf00      	nop
 800223a:	e7fd      	b.n	8002238 <NMI_Handler+0x4>

0800223c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <HardFault_Handler+0x4>

08002244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <MemManage_Handler+0x4>

0800224c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002250:	bf00      	nop
 8002252:	e7fd      	b.n	8002250 <BusFault_Handler+0x4>

08002254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <UsageFault_Handler+0x4>

0800225c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800228a:	f000 f96b 	bl	8002564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <SPI1_IRQHandler+0x10>)
 800229a:	f001 fb0f 	bl	80038bc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	200007f8 	.word	0x200007f8

080022a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022ac:	4802      	ldr	r0, [pc, #8]	@ (80022b8 <USART2_IRQHandler+0x10>)
 80022ae:	f001 fd75 	bl	8003d9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200005fc 	.word	0x200005fc

080022bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return 1;
 80022c0:	2301      	movs	r3, #1
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_kill>:

int _kill(int pid, int sig)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022d6:	f004 f95f 	bl	8006598 <__errno>
 80022da:	4603      	mov	r3, r0
 80022dc:	2216      	movs	r2, #22
 80022de:	601a      	str	r2, [r3, #0]
  return -1;
 80022e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_exit>:

void _exit (int status)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022f4:	f04f 31ff 	mov.w	r1, #4294967295
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ffe7 	bl	80022cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80022fe:	bf00      	nop
 8002300:	e7fd      	b.n	80022fe <_exit+0x12>

08002302 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b086      	sub	sp, #24
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	e00a      	b.n	800232a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002314:	f3af 8000 	nop.w
 8002318:	4601      	mov	r1, r0
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	60ba      	str	r2, [r7, #8]
 8002320:	b2ca      	uxtb	r2, r1
 8002322:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	3301      	adds	r3, #1
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	429a      	cmp	r2, r3
 8002330:	dbf0      	blt.n	8002314 <_read+0x12>
  }

  return len;
 8002332:	687b      	ldr	r3, [r7, #4]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	e009      	b.n	8002362 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	60ba      	str	r2, [r7, #8]
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	3301      	adds	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	429a      	cmp	r2, r3
 8002368:	dbf1      	blt.n	800234e <_write+0x12>
  }
  return len;
 800236a:	687b      	ldr	r3, [r7, #4]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <_close>:

int _close(int file)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800239c:	605a      	str	r2, [r3, #4]
  return 0;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <_isatty>:

int _isatty(int file)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b4:	2301      	movs	r3, #1
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b085      	sub	sp, #20
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e4:	4a14      	ldr	r2, [pc, #80]	@ (8002438 <_sbrk+0x5c>)
 80023e6:	4b15      	ldr	r3, [pc, #84]	@ (800243c <_sbrk+0x60>)
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f0:	4b13      	ldr	r3, [pc, #76]	@ (8002440 <_sbrk+0x64>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d102      	bne.n	80023fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f8:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <_sbrk+0x64>)
 80023fa:	4a12      	ldr	r2, [pc, #72]	@ (8002444 <_sbrk+0x68>)
 80023fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fe:	4b10      	ldr	r3, [pc, #64]	@ (8002440 <_sbrk+0x64>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4413      	add	r3, r2
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	429a      	cmp	r2, r3
 800240a:	d207      	bcs.n	800241c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800240c:	f004 f8c4 	bl	8006598 <__errno>
 8002410:	4603      	mov	r3, r0
 8002412:	220c      	movs	r2, #12
 8002414:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002416:	f04f 33ff 	mov.w	r3, #4294967295
 800241a:	e009      	b.n	8002430 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800241c:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <_sbrk+0x64>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002422:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <_sbrk+0x64>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	4a05      	ldr	r2, [pc, #20]	@ (8002440 <_sbrk+0x64>)
 800242c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242e:	68fb      	ldr	r3, [r7, #12]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20020000 	.word	0x20020000
 800243c:	00000400 	.word	0x00000400
 8002440:	20000850 	.word	0x20000850
 8002444:	200009a8 	.word	0x200009a8

08002448 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <SystemInit+0x20>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002452:	4a05      	ldr	r2, [pc, #20]	@ (8002468 <SystemInit+0x20>)
 8002454:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002458:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800246c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002470:	f7ff ffea 	bl	8002448 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002474:	480c      	ldr	r0, [pc, #48]	@ (80024a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002476:	490d      	ldr	r1, [pc, #52]	@ (80024ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002478:	4a0d      	ldr	r2, [pc, #52]	@ (80024b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800247c:	e002      	b.n	8002484 <LoopCopyDataInit>

0800247e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800247e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002482:	3304      	adds	r3, #4

08002484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002488:	d3f9      	bcc.n	800247e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800248a:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800248c:	4c0a      	ldr	r4, [pc, #40]	@ (80024b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002490:	e001      	b.n	8002496 <LoopFillZerobss>

08002492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002494:	3204      	adds	r2, #4

08002496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002498:	d3fb      	bcc.n	8002492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800249a:	f004 f883 	bl	80065a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249e:	f7ff fc33 	bl	8001d08 <main>
  bx  lr    
 80024a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ac:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80024b0:	08009690 	.word	0x08009690
  ldr r2, =_sbss
 80024b4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80024b8:	200009a4 	.word	0x200009a4

080024bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024bc:	e7fe      	b.n	80024bc <ADC_IRQHandler>
	...

080024c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002500 <HAL_Init+0x40>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002500 <HAL_Init+0x40>)
 80024ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002500 <HAL_Init+0x40>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <HAL_Init+0x40>)
 80024d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024dc:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <HAL_Init+0x40>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a07      	ldr	r2, [pc, #28]	@ (8002500 <HAL_Init+0x40>)
 80024e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e8:	2003      	movs	r0, #3
 80024ea:	f000 f94f 	bl	800278c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ee:	200f      	movs	r0, #15
 80024f0:	f000 f808 	bl	8002504 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f4:	f7ff fdd6 	bl	80020a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	40023c00 	.word	0x40023c00

08002504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800250c:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <HAL_InitTick+0x54>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b12      	ldr	r3, [pc, #72]	@ (800255c <HAL_InitTick+0x58>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	4619      	mov	r1, r3
 8002516:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800251a:	fbb3 f3f1 	udiv	r3, r3, r1
 800251e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f967 	bl	80027f6 <HAL_SYSTICK_Config>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e00e      	b.n	8002550 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b0f      	cmp	r3, #15
 8002536:	d80a      	bhi.n	800254e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002538:	2200      	movs	r2, #0
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f000 f92f 	bl	80027a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002544:	4a06      	ldr	r2, [pc, #24]	@ (8002560 <HAL_InitTick+0x5c>)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	e000      	b.n	8002550 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
}
 8002550:	4618      	mov	r0, r3
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000004 	.word	0x20000004
 800255c:	2000000c 	.word	0x2000000c
 8002560:	20000008 	.word	0x20000008

08002564 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002568:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <HAL_IncTick+0x20>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <HAL_IncTick+0x24>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4413      	add	r3, r2
 8002574:	4a04      	ldr	r2, [pc, #16]	@ (8002588 <HAL_IncTick+0x24>)
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	2000000c 	.word	0x2000000c
 8002588:	20000854 	.word	0x20000854

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	@ (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20000854 	.word	0x20000854

080025a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff ffee 	bl	800258c <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d005      	beq.n	80025ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025be:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <HAL_Delay+0x44>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ca:	bf00      	nop
 80025cc:	f7ff ffde 	bl	800258c <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d8f7      	bhi.n	80025cc <HAL_Delay+0x28>
  {
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	2000000c 	.word	0x2000000c

080025ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002608:	4013      	ands	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800261c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800261e:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	60d3      	str	r3, [r2, #12]
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002638:	4b04      	ldr	r3, [pc, #16]	@ (800264c <__NVIC_GetPriorityGrouping+0x18>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	f003 0307 	and.w	r3, r3, #7
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	2b00      	cmp	r3, #0
 8002660:	db0b      	blt.n	800267a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	f003 021f 	and.w	r2, r3, #31
 8002668:	4907      	ldr	r1, [pc, #28]	@ (8002688 <__NVIC_EnableIRQ+0x38>)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	2001      	movs	r0, #1
 8002672:	fa00 f202 	lsl.w	r2, r0, r2
 8002676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000e100 	.word	0xe000e100

0800268c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	6039      	str	r1, [r7, #0]
 8002696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	db0a      	blt.n	80026b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	490c      	ldr	r1, [pc, #48]	@ (80026d8 <__NVIC_SetPriority+0x4c>)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	0112      	lsls	r2, r2, #4
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	440b      	add	r3, r1
 80026b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b4:	e00a      	b.n	80026cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	4908      	ldr	r1, [pc, #32]	@ (80026dc <__NVIC_SetPriority+0x50>)
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	3b04      	subs	r3, #4
 80026c4:	0112      	lsls	r2, r2, #4
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	440b      	add	r3, r1
 80026ca:	761a      	strb	r2, [r3, #24]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	e000e100 	.word	0xe000e100
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b089      	sub	sp, #36	@ 0x24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	f1c3 0307 	rsb	r3, r3, #7
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	bf28      	it	cs
 80026fe:	2304      	movcs	r3, #4
 8002700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3304      	adds	r3, #4
 8002706:	2b06      	cmp	r3, #6
 8002708:	d902      	bls.n	8002710 <NVIC_EncodePriority+0x30>
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3b03      	subs	r3, #3
 800270e:	e000      	b.n	8002712 <NVIC_EncodePriority+0x32>
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43da      	mvns	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	401a      	ands	r2, r3
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002728:	f04f 31ff 	mov.w	r1, #4294967295
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa01 f303 	lsl.w	r3, r1, r3
 8002732:	43d9      	mvns	r1, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	4313      	orrs	r3, r2
         );
}
 800273a:	4618      	mov	r0, r3
 800273c:	3724      	adds	r7, #36	@ 0x24
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
	...

08002748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3b01      	subs	r3, #1
 8002754:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002758:	d301      	bcc.n	800275e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275a:	2301      	movs	r3, #1
 800275c:	e00f      	b.n	800277e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800275e:	4a0a      	ldr	r2, [pc, #40]	@ (8002788 <SysTick_Config+0x40>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3b01      	subs	r3, #1
 8002764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002766:	210f      	movs	r1, #15
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f7ff ff8e 	bl	800268c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <SysTick_Config+0x40>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002776:	4b04      	ldr	r3, [pc, #16]	@ (8002788 <SysTick_Config+0x40>)
 8002778:	2207      	movs	r2, #7
 800277a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	e000e010 	.word	0xe000e010

0800278c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff29 	bl	80025ec <__NVIC_SetPriorityGrouping>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b086      	sub	sp, #24
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b4:	f7ff ff3e 	bl	8002634 <__NVIC_GetPriorityGrouping>
 80027b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	6978      	ldr	r0, [r7, #20]
 80027c0:	f7ff ff8e 	bl	80026e0 <NVIC_EncodePriority>
 80027c4:	4602      	mov	r2, r0
 80027c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ca:	4611      	mov	r1, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff5d 	bl	800268c <__NVIC_SetPriority>
}
 80027d2:	bf00      	nop
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	4603      	mov	r3, r0
 80027e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff31 	bl	8002650 <__NVIC_EnableIRQ>
}
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b082      	sub	sp, #8
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ffa2 	bl	8002748 <SysTick_Config>
 8002804:	4603      	mov	r3, r0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800281c:	f7ff feb6 	bl	800258c <HAL_GetTick>
 8002820:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d008      	beq.n	8002840 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2280      	movs	r2, #128	@ 0x80
 8002832:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e052      	b.n	80028e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0216 	bic.w	r2, r2, #22
 800284e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800285e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002864:	2b00      	cmp	r3, #0
 8002866:	d103      	bne.n	8002870 <HAL_DMA_Abort+0x62>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800286c:	2b00      	cmp	r3, #0
 800286e:	d007      	beq.n	8002880 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 0208 	bic.w	r2, r2, #8
 800287e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0201 	bic.w	r2, r2, #1
 800288e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002890:	e013      	b.n	80028ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002892:	f7ff fe7b 	bl	800258c <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b05      	cmp	r3, #5
 800289e:	d90c      	bls.n	80028ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2220      	movs	r2, #32
 80028a4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2203      	movs	r2, #3
 80028aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e015      	b.n	80028e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1e4      	bne.n	8002892 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028cc:	223f      	movs	r2, #63	@ 0x3f
 80028ce:	409a      	lsls	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d004      	beq.n	800290c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2280      	movs	r2, #128	@ 0x80
 8002906:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e00c      	b.n	8002926 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2205      	movs	r2, #5
 8002910:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
	...

08002934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002934:	b480      	push	{r7}
 8002936:	b089      	sub	sp, #36	@ 0x24
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002942:	2300      	movs	r3, #0
 8002944:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002946:	2300      	movs	r3, #0
 8002948:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800294a:	2300      	movs	r3, #0
 800294c:	61fb      	str	r3, [r7, #28]
 800294e:	e159      	b.n	8002c04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002950:	2201      	movs	r2, #1
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	4013      	ands	r3, r2
 8002962:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	429a      	cmp	r2, r3
 800296a:	f040 8148 	bne.w	8002bfe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b01      	cmp	r3, #1
 8002978:	d005      	beq.n	8002986 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002982:	2b02      	cmp	r3, #2
 8002984:	d130      	bne.n	80029e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	2203      	movs	r2, #3
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	68da      	ldr	r2, [r3, #12]
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	fa02 f303 	lsl.w	r3, r2, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029bc:	2201      	movs	r2, #1
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4013      	ands	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	091b      	lsrs	r3, r3, #4
 80029d2:	f003 0201 	and.w	r2, r3, #1
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d017      	beq.n	8002a24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	2203      	movs	r2, #3
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d123      	bne.n	8002a78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	08da      	lsrs	r2, r3, #3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3208      	adds	r2, #8
 8002a38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	220f      	movs	r2, #15
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	08da      	lsrs	r2, r3, #3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3208      	adds	r2, #8
 8002a72:	69b9      	ldr	r1, [r7, #24]
 8002a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	2203      	movs	r2, #3
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0203 	and.w	r2, r3, #3
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 80a2 	beq.w	8002bfe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	4b57      	ldr	r3, [pc, #348]	@ (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac2:	4a56      	ldr	r2, [pc, #344]	@ (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002ac4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aca:	4b54      	ldr	r3, [pc, #336]	@ (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ad2:	60fb      	str	r3, [r7, #12]
 8002ad4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ad6:	4a52      	ldr	r2, [pc, #328]	@ (8002c20 <HAL_GPIO_Init+0x2ec>)
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	3302      	adds	r3, #2
 8002ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0303 	and.w	r3, r3, #3
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	220f      	movs	r2, #15
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	43db      	mvns	r3, r3
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	4013      	ands	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a49      	ldr	r2, [pc, #292]	@ (8002c24 <HAL_GPIO_Init+0x2f0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d019      	beq.n	8002b36 <HAL_GPIO_Init+0x202>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a48      	ldr	r2, [pc, #288]	@ (8002c28 <HAL_GPIO_Init+0x2f4>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d013      	beq.n	8002b32 <HAL_GPIO_Init+0x1fe>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a47      	ldr	r2, [pc, #284]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00d      	beq.n	8002b2e <HAL_GPIO_Init+0x1fa>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a46      	ldr	r2, [pc, #280]	@ (8002c30 <HAL_GPIO_Init+0x2fc>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <HAL_GPIO_Init+0x1f6>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a45      	ldr	r2, [pc, #276]	@ (8002c34 <HAL_GPIO_Init+0x300>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d101      	bne.n	8002b26 <HAL_GPIO_Init+0x1f2>
 8002b22:	2304      	movs	r3, #4
 8002b24:	e008      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b26:	2307      	movs	r3, #7
 8002b28:	e006      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e004      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e002      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b36:	2300      	movs	r3, #0
 8002b38:	69fa      	ldr	r2, [r7, #28]
 8002b3a:	f002 0203 	and.w	r2, r2, #3
 8002b3e:	0092      	lsls	r2, r2, #2
 8002b40:	4093      	lsls	r3, r2
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b48:	4935      	ldr	r1, [pc, #212]	@ (8002c20 <HAL_GPIO_Init+0x2ec>)
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	089b      	lsrs	r3, r3, #2
 8002b4e:	3302      	adds	r3, #2
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b56:	4b38      	ldr	r3, [pc, #224]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4013      	ands	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b7a:	4a2f      	ldr	r2, [pc, #188]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b80:	4b2d      	ldr	r3, [pc, #180]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d003      	beq.n	8002ba4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ba4:	4a24      	ldr	r2, [pc, #144]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002baa:	4b23      	ldr	r3, [pc, #140]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bce:	4a1a      	ldr	r2, [pc, #104]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bd4:	4b18      	ldr	r3, [pc, #96]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8002c38 <HAL_GPIO_Init+0x304>)
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3301      	adds	r3, #1
 8002c02:	61fb      	str	r3, [r7, #28]
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	2b0f      	cmp	r3, #15
 8002c08:	f67f aea2 	bls.w	8002950 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c0c:	bf00      	nop
 8002c0e:	bf00      	nop
 8002c10:	3724      	adds	r7, #36	@ 0x24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40013800 	.word	0x40013800
 8002c24:	40020000 	.word	0x40020000
 8002c28:	40020400 	.word	0x40020400
 8002c2c:	40020800 	.word	0x40020800
 8002c30:	40020c00 	.word	0x40020c00
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40013c00 	.word	0x40013c00

08002c3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c4c:	787b      	ldrb	r3, [r7, #1]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c52:	887a      	ldrh	r2, [r7, #2]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c58:	e003      	b.n	8002c62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c5a:	887b      	ldrh	r3, [r7, #2]
 8002c5c:	041a      	lsls	r2, r3, #16
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	619a      	str	r2, [r3, #24]
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
	...

08002c70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d101      	bne.n	8002c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e267      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d075      	beq.n	8002d7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c8e:	4b88      	ldr	r3, [pc, #544]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 030c 	and.w	r3, r3, #12
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d00c      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c9a:	4b85      	ldr	r3, [pc, #532]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d112      	bne.n	8002ccc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ca6:	4b82      	ldr	r3, [pc, #520]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cb2:	d10b      	bne.n	8002ccc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb4:	4b7e      	ldr	r3, [pc, #504]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d05b      	beq.n	8002d78 <HAL_RCC_OscConfig+0x108>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d157      	bne.n	8002d78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e242      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd4:	d106      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x74>
 8002cd6:	4b76      	ldr	r3, [pc, #472]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a75      	ldr	r2, [pc, #468]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	e01d      	b.n	8002d20 <HAL_RCC_OscConfig+0xb0>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cec:	d10c      	bne.n	8002d08 <HAL_RCC_OscConfig+0x98>
 8002cee:	4b70      	ldr	r3, [pc, #448]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a6f      	ldr	r2, [pc, #444]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	4b6d      	ldr	r3, [pc, #436]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a6c      	ldr	r2, [pc, #432]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	e00b      	b.n	8002d20 <HAL_RCC_OscConfig+0xb0>
 8002d08:	4b69      	ldr	r3, [pc, #420]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a68      	ldr	r2, [pc, #416]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d12:	6013      	str	r3, [r2, #0]
 8002d14:	4b66      	ldr	r3, [pc, #408]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a65      	ldr	r2, [pc, #404]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d013      	beq.n	8002d50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d28:	f7ff fc30 	bl	800258c <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d30:	f7ff fc2c 	bl	800258c <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b64      	cmp	r3, #100	@ 0x64
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e207      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d42:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f0      	beq.n	8002d30 <HAL_RCC_OscConfig+0xc0>
 8002d4e:	e014      	b.n	8002d7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d50:	f7ff fc1c 	bl	800258c <HAL_GetTick>
 8002d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d56:	e008      	b.n	8002d6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d58:	f7ff fc18 	bl	800258c <HAL_GetTick>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	2b64      	cmp	r3, #100	@ 0x64
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e1f3      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d6a:	4b51      	ldr	r3, [pc, #324]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1f0      	bne.n	8002d58 <HAL_RCC_OscConfig+0xe8>
 8002d76:	e000      	b.n	8002d7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d063      	beq.n	8002e4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d86:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 030c 	and.w	r3, r3, #12
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00b      	beq.n	8002daa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d92:	4b47      	ldr	r3, [pc, #284]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d9a:	2b08      	cmp	r3, #8
 8002d9c:	d11c      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d9e:	4b44      	ldr	r3, [pc, #272]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d116      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002daa:	4b41      	ldr	r3, [pc, #260]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d005      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x152>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d001      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e1c7      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc2:	4b3b      	ldr	r3, [pc, #236]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	4937      	ldr	r1, [pc, #220]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dd6:	e03a      	b.n	8002e4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d020      	beq.n	8002e22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002de0:	4b34      	ldr	r3, [pc, #208]	@ (8002eb4 <HAL_RCC_OscConfig+0x244>)
 8002de2:	2201      	movs	r2, #1
 8002de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de6:	f7ff fbd1 	bl	800258c <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dee:	f7ff fbcd 	bl	800258c <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e1a8      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e00:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0f0      	beq.n	8002dee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0c:	4b28      	ldr	r3, [pc, #160]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	4925      	ldr	r1, [pc, #148]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	600b      	str	r3, [r1, #0]
 8002e20:	e015      	b.n	8002e4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e22:	4b24      	ldr	r3, [pc, #144]	@ (8002eb4 <HAL_RCC_OscConfig+0x244>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e28:	f7ff fbb0 	bl	800258c <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e30:	f7ff fbac 	bl	800258c <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e187      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e42:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f0      	bne.n	8002e30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d036      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d016      	beq.n	8002e90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e62:	4b15      	ldr	r3, [pc, #84]	@ (8002eb8 <HAL_RCC_OscConfig+0x248>)
 8002e64:	2201      	movs	r2, #1
 8002e66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e68:	f7ff fb90 	bl	800258c <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e70:	f7ff fb8c 	bl	800258c <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e167      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e82:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb0 <HAL_RCC_OscConfig+0x240>)
 8002e84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0x200>
 8002e8e:	e01b      	b.n	8002ec8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e90:	4b09      	ldr	r3, [pc, #36]	@ (8002eb8 <HAL_RCC_OscConfig+0x248>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e96:	f7ff fb79 	bl	800258c <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e9c:	e00e      	b.n	8002ebc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e9e:	f7ff fb75 	bl	800258c <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d907      	bls.n	8002ebc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e150      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	42470000 	.word	0x42470000
 8002eb8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ebc:	4b88      	ldr	r3, [pc, #544]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002ebe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ec0:	f003 0302 	and.w	r3, r3, #2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d1ea      	bne.n	8002e9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 8097 	beq.w	8003004 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eda:	4b81      	ldr	r3, [pc, #516]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10f      	bne.n	8002f06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	4b7d      	ldr	r3, [pc, #500]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eee:	4a7c      	ldr	r2, [pc, #496]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002ef0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ef6:	4b7a      	ldr	r3, [pc, #488]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f02:	2301      	movs	r3, #1
 8002f04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f06:	4b77      	ldr	r3, [pc, #476]	@ (80030e4 <HAL_RCC_OscConfig+0x474>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d118      	bne.n	8002f44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f12:	4b74      	ldr	r3, [pc, #464]	@ (80030e4 <HAL_RCC_OscConfig+0x474>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a73      	ldr	r2, [pc, #460]	@ (80030e4 <HAL_RCC_OscConfig+0x474>)
 8002f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f1e:	f7ff fb35 	bl	800258c <HAL_GetTick>
 8002f22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f26:	f7ff fb31 	bl	800258c <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e10c      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f38:	4b6a      	ldr	r3, [pc, #424]	@ (80030e4 <HAL_RCC_OscConfig+0x474>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0f0      	beq.n	8002f26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d106      	bne.n	8002f5a <HAL_RCC_OscConfig+0x2ea>
 8002f4c:	4b64      	ldr	r3, [pc, #400]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f50:	4a63      	ldr	r2, [pc, #396]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f58:	e01c      	b.n	8002f94 <HAL_RCC_OscConfig+0x324>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	d10c      	bne.n	8002f7c <HAL_RCC_OscConfig+0x30c>
 8002f62:	4b5f      	ldr	r3, [pc, #380]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f66:	4a5e      	ldr	r2, [pc, #376]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f68:	f043 0304 	orr.w	r3, r3, #4
 8002f6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f6e:	4b5c      	ldr	r3, [pc, #368]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f72:	4a5b      	ldr	r2, [pc, #364]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f7a:	e00b      	b.n	8002f94 <HAL_RCC_OscConfig+0x324>
 8002f7c:	4b58      	ldr	r3, [pc, #352]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f80:	4a57      	ldr	r2, [pc, #348]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f82:	f023 0301 	bic.w	r3, r3, #1
 8002f86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f88:	4b55      	ldr	r3, [pc, #340]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8c:	4a54      	ldr	r2, [pc, #336]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002f8e:	f023 0304 	bic.w	r3, r3, #4
 8002f92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d015      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9c:	f7ff faf6 	bl	800258c <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa4:	f7ff faf2 	bl	800258c <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e0cb      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fba:	4b49      	ldr	r3, [pc, #292]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0ee      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x334>
 8002fc6:	e014      	b.n	8002ff2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc8:	f7ff fae0 	bl	800258c <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fce:	e00a      	b.n	8002fe6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd0:	f7ff fadc 	bl	800258c <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e0b5      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fe6:	4b3e      	ldr	r3, [pc, #248]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1ee      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ff2:	7dfb      	ldrb	r3, [r7, #23]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d105      	bne.n	8003004 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff8:	4b39      	ldr	r3, [pc, #228]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	4a38      	ldr	r2, [pc, #224]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8002ffe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003002:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 80a1 	beq.w	8003150 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800300e:	4b34      	ldr	r3, [pc, #208]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f003 030c 	and.w	r3, r3, #12
 8003016:	2b08      	cmp	r3, #8
 8003018:	d05c      	beq.n	80030d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	2b02      	cmp	r3, #2
 8003020:	d141      	bne.n	80030a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003022:	4b31      	ldr	r3, [pc, #196]	@ (80030e8 <HAL_RCC_OscConfig+0x478>)
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003028:	f7ff fab0 	bl	800258c <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003030:	f7ff faac 	bl	800258c <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e087      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003042:	4b27      	ldr	r3, [pc, #156]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69da      	ldr	r2, [r3, #28]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305c:	019b      	lsls	r3, r3, #6
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003064:	085b      	lsrs	r3, r3, #1
 8003066:	3b01      	subs	r3, #1
 8003068:	041b      	lsls	r3, r3, #16
 800306a:	431a      	orrs	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003070:	061b      	lsls	r3, r3, #24
 8003072:	491b      	ldr	r1, [pc, #108]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003078:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_RCC_OscConfig+0x478>)
 800307a:	2201      	movs	r2, #1
 800307c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307e:	f7ff fa85 	bl	800258c <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003086:	f7ff fa81 	bl	800258c <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e05c      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003098:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f0      	beq.n	8003086 <HAL_RCC_OscConfig+0x416>
 80030a4:	e054      	b.n	8003150 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a6:	4b10      	ldr	r3, [pc, #64]	@ (80030e8 <HAL_RCC_OscConfig+0x478>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7ff fa6e 	bl	800258c <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b4:	f7ff fa6a 	bl	800258c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e045      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c6:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <HAL_RCC_OscConfig+0x470>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x444>
 80030d2:	e03d      	b.n	8003150 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d107      	bne.n	80030ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e038      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
 80030e0:	40023800 	.word	0x40023800
 80030e4:	40007000 	.word	0x40007000
 80030e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030ec:	4b1b      	ldr	r3, [pc, #108]	@ (800315c <HAL_RCC_OscConfig+0x4ec>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d028      	beq.n	800314c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003104:	429a      	cmp	r2, r3
 8003106:	d121      	bne.n	800314c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003112:	429a      	cmp	r2, r3
 8003114:	d11a      	bne.n	800314c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800311c:	4013      	ands	r3, r2
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003122:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003124:	4293      	cmp	r3, r2
 8003126:	d111      	bne.n	800314c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003132:	085b      	lsrs	r3, r3, #1
 8003134:	3b01      	subs	r3, #1
 8003136:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003138:	429a      	cmp	r2, r3
 800313a:	d107      	bne.n	800314c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003146:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d001      	beq.n	8003150 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40023800 	.word	0x40023800

08003160 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d101      	bne.n	8003174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0cc      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003174:	4b68      	ldr	r3, [pc, #416]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	429a      	cmp	r2, r3
 8003180:	d90c      	bls.n	800319c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003182:	4b65      	ldr	r3, [pc, #404]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	b2d2      	uxtb	r2, r2
 8003188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318a:	4b63      	ldr	r3, [pc, #396]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d001      	beq.n	800319c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e0b8      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d020      	beq.n	80031ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b4:	4b59      	ldr	r3, [pc, #356]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	4a58      	ldr	r2, [pc, #352]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80031be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0308 	and.w	r3, r3, #8
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031cc:	4b53      	ldr	r3, [pc, #332]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a52      	ldr	r2, [pc, #328]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031d8:	4b50      	ldr	r3, [pc, #320]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	494d      	ldr	r1, [pc, #308]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d044      	beq.n	8003280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d107      	bne.n	800320e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b47      	ldr	r3, [pc, #284]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d119      	bne.n	800323e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e07f      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d003      	beq.n	800321e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321a:	2b03      	cmp	r3, #3
 800321c:	d107      	bne.n	800322e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800321e:	4b3f      	ldr	r3, [pc, #252]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d109      	bne.n	800323e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e06f      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322e:	4b3b      	ldr	r3, [pc, #236]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e067      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800323e:	4b37      	ldr	r3, [pc, #220]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f023 0203 	bic.w	r2, r3, #3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4934      	ldr	r1, [pc, #208]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	4313      	orrs	r3, r2
 800324e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003250:	f7ff f99c 	bl	800258c <HAL_GetTick>
 8003254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003256:	e00a      	b.n	800326e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003258:	f7ff f998 	bl	800258c <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e04f      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326e:	4b2b      	ldr	r3, [pc, #172]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 020c 	and.w	r2, r3, #12
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	429a      	cmp	r2, r3
 800327e:	d1eb      	bne.n	8003258 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003280:	4b25      	ldr	r3, [pc, #148]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	429a      	cmp	r2, r3
 800328c:	d20c      	bcs.n	80032a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328e:	4b22      	ldr	r3, [pc, #136]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003296:	4b20      	ldr	r3, [pc, #128]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d001      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e032      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d008      	beq.n	80032c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b4:	4b19      	ldr	r3, [pc, #100]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	4916      	ldr	r1, [pc, #88]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d009      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032d2:	4b12      	ldr	r3, [pc, #72]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	490e      	ldr	r1, [pc, #56]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032e6:	f000 f821 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032ea:	4602      	mov	r2, r0
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	490a      	ldr	r1, [pc, #40]	@ (8003320 <HAL_RCC_ClockConfig+0x1c0>)
 80032f8:	5ccb      	ldrb	r3, [r1, r3]
 80032fa:	fa22 f303 	lsr.w	r3, r2, r3
 80032fe:	4a09      	ldr	r2, [pc, #36]	@ (8003324 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003302:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <HAL_RCC_ClockConfig+0x1c8>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff f8fc 	bl	8002504 <HAL_InitTick>

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40023c00 	.word	0x40023c00
 800331c:	40023800 	.word	0x40023800
 8003320:	08009010 	.word	0x08009010
 8003324:	20000004 	.word	0x20000004
 8003328:	20000008 	.word	0x20000008

0800332c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003330:	b090      	sub	sp, #64	@ 0x40
 8003332:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003334:	2300      	movs	r3, #0
 8003336:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003340:	2300      	movs	r3, #0
 8003342:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003344:	4b59      	ldr	r3, [pc, #356]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 030c 	and.w	r3, r3, #12
 800334c:	2b08      	cmp	r3, #8
 800334e:	d00d      	beq.n	800336c <HAL_RCC_GetSysClockFreq+0x40>
 8003350:	2b08      	cmp	r3, #8
 8003352:	f200 80a1 	bhi.w	8003498 <HAL_RCC_GetSysClockFreq+0x16c>
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_RCC_GetSysClockFreq+0x34>
 800335a:	2b04      	cmp	r3, #4
 800335c:	d003      	beq.n	8003366 <HAL_RCC_GetSysClockFreq+0x3a>
 800335e:	e09b      	b.n	8003498 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003360:	4b53      	ldr	r3, [pc, #332]	@ (80034b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003362:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003364:	e09b      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003366:	4b53      	ldr	r3, [pc, #332]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003368:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800336a:	e098      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800336c:	4b4f      	ldr	r3, [pc, #316]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x180>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003376:	4b4d      	ldr	r3, [pc, #308]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d028      	beq.n	80033d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003382:	4b4a      	ldr	r3, [pc, #296]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	099b      	lsrs	r3, r3, #6
 8003388:	2200      	movs	r2, #0
 800338a:	623b      	str	r3, [r7, #32]
 800338c:	627a      	str	r2, [r7, #36]	@ 0x24
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003394:	2100      	movs	r1, #0
 8003396:	4b47      	ldr	r3, [pc, #284]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003398:	fb03 f201 	mul.w	r2, r3, r1
 800339c:	2300      	movs	r3, #0
 800339e:	fb00 f303 	mul.w	r3, r0, r3
 80033a2:	4413      	add	r3, r2
 80033a4:	4a43      	ldr	r2, [pc, #268]	@ (80034b4 <HAL_RCC_GetSysClockFreq+0x188>)
 80033a6:	fba0 1202 	umull	r1, r2, r0, r2
 80033aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ac:	460a      	mov	r2, r1
 80033ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 80033b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033b2:	4413      	add	r3, r2
 80033b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80033b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033b8:	2200      	movs	r2, #0
 80033ba:	61bb      	str	r3, [r7, #24]
 80033bc:	61fa      	str	r2, [r7, #28]
 80033be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80033c6:	f7fd fc67 	bl	8000c98 <__aeabi_uldivmod>
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	4613      	mov	r3, r2
 80033d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033d2:	e053      	b.n	800347c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d4:	4b35      	ldr	r3, [pc, #212]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x180>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	099b      	lsrs	r3, r3, #6
 80033da:	2200      	movs	r2, #0
 80033dc:	613b      	str	r3, [r7, #16]
 80033de:	617a      	str	r2, [r7, #20]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80033e6:	f04f 0b00 	mov.w	fp, #0
 80033ea:	4652      	mov	r2, sl
 80033ec:	465b      	mov	r3, fp
 80033ee:	f04f 0000 	mov.w	r0, #0
 80033f2:	f04f 0100 	mov.w	r1, #0
 80033f6:	0159      	lsls	r1, r3, #5
 80033f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033fc:	0150      	lsls	r0, r2, #5
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	ebb2 080a 	subs.w	r8, r2, sl
 8003406:	eb63 090b 	sbc.w	r9, r3, fp
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003416:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800341a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800341e:	ebb2 0408 	subs.w	r4, r2, r8
 8003422:	eb63 0509 	sbc.w	r5, r3, r9
 8003426:	f04f 0200 	mov.w	r2, #0
 800342a:	f04f 0300 	mov.w	r3, #0
 800342e:	00eb      	lsls	r3, r5, #3
 8003430:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003434:	00e2      	lsls	r2, r4, #3
 8003436:	4614      	mov	r4, r2
 8003438:	461d      	mov	r5, r3
 800343a:	eb14 030a 	adds.w	r3, r4, sl
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	eb45 030b 	adc.w	r3, r5, fp
 8003444:	607b      	str	r3, [r7, #4]
 8003446:	f04f 0200 	mov.w	r2, #0
 800344a:	f04f 0300 	mov.w	r3, #0
 800344e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003452:	4629      	mov	r1, r5
 8003454:	028b      	lsls	r3, r1, #10
 8003456:	4621      	mov	r1, r4
 8003458:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800345c:	4621      	mov	r1, r4
 800345e:	028a      	lsls	r2, r1, #10
 8003460:	4610      	mov	r0, r2
 8003462:	4619      	mov	r1, r3
 8003464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003466:	2200      	movs	r2, #0
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	60fa      	str	r2, [r7, #12]
 800346c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003470:	f7fd fc12 	bl	8000c98 <__aeabi_uldivmod>
 8003474:	4602      	mov	r2, r0
 8003476:	460b      	mov	r3, r1
 8003478:	4613      	mov	r3, r2
 800347a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800347c:	4b0b      	ldr	r3, [pc, #44]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x180>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	0c1b      	lsrs	r3, r3, #16
 8003482:	f003 0303 	and.w	r3, r3, #3
 8003486:	3301      	adds	r3, #1
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800348c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003490:	fbb2 f3f3 	udiv	r3, r2, r3
 8003494:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003496:	e002      	b.n	800349e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003498:	4b05      	ldr	r3, [pc, #20]	@ (80034b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800349a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800349c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800349e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3740      	adds	r7, #64	@ 0x40
 80034a4:	46bd      	mov	sp, r7
 80034a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034aa:	bf00      	nop
 80034ac:	40023800 	.word	0x40023800
 80034b0:	00f42400 	.word	0x00f42400
 80034b4:	017d7840 	.word	0x017d7840

080034b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034bc:	4b03      	ldr	r3, [pc, #12]	@ (80034cc <HAL_RCC_GetHCLKFreq+0x14>)
 80034be:	681b      	ldr	r3, [r3, #0]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	20000004 	.word	0x20000004

080034d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034d4:	f7ff fff0 	bl	80034b8 <HAL_RCC_GetHCLKFreq>
 80034d8:	4602      	mov	r2, r0
 80034da:	4b05      	ldr	r3, [pc, #20]	@ (80034f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	0a9b      	lsrs	r3, r3, #10
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	4903      	ldr	r1, [pc, #12]	@ (80034f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034e6:	5ccb      	ldrb	r3, [r1, r3]
 80034e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40023800 	.word	0x40023800
 80034f4:	08009020 	.word	0x08009020

080034f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034fc:	f7ff ffdc 	bl	80034b8 <HAL_RCC_GetHCLKFreq>
 8003500:	4602      	mov	r2, r0
 8003502:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	0b5b      	lsrs	r3, r3, #13
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	4903      	ldr	r1, [pc, #12]	@ (800351c <HAL_RCC_GetPCLK2Freq+0x24>)
 800350e:	5ccb      	ldrb	r3, [r1, r3]
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003514:	4618      	mov	r0, r3
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40023800 	.word	0x40023800
 800351c:	08009020 	.word	0x08009020

08003520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e07b      	b.n	800362a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	2b00      	cmp	r3, #0
 8003538:	d108      	bne.n	800354c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003542:	d009      	beq.n	8003558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	61da      	str	r2, [r3, #28]
 800354a:	e005      	b.n	8003558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003564:	b2db      	uxtb	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d106      	bne.n	8003578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fe fdbe 	bl	80020f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2202      	movs	r2, #2
 800357c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800358e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	431a      	orrs	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035c8:	431a      	orrs	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035d2:	431a      	orrs	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035dc:	ea42 0103 	orr.w	r1, r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	0c1b      	lsrs	r3, r3, #16
 80035f6:	f003 0104 	and.w	r1, r3, #4
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fe:	f003 0210 	and.w	r2, r3, #16
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69da      	ldr	r2, [r3, #28]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003618:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b088      	sub	sp, #32
 8003636:	af00      	add	r7, sp, #0
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	603b      	str	r3, [r7, #0]
 800363e:	4613      	mov	r3, r2
 8003640:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003642:	f7fe ffa3 	bl	800258c <HAL_GetTick>
 8003646:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003648:	88fb      	ldrh	r3, [r7, #6]
 800364a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b01      	cmp	r3, #1
 8003656:	d001      	beq.n	800365c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003658:	2302      	movs	r3, #2
 800365a:	e12a      	b.n	80038b2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_SPI_Transmit+0x36>
 8003662:	88fb      	ldrh	r3, [r7, #6]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e122      	b.n	80038b2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003672:	2b01      	cmp	r3, #1
 8003674:	d101      	bne.n	800367a <HAL_SPI_Transmit+0x48>
 8003676:	2302      	movs	r3, #2
 8003678:	e11b      	b.n	80038b2 <HAL_SPI_Transmit+0x280>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2203      	movs	r2, #3
 8003686:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	88fa      	ldrh	r2, [r7, #6]
 800369a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	88fa      	ldrh	r2, [r7, #6]
 80036a0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2200      	movs	r2, #0
 80036b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036c8:	d10f      	bne.n	80036ea <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f4:	2b40      	cmp	r3, #64	@ 0x40
 80036f6:	d007      	beq.n	8003708 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003706:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003710:	d152      	bne.n	80037b8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d002      	beq.n	8003720 <HAL_SPI_Transmit+0xee>
 800371a:	8b7b      	ldrh	r3, [r7, #26]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d145      	bne.n	80037ac <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003724:	881a      	ldrh	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003730:	1c9a      	adds	r2, r3, #2
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003744:	e032      	b.n	80037ac <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b02      	cmp	r3, #2
 8003752:	d112      	bne.n	800377a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003758:	881a      	ldrh	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003764:	1c9a      	adds	r2, r3, #2
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800376e:	b29b      	uxth	r3, r3
 8003770:	3b01      	subs	r3, #1
 8003772:	b29a      	uxth	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003778:	e018      	b.n	80037ac <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800377a:	f7fe ff07 	bl	800258c <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	683a      	ldr	r2, [r7, #0]
 8003786:	429a      	cmp	r2, r3
 8003788:	d803      	bhi.n	8003792 <HAL_SPI_Transmit+0x160>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003790:	d102      	bne.n	8003798 <HAL_SPI_Transmit+0x166>
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d109      	bne.n	80037ac <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e082      	b.n	80038b2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1c7      	bne.n	8003746 <HAL_SPI_Transmit+0x114>
 80037b6:	e053      	b.n	8003860 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d002      	beq.n	80037c6 <HAL_SPI_Transmit+0x194>
 80037c0:	8b7b      	ldrh	r3, [r7, #26]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d147      	bne.n	8003856 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	330c      	adds	r3, #12
 80037d0:	7812      	ldrb	r2, [r2, #0]
 80037d2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80037ec:	e033      	b.n	8003856 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f003 0302 	and.w	r3, r3, #2
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d113      	bne.n	8003824 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	330c      	adds	r3, #12
 8003806:	7812      	ldrb	r2, [r2, #0]
 8003808:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003818:	b29b      	uxth	r3, r3
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003822:	e018      	b.n	8003856 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003824:	f7fe feb2 	bl	800258c <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d803      	bhi.n	800383c <HAL_SPI_Transmit+0x20a>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383a:	d102      	bne.n	8003842 <HAL_SPI_Transmit+0x210>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d109      	bne.n	8003856 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e02d      	b.n	80038b2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1c6      	bne.n	80037ee <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003860:	69fa      	ldr	r2, [r7, #28]
 8003862:	6839      	ldr	r1, [r7, #0]
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 f9cf 	bl	8003c08 <SPI_EndRxTxTransaction>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2220      	movs	r2, #32
 8003874:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10a      	bne.n	8003894 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e000      	b.n	80038b2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80038b0:	2300      	movs	r3, #0
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3720      	adds	r7, #32
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	099b      	lsrs	r3, r3, #6
 80038d8:	f003 0301 	and.w	r3, r3, #1
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10f      	bne.n	8003900 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	099b      	lsrs	r3, r3, #6
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d004      	beq.n	8003900 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	4798      	blx	r3
    return;
 80038fe:	e0d7      	b.n	8003ab0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	085b      	lsrs	r3, r3, #1
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_SPI_IRQHandler+0x66>
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	09db      	lsrs	r3, r3, #7
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d004      	beq.n	8003922 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	4798      	blx	r3
    return;
 8003920:	e0c6      	b.n	8003ab0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	095b      	lsrs	r3, r3, #5
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10c      	bne.n	8003948 <HAL_SPI_IRQHandler+0x8c>
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	099b      	lsrs	r3, r3, #6
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	0a1b      	lsrs	r3, r3, #8
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 80b4 	beq.w	8003ab0 <HAL_SPI_IRQHandler+0x1f4>
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 80ad 	beq.w	8003ab0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	099b      	lsrs	r3, r3, #6
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d023      	beq.n	80039aa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b03      	cmp	r3, #3
 800396c:	d011      	beq.n	8003992 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003972:	f043 0204 	orr.w	r2, r3, #4
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	e00b      	b.n	80039aa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003992:	2300      	movs	r3, #0
 8003994:	613b      	str	r3, [r7, #16]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	613b      	str	r3, [r7, #16]
 80039a6:	693b      	ldr	r3, [r7, #16]
        return;
 80039a8:	e082      	b.n	8003ab0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	095b      	lsrs	r3, r3, #5
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d014      	beq.n	80039e0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ba:	f043 0201 	orr.w	r2, r3, #1
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	0a1b      	lsrs	r3, r3, #8
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d00c      	beq.n	8003a06 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f0:	f043 0208 	orr.w	r2, r3, #8
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80039f8:	2300      	movs	r3, #0
 80039fa:	60bb      	str	r3, [r7, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	60bb      	str	r3, [r7, #8]
 8003a04:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d04f      	beq.n	8003aae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a1c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d104      	bne.n	8003a3a <HAL_SPI_IRQHandler+0x17e>
 8003a30:	69fb      	ldr	r3, [r7, #28]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d034      	beq.n	8003aa4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0203 	bic.w	r2, r2, #3
 8003a48:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d011      	beq.n	8003a76 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a56:	4a18      	ldr	r2, [pc, #96]	@ (8003ab8 <HAL_SPI_IRQHandler+0x1fc>)
 8003a58:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe ff45 	bl	80028ee <HAL_DMA_Abort_IT>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d005      	beq.n	8003a76 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d016      	beq.n	8003aac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a82:	4a0d      	ldr	r2, [pc, #52]	@ (8003ab8 <HAL_SPI_IRQHandler+0x1fc>)
 8003a84:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe ff2f 	bl	80028ee <HAL_DMA_Abort_IT>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00a      	beq.n	8003aac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003aa2:	e003      	b.n	8003aac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f809 	bl	8003abc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003aaa:	e000      	b.n	8003aae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003aac:	bf00      	nop
    return;
 8003aae:	bf00      	nop
  }
}
 8003ab0:	3720      	adds	r7, #32
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	08003ad1 	.word	0x08003ad1

08003abc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003adc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f7ff ffe6 	bl	8003abc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003af0:	bf00      	nop
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b088      	sub	sp, #32
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	603b      	str	r3, [r7, #0]
 8003b04:	4613      	mov	r3, r2
 8003b06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b08:	f7fe fd40 	bl	800258c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	4413      	add	r3, r2
 8003b16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b18:	f7fe fd38 	bl	800258c <HAL_GetTick>
 8003b1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b1e:	4b39      	ldr	r3, [pc, #228]	@ (8003c04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	015b      	lsls	r3, r3, #5
 8003b24:	0d1b      	lsrs	r3, r3, #20
 8003b26:	69fa      	ldr	r2, [r7, #28]
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b2e:	e055      	b.n	8003bdc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b36:	d051      	beq.n	8003bdc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b38:	f7fe fd28 	bl	800258c <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	69fa      	ldr	r2, [r7, #28]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d902      	bls.n	8003b4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d13d      	bne.n	8003bca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b66:	d111      	bne.n	8003b8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b70:	d004      	beq.n	8003b7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b7a:	d107      	bne.n	8003b8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b94:	d10f      	bne.n	8003bb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e018      	b.n	8003bfc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d102      	bne.n	8003bd6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	61fb      	str	r3, [r7, #28]
 8003bd4:	e002      	b.n	8003bdc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4013      	ands	r3, r2
 8003be6:	68ba      	ldr	r2, [r7, #8]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	bf0c      	ite	eq
 8003bec:	2301      	moveq	r3, #1
 8003bee:	2300      	movne	r3, #0
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d19a      	bne.n	8003b30 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	20000004 	.word	0x20000004

08003c08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af02      	add	r7, sp, #8
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	9300      	str	r3, [sp, #0]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	2102      	movs	r1, #2
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f7ff ff6a 	bl	8003af8 <SPI_WaitFlagStateUntilTimeout>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c2e:	f043 0220 	orr.w	r2, r3, #32
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e032      	b.n	8003ca0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca8 <SPI_EndRxTxTransaction+0xa0>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003cac <SPI_EndRxTxTransaction+0xa4>)
 8003c40:	fba2 2303 	umull	r2, r3, r2, r3
 8003c44:	0d5b      	lsrs	r3, r3, #21
 8003c46:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c4a:	fb02 f303 	mul.w	r3, r2, r3
 8003c4e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c58:	d112      	bne.n	8003c80 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2200      	movs	r2, #0
 8003c62:	2180      	movs	r1, #128	@ 0x80
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f7ff ff47 	bl	8003af8 <SPI_WaitFlagStateUntilTimeout>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d016      	beq.n	8003c9e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c74:	f043 0220 	orr.w	r2, r3, #32
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e00f      	b.n	8003ca0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00a      	beq.n	8003c9c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c96:	2b80      	cmp	r3, #128	@ 0x80
 8003c98:	d0f2      	beq.n	8003c80 <SPI_EndRxTxTransaction+0x78>
 8003c9a:	e000      	b.n	8003c9e <SPI_EndRxTxTransaction+0x96>
        break;
 8003c9c:	bf00      	nop
  }

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3718      	adds	r7, #24
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000004 	.word	0x20000004
 8003cac:	165e9f81 	.word	0x165e9f81

08003cb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e042      	b.n	8003d48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fe fa5c 	bl	8002194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2224      	movs	r2, #36	@ 0x24
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 fcef 	bl	80046d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	695a      	ldr	r2, [r3, #20]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b20      	cmp	r3, #32
 8003d68:	d112      	bne.n	8003d90 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d002      	beq.n	8003d76 <HAL_UART_Receive_IT+0x26>
 8003d70:	88fb      	ldrh	r3, [r7, #6]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e00b      	b.n	8003d92 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d80:	88fb      	ldrh	r3, [r7, #6]
 8003d82:	461a      	mov	r2, r3
 8003d84:	68b9      	ldr	r1, [r7, #8]
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f000 fad2 	bl	8004330 <UART_Start_Receive_IT>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	e000      	b.n	8003d92 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003d90:	2302      	movs	r3, #2
  }
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b0ba      	sub	sp, #232	@ 0xe8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dd2:	f003 030f 	and.w	r3, r3, #15
 8003dd6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003dda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10f      	bne.n	8003e02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d009      	beq.n	8003e02 <HAL_UART_IRQHandler+0x66>
 8003dee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003df2:	f003 0320 	and.w	r3, r3, #32
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fbae 	bl	800455c <UART_Receive_IT>
      return;
 8003e00:	e273      	b.n	80042ea <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 80de 	beq.w	8003fc8 <HAL_UART_IRQHandler+0x22c>
 8003e0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d106      	bne.n	8003e26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e1c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 80d1 	beq.w	8003fc8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <HAL_UART_IRQHandler+0xae>
 8003e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e42:	f043 0201 	orr.w	r2, r3, #1
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00b      	beq.n	8003e6e <HAL_UART_IRQHandler+0xd2>
 8003e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d005      	beq.n	8003e6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e66:	f043 0202 	orr.w	r2, r3, #2
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00b      	beq.n	8003e92 <HAL_UART_IRQHandler+0xf6>
 8003e7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8a:	f043 0204 	orr.w	r2, r3, #4
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d011      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x126>
 8003e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ea2:	f003 0320 	and.w	r3, r3, #32
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d105      	bne.n	8003eb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003eaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eba:	f043 0208 	orr.w	r2, r3, #8
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 820a 	beq.w	80042e0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d008      	beq.n	8003eea <HAL_UART_IRQHandler+0x14e>
 8003ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003edc:	f003 0320 	and.w	r3, r3, #32
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d002      	beq.n	8003eea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fb39 	bl	800455c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef4:	2b40      	cmp	r3, #64	@ 0x40
 8003ef6:	bf0c      	ite	eq
 8003ef8:	2301      	moveq	r3, #1
 8003efa:	2300      	movne	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f06:	f003 0308 	and.w	r3, r3, #8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d103      	bne.n	8003f16 <HAL_UART_IRQHandler+0x17a>
 8003f0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d04f      	beq.n	8003fb6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 fa44 	bl	80043a4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f26:	2b40      	cmp	r3, #64	@ 0x40
 8003f28:	d141      	bne.n	8003fae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	3314      	adds	r3, #20
 8003f30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f38:	e853 3f00 	ldrex	r3, [r3]
 8003f3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3314      	adds	r3, #20
 8003f52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f66:	e841 2300 	strex	r3, r2, [r1]
 8003f6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1d9      	bne.n	8003f2a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d013      	beq.n	8003fa6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f82:	4a8a      	ldr	r2, [pc, #552]	@ (80041ac <HAL_UART_IRQHandler+0x410>)
 8003f84:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7fe fcaf 	bl	80028ee <HAL_DMA_Abort_IT>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d016      	beq.n	8003fc4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa4:	e00e      	b.n	8003fc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f9ac 	bl	8004304 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fac:	e00a      	b.n	8003fc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f9a8 	bl	8004304 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb4:	e006      	b.n	8003fc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f9a4 	bl	8004304 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003fc2:	e18d      	b.n	80042e0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc4:	bf00      	nop
    return;
 8003fc6:	e18b      	b.n	80042e0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	f040 8167 	bne.w	80042a0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003fd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd6:	f003 0310 	and.w	r3, r3, #16
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 8160 	beq.w	80042a0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe4:	f003 0310 	and.w	r3, r3, #16
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f000 8159 	beq.w	80042a0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fee:	2300      	movs	r3, #0
 8003ff0:	60bb      	str	r3, [r7, #8]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	60bb      	str	r3, [r7, #8]
 8004002:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400e:	2b40      	cmp	r3, #64	@ 0x40
 8004010:	f040 80ce 	bne.w	80041b0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004020:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 80a9 	beq.w	800417c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800402e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004032:	429a      	cmp	r2, r3
 8004034:	f080 80a2 	bcs.w	800417c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800403e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800404a:	f000 8088 	beq.w	800415e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	330c      	adds	r3, #12
 8004054:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004058:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800405c:	e853 3f00 	ldrex	r3, [r3]
 8004060:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004064:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800406c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	330c      	adds	r3, #12
 8004076:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800407a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800407e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004082:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004086:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800408a:	e841 2300 	strex	r3, r2, [r1]
 800408e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004092:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1d9      	bne.n	800404e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	3314      	adds	r3, #20
 80040a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040a4:	e853 3f00 	ldrex	r3, [r3]
 80040a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80040aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040ac:	f023 0301 	bic.w	r3, r3, #1
 80040b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	3314      	adds	r3, #20
 80040ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80040c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80040c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80040d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1e1      	bne.n	800409a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	3314      	adds	r3, #20
 80040dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040e0:	e853 3f00 	ldrex	r3, [r3]
 80040e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	3314      	adds	r3, #20
 80040f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004100:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004102:	e841 2300 	strex	r3, r2, [r1]
 8004106:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004108:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1e3      	bne.n	80040d6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	330c      	adds	r3, #12
 8004122:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004126:	e853 3f00 	ldrex	r3, [r3]
 800412a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800412c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800412e:	f023 0310 	bic.w	r3, r3, #16
 8004132:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004140:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004142:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004144:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004146:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004148:	e841 2300 	strex	r3, r2, [r1]
 800414c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800414e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e3      	bne.n	800411c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004158:	4618      	mov	r0, r3
 800415a:	f7fe fb58 	bl	800280e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800416c:	b29b      	uxth	r3, r3
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	b29b      	uxth	r3, r3
 8004172:	4619      	mov	r1, r3
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 f8cf 	bl	8004318 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800417a:	e0b3      	b.n	80042e4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004180:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004184:	429a      	cmp	r2, r3
 8004186:	f040 80ad 	bne.w	80042e4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418e:	69db      	ldr	r3, [r3, #28]
 8004190:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004194:	f040 80a6 	bne.w	80042e4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2202      	movs	r2, #2
 800419c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041a2:	4619      	mov	r1, r3
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f000 f8b7 	bl	8004318 <HAL_UARTEx_RxEventCallback>
      return;
 80041aa:	e09b      	b.n	80042e4 <HAL_UART_IRQHandler+0x548>
 80041ac:	0800446b 	.word	0x0800446b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 808e 	beq.w	80042e8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80041cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f000 8089 	beq.w	80042e8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	330c      	adds	r3, #12
 80041dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041e0:	e853 3f00 	ldrex	r3, [r3]
 80041e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	330c      	adds	r3, #12
 80041f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80041fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004200:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004202:	e841 2300 	strex	r3, r2, [r1]
 8004206:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1e3      	bne.n	80041d6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	3314      	adds	r3, #20
 8004214:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004218:	e853 3f00 	ldrex	r3, [r3]
 800421c:	623b      	str	r3, [r7, #32]
   return(result);
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	f023 0301 	bic.w	r3, r3, #1
 8004224:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3314      	adds	r3, #20
 800422e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004232:	633a      	str	r2, [r7, #48]	@ 0x30
 8004234:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004236:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004238:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800423a:	e841 2300 	strex	r3, r2, [r1]
 800423e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1e3      	bne.n	800420e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2220      	movs	r2, #32
 800424a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	330c      	adds	r3, #12
 800425a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	e853 3f00 	ldrex	r3, [r3]
 8004262:	60fb      	str	r3, [r7, #12]
   return(result);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0310 	bic.w	r3, r3, #16
 800426a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	330c      	adds	r3, #12
 8004274:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004278:	61fa      	str	r2, [r7, #28]
 800427a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427c:	69b9      	ldr	r1, [r7, #24]
 800427e:	69fa      	ldr	r2, [r7, #28]
 8004280:	e841 2300 	strex	r3, r2, [r1]
 8004284:	617b      	str	r3, [r7, #20]
   return(result);
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1e3      	bne.n	8004254 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004292:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004296:	4619      	mov	r1, r3
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 f83d 	bl	8004318 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800429e:	e023      	b.n	80042e8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d009      	beq.n	80042c0 <HAL_UART_IRQHandler+0x524>
 80042ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f8e7 	bl	800448c <UART_Transmit_IT>
    return;
 80042be:	e014      	b.n	80042ea <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00e      	beq.n	80042ea <HAL_UART_IRQHandler+0x54e>
 80042cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d008      	beq.n	80042ea <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f927 	bl	800452c <UART_EndTransmit_IT>
    return;
 80042de:	e004      	b.n	80042ea <HAL_UART_IRQHandler+0x54e>
    return;
 80042e0:	bf00      	nop
 80042e2:	e002      	b.n	80042ea <HAL_UART_IRQHandler+0x54e>
      return;
 80042e4:	bf00      	nop
 80042e6:	e000      	b.n	80042ea <HAL_UART_IRQHandler+0x54e>
      return;
 80042e8:	bf00      	nop
  }
}
 80042ea:	37e8      	adds	r7, #232	@ 0xe8
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}

080042f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	4613      	mov	r3, r2
 800433c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2222      	movs	r2, #34	@ 0x22
 800435a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d007      	beq.n	8004376 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68da      	ldr	r2, [r3, #12]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004374:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	695a      	ldr	r2, [r3, #20]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f042 0201 	orr.w	r2, r2, #1
 8004384:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f042 0220 	orr.w	r2, r2, #32
 8004394:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr

080043a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b095      	sub	sp, #84	@ 0x54
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	330c      	adds	r3, #12
 80043b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043b6:	e853 3f00 	ldrex	r3, [r3]
 80043ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	330c      	adds	r3, #12
 80043ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043cc:	643a      	str	r2, [r7, #64]	@ 0x40
 80043ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043d4:	e841 2300 	strex	r3, r2, [r1]
 80043d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1e5      	bne.n	80043ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3314      	adds	r3, #20
 80043e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	e853 3f00 	ldrex	r3, [r3]
 80043ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f023 0301 	bic.w	r3, r3, #1
 80043f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	3314      	adds	r3, #20
 80043fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004400:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004402:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004406:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004408:	e841 2300 	strex	r3, r2, [r1]
 800440c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800440e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1e5      	bne.n	80043e0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004418:	2b01      	cmp	r3, #1
 800441a:	d119      	bne.n	8004450 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	330c      	adds	r3, #12
 8004422:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	e853 3f00 	ldrex	r3, [r3]
 800442a:	60bb      	str	r3, [r7, #8]
   return(result);
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f023 0310 	bic.w	r3, r3, #16
 8004432:	647b      	str	r3, [r7, #68]	@ 0x44
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	330c      	adds	r3, #12
 800443a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800443c:	61ba      	str	r2, [r7, #24]
 800443e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004440:	6979      	ldr	r1, [r7, #20]
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	613b      	str	r3, [r7, #16]
   return(result);
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e5      	bne.n	800441c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2220      	movs	r2, #32
 8004454:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800445e:	bf00      	nop
 8004460:	3754      	adds	r7, #84	@ 0x54
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr

0800446a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b084      	sub	sp, #16
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004476:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800447e:	68f8      	ldr	r0, [r7, #12]
 8004480:	f7ff ff40 	bl	8004304 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004484:	bf00      	nop
 8004486:	3710      	adds	r7, #16
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800449a:	b2db      	uxtb	r3, r3
 800449c:	2b21      	cmp	r3, #33	@ 0x21
 800449e:	d13e      	bne.n	800451e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044a8:	d114      	bne.n	80044d4 <UART_Transmit_IT+0x48>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d110      	bne.n	80044d4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	881b      	ldrh	r3, [r3, #0]
 80044bc:	461a      	mov	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044c6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	1c9a      	adds	r2, r3, #2
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	621a      	str	r2, [r3, #32]
 80044d2:	e008      	b.n	80044e6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	1c59      	adds	r1, r3, #1
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	6211      	str	r1, [r2, #32]
 80044de:	781a      	ldrb	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	4619      	mov	r1, r3
 80044f4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10f      	bne.n	800451a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68da      	ldr	r2, [r3, #12]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004508:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	68da      	ldr	r2, [r3, #12]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004518:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800451a:	2300      	movs	r3, #0
 800451c:	e000      	b.n	8004520 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800451e:	2302      	movs	r3, #2
  }
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68da      	ldr	r2, [r3, #12]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004542:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2220      	movs	r2, #32
 8004548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7ff fecf 	bl	80042f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3708      	adds	r7, #8
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b08c      	sub	sp, #48	@ 0x30
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004564:	2300      	movs	r3, #0
 8004566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004568:	2300      	movs	r3, #0
 800456a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b22      	cmp	r3, #34	@ 0x22
 8004576:	f040 80aa 	bne.w	80046ce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004582:	d115      	bne.n	80045b0 <UART_Receive_IT+0x54>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d111      	bne.n	80045b0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	b29b      	uxth	r3, r3
 800459a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800459e:	b29a      	uxth	r2, r3
 80045a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a8:	1c9a      	adds	r2, r3, #2
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80045ae:	e024      	b.n	80045fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045be:	d007      	beq.n	80045d0 <UART_Receive_IT+0x74>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10a      	bne.n	80045de <UART_Receive_IT+0x82>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d106      	bne.n	80045de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	b2da      	uxtb	r2, r3
 80045d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045da:	701a      	strb	r2, [r3, #0]
 80045dc:	e008      	b.n	80045f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045ea:	b2da      	uxtb	r2, r3
 80045ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f4:	1c5a      	adds	r2, r3, #1
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29b      	uxth	r3, r3
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	4619      	mov	r1, r3
 8004608:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800460a:	2b00      	cmp	r3, #0
 800460c:	d15d      	bne.n	80046ca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68da      	ldr	r2, [r3, #12]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 0220 	bic.w	r2, r2, #32
 800461c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68da      	ldr	r2, [r3, #12]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800462c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 0201 	bic.w	r2, r2, #1
 800463c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004650:	2b01      	cmp	r3, #1
 8004652:	d135      	bne.n	80046c0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	330c      	adds	r3, #12
 8004660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	e853 3f00 	ldrex	r3, [r3]
 8004668:	613b      	str	r3, [r7, #16]
   return(result);
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f023 0310 	bic.w	r3, r3, #16
 8004670:	627b      	str	r3, [r7, #36]	@ 0x24
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	330c      	adds	r3, #12
 8004678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800467a:	623a      	str	r2, [r7, #32]
 800467c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467e:	69f9      	ldr	r1, [r7, #28]
 8004680:	6a3a      	ldr	r2, [r7, #32]
 8004682:	e841 2300 	strex	r3, r2, [r1]
 8004686:	61bb      	str	r3, [r7, #24]
   return(result);
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1e5      	bne.n	800465a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d10a      	bne.n	80046b2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800469c:	2300      	movs	r3, #0
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	60fb      	str	r3, [r7, #12]
 80046b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80046b6:	4619      	mov	r1, r3
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f7ff fe2d 	bl	8004318 <HAL_UARTEx_RxEventCallback>
 80046be:	e002      	b.n	80046c6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f7fd fc69 	bl	8001f98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80046c6:	2300      	movs	r3, #0
 80046c8:	e002      	b.n	80046d0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e000      	b.n	80046d0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80046ce:	2302      	movs	r3, #2
  }
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3730      	adds	r7, #48	@ 0x30
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046dc:	b0c0      	sub	sp, #256	@ 0x100
 80046de:	af00      	add	r7, sp, #0
 80046e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	691b      	ldr	r3, [r3, #16]
 80046ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80046f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046f4:	68d9      	ldr	r1, [r3, #12]
 80046f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	ea40 0301 	orr.w	r3, r0, r1
 8004700:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004706:	689a      	ldr	r2, [r3, #8]
 8004708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	431a      	orrs	r2, r3
 8004710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	431a      	orrs	r2, r3
 8004718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	4313      	orrs	r3, r2
 8004720:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004730:	f021 010c 	bic.w	r1, r1, #12
 8004734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800473e:	430b      	orrs	r3, r1
 8004740:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800474e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004752:	6999      	ldr	r1, [r3, #24]
 8004754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	ea40 0301 	orr.w	r3, r0, r1
 800475e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	4b8f      	ldr	r3, [pc, #572]	@ (80049a4 <UART_SetConfig+0x2cc>)
 8004768:	429a      	cmp	r2, r3
 800476a:	d005      	beq.n	8004778 <UART_SetConfig+0xa0>
 800476c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	4b8d      	ldr	r3, [pc, #564]	@ (80049a8 <UART_SetConfig+0x2d0>)
 8004774:	429a      	cmp	r2, r3
 8004776:	d104      	bne.n	8004782 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004778:	f7fe febe 	bl	80034f8 <HAL_RCC_GetPCLK2Freq>
 800477c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004780:	e003      	b.n	800478a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004782:	f7fe fea5 	bl	80034d0 <HAL_RCC_GetPCLK1Freq>
 8004786:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800478a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800478e:	69db      	ldr	r3, [r3, #28]
 8004790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004794:	f040 810c 	bne.w	80049b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004798:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800479c:	2200      	movs	r2, #0
 800479e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80047a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80047a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80047aa:	4622      	mov	r2, r4
 80047ac:	462b      	mov	r3, r5
 80047ae:	1891      	adds	r1, r2, r2
 80047b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80047b2:	415b      	adcs	r3, r3
 80047b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80047ba:	4621      	mov	r1, r4
 80047bc:	eb12 0801 	adds.w	r8, r2, r1
 80047c0:	4629      	mov	r1, r5
 80047c2:	eb43 0901 	adc.w	r9, r3, r1
 80047c6:	f04f 0200 	mov.w	r2, #0
 80047ca:	f04f 0300 	mov.w	r3, #0
 80047ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047da:	4690      	mov	r8, r2
 80047dc:	4699      	mov	r9, r3
 80047de:	4623      	mov	r3, r4
 80047e0:	eb18 0303 	adds.w	r3, r8, r3
 80047e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80047e8:	462b      	mov	r3, r5
 80047ea:	eb49 0303 	adc.w	r3, r9, r3
 80047ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80047f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80047fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004802:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004806:	460b      	mov	r3, r1
 8004808:	18db      	adds	r3, r3, r3
 800480a:	653b      	str	r3, [r7, #80]	@ 0x50
 800480c:	4613      	mov	r3, r2
 800480e:	eb42 0303 	adc.w	r3, r2, r3
 8004812:	657b      	str	r3, [r7, #84]	@ 0x54
 8004814:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004818:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800481c:	f7fc fa3c 	bl	8000c98 <__aeabi_uldivmod>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4b61      	ldr	r3, [pc, #388]	@ (80049ac <UART_SetConfig+0x2d4>)
 8004826:	fba3 2302 	umull	r2, r3, r3, r2
 800482a:	095b      	lsrs	r3, r3, #5
 800482c:	011c      	lsls	r4, r3, #4
 800482e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004832:	2200      	movs	r2, #0
 8004834:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004838:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800483c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004840:	4642      	mov	r2, r8
 8004842:	464b      	mov	r3, r9
 8004844:	1891      	adds	r1, r2, r2
 8004846:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004848:	415b      	adcs	r3, r3
 800484a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800484c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004850:	4641      	mov	r1, r8
 8004852:	eb12 0a01 	adds.w	sl, r2, r1
 8004856:	4649      	mov	r1, r9
 8004858:	eb43 0b01 	adc.w	fp, r3, r1
 800485c:	f04f 0200 	mov.w	r2, #0
 8004860:	f04f 0300 	mov.w	r3, #0
 8004864:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004868:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800486c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004870:	4692      	mov	sl, r2
 8004872:	469b      	mov	fp, r3
 8004874:	4643      	mov	r3, r8
 8004876:	eb1a 0303 	adds.w	r3, sl, r3
 800487a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800487e:	464b      	mov	r3, r9
 8004880:	eb4b 0303 	adc.w	r3, fp, r3
 8004884:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004894:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004898:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800489c:	460b      	mov	r3, r1
 800489e:	18db      	adds	r3, r3, r3
 80048a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80048a2:	4613      	mov	r3, r2
 80048a4:	eb42 0303 	adc.w	r3, r2, r3
 80048a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80048ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80048b2:	f7fc f9f1 	bl	8000c98 <__aeabi_uldivmod>
 80048b6:	4602      	mov	r2, r0
 80048b8:	460b      	mov	r3, r1
 80048ba:	4611      	mov	r1, r2
 80048bc:	4b3b      	ldr	r3, [pc, #236]	@ (80049ac <UART_SetConfig+0x2d4>)
 80048be:	fba3 2301 	umull	r2, r3, r3, r1
 80048c2:	095b      	lsrs	r3, r3, #5
 80048c4:	2264      	movs	r2, #100	@ 0x64
 80048c6:	fb02 f303 	mul.w	r3, r2, r3
 80048ca:	1acb      	subs	r3, r1, r3
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80048d2:	4b36      	ldr	r3, [pc, #216]	@ (80049ac <UART_SetConfig+0x2d4>)
 80048d4:	fba3 2302 	umull	r2, r3, r3, r2
 80048d8:	095b      	lsrs	r3, r3, #5
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80048e0:	441c      	add	r4, r3
 80048e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80048f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80048f4:	4642      	mov	r2, r8
 80048f6:	464b      	mov	r3, r9
 80048f8:	1891      	adds	r1, r2, r2
 80048fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80048fc:	415b      	adcs	r3, r3
 80048fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004900:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004904:	4641      	mov	r1, r8
 8004906:	1851      	adds	r1, r2, r1
 8004908:	6339      	str	r1, [r7, #48]	@ 0x30
 800490a:	4649      	mov	r1, r9
 800490c:	414b      	adcs	r3, r1
 800490e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800491c:	4659      	mov	r1, fp
 800491e:	00cb      	lsls	r3, r1, #3
 8004920:	4651      	mov	r1, sl
 8004922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004926:	4651      	mov	r1, sl
 8004928:	00ca      	lsls	r2, r1, #3
 800492a:	4610      	mov	r0, r2
 800492c:	4619      	mov	r1, r3
 800492e:	4603      	mov	r3, r0
 8004930:	4642      	mov	r2, r8
 8004932:	189b      	adds	r3, r3, r2
 8004934:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004938:	464b      	mov	r3, r9
 800493a:	460a      	mov	r2, r1
 800493c:	eb42 0303 	adc.w	r3, r2, r3
 8004940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004950:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004954:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004958:	460b      	mov	r3, r1
 800495a:	18db      	adds	r3, r3, r3
 800495c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800495e:	4613      	mov	r3, r2
 8004960:	eb42 0303 	adc.w	r3, r2, r3
 8004964:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004966:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800496a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800496e:	f7fc f993 	bl	8000c98 <__aeabi_uldivmod>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4b0d      	ldr	r3, [pc, #52]	@ (80049ac <UART_SetConfig+0x2d4>)
 8004978:	fba3 1302 	umull	r1, r3, r3, r2
 800497c:	095b      	lsrs	r3, r3, #5
 800497e:	2164      	movs	r1, #100	@ 0x64
 8004980:	fb01 f303 	mul.w	r3, r1, r3
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	3332      	adds	r3, #50	@ 0x32
 800498a:	4a08      	ldr	r2, [pc, #32]	@ (80049ac <UART_SetConfig+0x2d4>)
 800498c:	fba2 2303 	umull	r2, r3, r2, r3
 8004990:	095b      	lsrs	r3, r3, #5
 8004992:	f003 0207 	and.w	r2, r3, #7
 8004996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4422      	add	r2, r4
 800499e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80049a0:	e106      	b.n	8004bb0 <UART_SetConfig+0x4d8>
 80049a2:	bf00      	nop
 80049a4:	40011000 	.word	0x40011000
 80049a8:	40011400 	.word	0x40011400
 80049ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049b4:	2200      	movs	r2, #0
 80049b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80049be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80049c2:	4642      	mov	r2, r8
 80049c4:	464b      	mov	r3, r9
 80049c6:	1891      	adds	r1, r2, r2
 80049c8:	6239      	str	r1, [r7, #32]
 80049ca:	415b      	adcs	r3, r3
 80049cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049d2:	4641      	mov	r1, r8
 80049d4:	1854      	adds	r4, r2, r1
 80049d6:	4649      	mov	r1, r9
 80049d8:	eb43 0501 	adc.w	r5, r3, r1
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	f04f 0300 	mov.w	r3, #0
 80049e4:	00eb      	lsls	r3, r5, #3
 80049e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049ea:	00e2      	lsls	r2, r4, #3
 80049ec:	4614      	mov	r4, r2
 80049ee:	461d      	mov	r5, r3
 80049f0:	4643      	mov	r3, r8
 80049f2:	18e3      	adds	r3, r4, r3
 80049f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80049f8:	464b      	mov	r3, r9
 80049fa:	eb45 0303 	adc.w	r3, r5, r3
 80049fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004a0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a12:	f04f 0200 	mov.w	r2, #0
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004a1e:	4629      	mov	r1, r5
 8004a20:	008b      	lsls	r3, r1, #2
 8004a22:	4621      	mov	r1, r4
 8004a24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a28:	4621      	mov	r1, r4
 8004a2a:	008a      	lsls	r2, r1, #2
 8004a2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004a30:	f7fc f932 	bl	8000c98 <__aeabi_uldivmod>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4b60      	ldr	r3, [pc, #384]	@ (8004bbc <UART_SetConfig+0x4e4>)
 8004a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	011c      	lsls	r4, r3, #4
 8004a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a46:	2200      	movs	r2, #0
 8004a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004a54:	4642      	mov	r2, r8
 8004a56:	464b      	mov	r3, r9
 8004a58:	1891      	adds	r1, r2, r2
 8004a5a:	61b9      	str	r1, [r7, #24]
 8004a5c:	415b      	adcs	r3, r3
 8004a5e:	61fb      	str	r3, [r7, #28]
 8004a60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a64:	4641      	mov	r1, r8
 8004a66:	1851      	adds	r1, r2, r1
 8004a68:	6139      	str	r1, [r7, #16]
 8004a6a:	4649      	mov	r1, r9
 8004a6c:	414b      	adcs	r3, r1
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	f04f 0200 	mov.w	r2, #0
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a7c:	4659      	mov	r1, fp
 8004a7e:	00cb      	lsls	r3, r1, #3
 8004a80:	4651      	mov	r1, sl
 8004a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a86:	4651      	mov	r1, sl
 8004a88:	00ca      	lsls	r2, r1, #3
 8004a8a:	4610      	mov	r0, r2
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4603      	mov	r3, r0
 8004a90:	4642      	mov	r2, r8
 8004a92:	189b      	adds	r3, r3, r2
 8004a94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a98:	464b      	mov	r3, r9
 8004a9a:	460a      	mov	r2, r1
 8004a9c:	eb42 0303 	adc.w	r3, r2, r3
 8004aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004aae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004abc:	4649      	mov	r1, r9
 8004abe:	008b      	lsls	r3, r1, #2
 8004ac0:	4641      	mov	r1, r8
 8004ac2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ac6:	4641      	mov	r1, r8
 8004ac8:	008a      	lsls	r2, r1, #2
 8004aca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004ace:	f7fc f8e3 	bl	8000c98 <__aeabi_uldivmod>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	460b      	mov	r3, r1
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	4b38      	ldr	r3, [pc, #224]	@ (8004bbc <UART_SetConfig+0x4e4>)
 8004ada:	fba3 2301 	umull	r2, r3, r3, r1
 8004ade:	095b      	lsrs	r3, r3, #5
 8004ae0:	2264      	movs	r2, #100	@ 0x64
 8004ae2:	fb02 f303 	mul.w	r3, r2, r3
 8004ae6:	1acb      	subs	r3, r1, r3
 8004ae8:	011b      	lsls	r3, r3, #4
 8004aea:	3332      	adds	r3, #50	@ 0x32
 8004aec:	4a33      	ldr	r2, [pc, #204]	@ (8004bbc <UART_SetConfig+0x4e4>)
 8004aee:	fba2 2303 	umull	r2, r3, r2, r3
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004af8:	441c      	add	r4, r3
 8004afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004afe:	2200      	movs	r2, #0
 8004b00:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b02:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004b08:	4642      	mov	r2, r8
 8004b0a:	464b      	mov	r3, r9
 8004b0c:	1891      	adds	r1, r2, r2
 8004b0e:	60b9      	str	r1, [r7, #8]
 8004b10:	415b      	adcs	r3, r3
 8004b12:	60fb      	str	r3, [r7, #12]
 8004b14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b18:	4641      	mov	r1, r8
 8004b1a:	1851      	adds	r1, r2, r1
 8004b1c:	6039      	str	r1, [r7, #0]
 8004b1e:	4649      	mov	r1, r9
 8004b20:	414b      	adcs	r3, r1
 8004b22:	607b      	str	r3, [r7, #4]
 8004b24:	f04f 0200 	mov.w	r2, #0
 8004b28:	f04f 0300 	mov.w	r3, #0
 8004b2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004b30:	4659      	mov	r1, fp
 8004b32:	00cb      	lsls	r3, r1, #3
 8004b34:	4651      	mov	r1, sl
 8004b36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b3a:	4651      	mov	r1, sl
 8004b3c:	00ca      	lsls	r2, r1, #3
 8004b3e:	4610      	mov	r0, r2
 8004b40:	4619      	mov	r1, r3
 8004b42:	4603      	mov	r3, r0
 8004b44:	4642      	mov	r2, r8
 8004b46:	189b      	adds	r3, r3, r2
 8004b48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	460a      	mov	r2, r1
 8004b4e:	eb42 0303 	adc.w	r3, r2, r3
 8004b52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004b60:	f04f 0200 	mov.w	r2, #0
 8004b64:	f04f 0300 	mov.w	r3, #0
 8004b68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004b6c:	4649      	mov	r1, r9
 8004b6e:	008b      	lsls	r3, r1, #2
 8004b70:	4641      	mov	r1, r8
 8004b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b76:	4641      	mov	r1, r8
 8004b78:	008a      	lsls	r2, r1, #2
 8004b7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004b7e:	f7fc f88b 	bl	8000c98 <__aeabi_uldivmod>
 8004b82:	4602      	mov	r2, r0
 8004b84:	460b      	mov	r3, r1
 8004b86:	4b0d      	ldr	r3, [pc, #52]	@ (8004bbc <UART_SetConfig+0x4e4>)
 8004b88:	fba3 1302 	umull	r1, r3, r3, r2
 8004b8c:	095b      	lsrs	r3, r3, #5
 8004b8e:	2164      	movs	r1, #100	@ 0x64
 8004b90:	fb01 f303 	mul.w	r3, r1, r3
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	3332      	adds	r3, #50	@ 0x32
 8004b9a:	4a08      	ldr	r2, [pc, #32]	@ (8004bbc <UART_SetConfig+0x4e4>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	095b      	lsrs	r3, r3, #5
 8004ba2:	f003 020f 	and.w	r2, r3, #15
 8004ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4422      	add	r2, r4
 8004bae:	609a      	str	r2, [r3, #8]
}
 8004bb0:	bf00      	nop
 8004bb2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bbc:	51eb851f 	.word	0x51eb851f

08004bc0 <atof>:
 8004bc0:	2100      	movs	r1, #0
 8004bc2:	f000 be09 	b.w	80057d8 <strtod>

08004bc6 <atoi>:
 8004bc6:	220a      	movs	r2, #10
 8004bc8:	2100      	movs	r1, #0
 8004bca:	f000 be8b 	b.w	80058e4 <strtol>

08004bce <sulp>:
 8004bce:	b570      	push	{r4, r5, r6, lr}
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	460d      	mov	r5, r1
 8004bd4:	ec45 4b10 	vmov	d0, r4, r5
 8004bd8:	4616      	mov	r6, r2
 8004bda:	f003 fb59 	bl	8008290 <__ulp>
 8004bde:	ec51 0b10 	vmov	r0, r1, d0
 8004be2:	b17e      	cbz	r6, 8004c04 <sulp+0x36>
 8004be4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004be8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	dd09      	ble.n	8004c04 <sulp+0x36>
 8004bf0:	051b      	lsls	r3, r3, #20
 8004bf2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004bf6:	2400      	movs	r4, #0
 8004bf8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004bfc:	4622      	mov	r2, r4
 8004bfe:	462b      	mov	r3, r5
 8004c00:	f7fb fd02 	bl	8000608 <__aeabi_dmul>
 8004c04:	ec41 0b10 	vmov	d0, r0, r1
 8004c08:	bd70      	pop	{r4, r5, r6, pc}
 8004c0a:	0000      	movs	r0, r0
 8004c0c:	0000      	movs	r0, r0
	...

08004c10 <_strtod_l>:
 8004c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c14:	b09f      	sub	sp, #124	@ 0x7c
 8004c16:	460c      	mov	r4, r1
 8004c18:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	921a      	str	r2, [sp, #104]	@ 0x68
 8004c1e:	9005      	str	r0, [sp, #20]
 8004c20:	f04f 0a00 	mov.w	sl, #0
 8004c24:	f04f 0b00 	mov.w	fp, #0
 8004c28:	460a      	mov	r2, r1
 8004c2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004c2c:	7811      	ldrb	r1, [r2, #0]
 8004c2e:	292b      	cmp	r1, #43	@ 0x2b
 8004c30:	d04a      	beq.n	8004cc8 <_strtod_l+0xb8>
 8004c32:	d838      	bhi.n	8004ca6 <_strtod_l+0x96>
 8004c34:	290d      	cmp	r1, #13
 8004c36:	d832      	bhi.n	8004c9e <_strtod_l+0x8e>
 8004c38:	2908      	cmp	r1, #8
 8004c3a:	d832      	bhi.n	8004ca2 <_strtod_l+0x92>
 8004c3c:	2900      	cmp	r1, #0
 8004c3e:	d03b      	beq.n	8004cb8 <_strtod_l+0xa8>
 8004c40:	2200      	movs	r2, #0
 8004c42:	920e      	str	r2, [sp, #56]	@ 0x38
 8004c44:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004c46:	782a      	ldrb	r2, [r5, #0]
 8004c48:	2a30      	cmp	r2, #48	@ 0x30
 8004c4a:	f040 80b2 	bne.w	8004db2 <_strtod_l+0x1a2>
 8004c4e:	786a      	ldrb	r2, [r5, #1]
 8004c50:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004c54:	2a58      	cmp	r2, #88	@ 0x58
 8004c56:	d16e      	bne.n	8004d36 <_strtod_l+0x126>
 8004c58:	9302      	str	r3, [sp, #8]
 8004c5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c5c:	9301      	str	r3, [sp, #4]
 8004c5e:	ab1a      	add	r3, sp, #104	@ 0x68
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	4a8f      	ldr	r2, [pc, #572]	@ (8004ea0 <_strtod_l+0x290>)
 8004c64:	9805      	ldr	r0, [sp, #20]
 8004c66:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004c68:	a919      	add	r1, sp, #100	@ 0x64
 8004c6a:	f002 fc0b 	bl	8007484 <__gethex>
 8004c6e:	f010 060f 	ands.w	r6, r0, #15
 8004c72:	4604      	mov	r4, r0
 8004c74:	d005      	beq.n	8004c82 <_strtod_l+0x72>
 8004c76:	2e06      	cmp	r6, #6
 8004c78:	d128      	bne.n	8004ccc <_strtod_l+0xbc>
 8004c7a:	3501      	adds	r5, #1
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004c80:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f040 858e 	bne.w	80057a6 <_strtod_l+0xb96>
 8004c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004c8c:	b1cb      	cbz	r3, 8004cc2 <_strtod_l+0xb2>
 8004c8e:	4652      	mov	r2, sl
 8004c90:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004c94:	ec43 2b10 	vmov	d0, r2, r3
 8004c98:	b01f      	add	sp, #124	@ 0x7c
 8004c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c9e:	2920      	cmp	r1, #32
 8004ca0:	d1ce      	bne.n	8004c40 <_strtod_l+0x30>
 8004ca2:	3201      	adds	r2, #1
 8004ca4:	e7c1      	b.n	8004c2a <_strtod_l+0x1a>
 8004ca6:	292d      	cmp	r1, #45	@ 0x2d
 8004ca8:	d1ca      	bne.n	8004c40 <_strtod_l+0x30>
 8004caa:	2101      	movs	r1, #1
 8004cac:	910e      	str	r1, [sp, #56]	@ 0x38
 8004cae:	1c51      	adds	r1, r2, #1
 8004cb0:	9119      	str	r1, [sp, #100]	@ 0x64
 8004cb2:	7852      	ldrb	r2, [r2, #1]
 8004cb4:	2a00      	cmp	r2, #0
 8004cb6:	d1c5      	bne.n	8004c44 <_strtod_l+0x34>
 8004cb8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004cba:	9419      	str	r4, [sp, #100]	@ 0x64
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f040 8570 	bne.w	80057a2 <_strtod_l+0xb92>
 8004cc2:	4652      	mov	r2, sl
 8004cc4:	465b      	mov	r3, fp
 8004cc6:	e7e5      	b.n	8004c94 <_strtod_l+0x84>
 8004cc8:	2100      	movs	r1, #0
 8004cca:	e7ef      	b.n	8004cac <_strtod_l+0x9c>
 8004ccc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004cce:	b13a      	cbz	r2, 8004ce0 <_strtod_l+0xd0>
 8004cd0:	2135      	movs	r1, #53	@ 0x35
 8004cd2:	a81c      	add	r0, sp, #112	@ 0x70
 8004cd4:	f003 fbd6 	bl	8008484 <__copybits>
 8004cd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004cda:	9805      	ldr	r0, [sp, #20]
 8004cdc:	f002 ffac 	bl	8007c38 <_Bfree>
 8004ce0:	3e01      	subs	r6, #1
 8004ce2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004ce4:	2e04      	cmp	r6, #4
 8004ce6:	d806      	bhi.n	8004cf6 <_strtod_l+0xe6>
 8004ce8:	e8df f006 	tbb	[pc, r6]
 8004cec:	201d0314 	.word	0x201d0314
 8004cf0:	14          	.byte	0x14
 8004cf1:	00          	.byte	0x00
 8004cf2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004cf6:	05e1      	lsls	r1, r4, #23
 8004cf8:	bf48      	it	mi
 8004cfa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004cfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004d02:	0d1b      	lsrs	r3, r3, #20
 8004d04:	051b      	lsls	r3, r3, #20
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1bb      	bne.n	8004c82 <_strtod_l+0x72>
 8004d0a:	f001 fc45 	bl	8006598 <__errno>
 8004d0e:	2322      	movs	r3, #34	@ 0x22
 8004d10:	6003      	str	r3, [r0, #0]
 8004d12:	e7b6      	b.n	8004c82 <_strtod_l+0x72>
 8004d14:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004d18:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004d1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004d20:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004d24:	e7e7      	b.n	8004cf6 <_strtod_l+0xe6>
 8004d26:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8004ea8 <_strtod_l+0x298>
 8004d2a:	e7e4      	b.n	8004cf6 <_strtod_l+0xe6>
 8004d2c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004d30:	f04f 3aff 	mov.w	sl, #4294967295
 8004d34:	e7df      	b.n	8004cf6 <_strtod_l+0xe6>
 8004d36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d3c:	785b      	ldrb	r3, [r3, #1]
 8004d3e:	2b30      	cmp	r3, #48	@ 0x30
 8004d40:	d0f9      	beq.n	8004d36 <_strtod_l+0x126>
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d09d      	beq.n	8004c82 <_strtod_l+0x72>
 8004d46:	2301      	movs	r3, #1
 8004d48:	2700      	movs	r7, #0
 8004d4a:	9308      	str	r3, [sp, #32]
 8004d4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004d4e:	930c      	str	r3, [sp, #48]	@ 0x30
 8004d50:	970b      	str	r7, [sp, #44]	@ 0x2c
 8004d52:	46b9      	mov	r9, r7
 8004d54:	220a      	movs	r2, #10
 8004d56:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004d58:	7805      	ldrb	r5, [r0, #0]
 8004d5a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004d5e:	b2d9      	uxtb	r1, r3
 8004d60:	2909      	cmp	r1, #9
 8004d62:	d928      	bls.n	8004db6 <_strtod_l+0x1a6>
 8004d64:	494f      	ldr	r1, [pc, #316]	@ (8004ea4 <_strtod_l+0x294>)
 8004d66:	2201      	movs	r2, #1
 8004d68:	f001 fb4b 	bl	8006402 <strncmp>
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	d032      	beq.n	8004dd6 <_strtod_l+0x1c6>
 8004d70:	2000      	movs	r0, #0
 8004d72:	462a      	mov	r2, r5
 8004d74:	900a      	str	r0, [sp, #40]	@ 0x28
 8004d76:	464d      	mov	r5, r9
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2a65      	cmp	r2, #101	@ 0x65
 8004d7c:	d001      	beq.n	8004d82 <_strtod_l+0x172>
 8004d7e:	2a45      	cmp	r2, #69	@ 0x45
 8004d80:	d114      	bne.n	8004dac <_strtod_l+0x19c>
 8004d82:	b91d      	cbnz	r5, 8004d8c <_strtod_l+0x17c>
 8004d84:	9a08      	ldr	r2, [sp, #32]
 8004d86:	4302      	orrs	r2, r0
 8004d88:	d096      	beq.n	8004cb8 <_strtod_l+0xa8>
 8004d8a:	2500      	movs	r5, #0
 8004d8c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004d8e:	1c62      	adds	r2, r4, #1
 8004d90:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d92:	7862      	ldrb	r2, [r4, #1]
 8004d94:	2a2b      	cmp	r2, #43	@ 0x2b
 8004d96:	d07a      	beq.n	8004e8e <_strtod_l+0x27e>
 8004d98:	2a2d      	cmp	r2, #45	@ 0x2d
 8004d9a:	d07e      	beq.n	8004e9a <_strtod_l+0x28a>
 8004d9c:	f04f 0c00 	mov.w	ip, #0
 8004da0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004da4:	2909      	cmp	r1, #9
 8004da6:	f240 8085 	bls.w	8004eb4 <_strtod_l+0x2a4>
 8004daa:	9419      	str	r4, [sp, #100]	@ 0x64
 8004dac:	f04f 0800 	mov.w	r8, #0
 8004db0:	e0a5      	b.n	8004efe <_strtod_l+0x2ee>
 8004db2:	2300      	movs	r3, #0
 8004db4:	e7c8      	b.n	8004d48 <_strtod_l+0x138>
 8004db6:	f1b9 0f08 	cmp.w	r9, #8
 8004dba:	bfd8      	it	le
 8004dbc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8004dbe:	f100 0001 	add.w	r0, r0, #1
 8004dc2:	bfda      	itte	le
 8004dc4:	fb02 3301 	mlale	r3, r2, r1, r3
 8004dc8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8004dca:	fb02 3707 	mlagt	r7, r2, r7, r3
 8004dce:	f109 0901 	add.w	r9, r9, #1
 8004dd2:	9019      	str	r0, [sp, #100]	@ 0x64
 8004dd4:	e7bf      	b.n	8004d56 <_strtod_l+0x146>
 8004dd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ddc:	785a      	ldrb	r2, [r3, #1]
 8004dde:	f1b9 0f00 	cmp.w	r9, #0
 8004de2:	d03b      	beq.n	8004e5c <_strtod_l+0x24c>
 8004de4:	900a      	str	r0, [sp, #40]	@ 0x28
 8004de6:	464d      	mov	r5, r9
 8004de8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004dec:	2b09      	cmp	r3, #9
 8004dee:	d912      	bls.n	8004e16 <_strtod_l+0x206>
 8004df0:	2301      	movs	r3, #1
 8004df2:	e7c2      	b.n	8004d7a <_strtod_l+0x16a>
 8004df4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	9219      	str	r2, [sp, #100]	@ 0x64
 8004dfa:	785a      	ldrb	r2, [r3, #1]
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	2a30      	cmp	r2, #48	@ 0x30
 8004e00:	d0f8      	beq.n	8004df4 <_strtod_l+0x1e4>
 8004e02:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004e06:	2b08      	cmp	r3, #8
 8004e08:	f200 84d2 	bhi.w	80057b0 <_strtod_l+0xba0>
 8004e0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e0e:	900a      	str	r0, [sp, #40]	@ 0x28
 8004e10:	2000      	movs	r0, #0
 8004e12:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e14:	4605      	mov	r5, r0
 8004e16:	3a30      	subs	r2, #48	@ 0x30
 8004e18:	f100 0301 	add.w	r3, r0, #1
 8004e1c:	d018      	beq.n	8004e50 <_strtod_l+0x240>
 8004e1e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004e20:	4419      	add	r1, r3
 8004e22:	910a      	str	r1, [sp, #40]	@ 0x28
 8004e24:	462e      	mov	r6, r5
 8004e26:	f04f 0e0a 	mov.w	lr, #10
 8004e2a:	1c71      	adds	r1, r6, #1
 8004e2c:	eba1 0c05 	sub.w	ip, r1, r5
 8004e30:	4563      	cmp	r3, ip
 8004e32:	dc15      	bgt.n	8004e60 <_strtod_l+0x250>
 8004e34:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8004e38:	182b      	adds	r3, r5, r0
 8004e3a:	2b08      	cmp	r3, #8
 8004e3c:	f105 0501 	add.w	r5, r5, #1
 8004e40:	4405      	add	r5, r0
 8004e42:	dc1a      	bgt.n	8004e7a <_strtod_l+0x26a>
 8004e44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004e46:	230a      	movs	r3, #10
 8004e48:	fb03 2301 	mla	r3, r3, r1, r2
 8004e4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e4e:	2300      	movs	r3, #0
 8004e50:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004e52:	1c51      	adds	r1, r2, #1
 8004e54:	9119      	str	r1, [sp, #100]	@ 0x64
 8004e56:	7852      	ldrb	r2, [r2, #1]
 8004e58:	4618      	mov	r0, r3
 8004e5a:	e7c5      	b.n	8004de8 <_strtod_l+0x1d8>
 8004e5c:	4648      	mov	r0, r9
 8004e5e:	e7ce      	b.n	8004dfe <_strtod_l+0x1ee>
 8004e60:	2e08      	cmp	r6, #8
 8004e62:	dc05      	bgt.n	8004e70 <_strtod_l+0x260>
 8004e64:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8004e66:	fb0e f606 	mul.w	r6, lr, r6
 8004e6a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8004e6c:	460e      	mov	r6, r1
 8004e6e:	e7dc      	b.n	8004e2a <_strtod_l+0x21a>
 8004e70:	2910      	cmp	r1, #16
 8004e72:	bfd8      	it	le
 8004e74:	fb0e f707 	mulle.w	r7, lr, r7
 8004e78:	e7f8      	b.n	8004e6c <_strtod_l+0x25c>
 8004e7a:	2b0f      	cmp	r3, #15
 8004e7c:	bfdc      	itt	le
 8004e7e:	230a      	movle	r3, #10
 8004e80:	fb03 2707 	mlale	r7, r3, r7, r2
 8004e84:	e7e3      	b.n	8004e4e <_strtod_l+0x23e>
 8004e86:	2300      	movs	r3, #0
 8004e88:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e77a      	b.n	8004d84 <_strtod_l+0x174>
 8004e8e:	f04f 0c00 	mov.w	ip, #0
 8004e92:	1ca2      	adds	r2, r4, #2
 8004e94:	9219      	str	r2, [sp, #100]	@ 0x64
 8004e96:	78a2      	ldrb	r2, [r4, #2]
 8004e98:	e782      	b.n	8004da0 <_strtod_l+0x190>
 8004e9a:	f04f 0c01 	mov.w	ip, #1
 8004e9e:	e7f8      	b.n	8004e92 <_strtod_l+0x282>
 8004ea0:	08009444 	.word	0x08009444
 8004ea4:	08009205 	.word	0x08009205
 8004ea8:	7ff00000 	.word	0x7ff00000
 8004eac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004eae:	1c51      	adds	r1, r2, #1
 8004eb0:	9119      	str	r1, [sp, #100]	@ 0x64
 8004eb2:	7852      	ldrb	r2, [r2, #1]
 8004eb4:	2a30      	cmp	r2, #48	@ 0x30
 8004eb6:	d0f9      	beq.n	8004eac <_strtod_l+0x29c>
 8004eb8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004ebc:	2908      	cmp	r1, #8
 8004ebe:	f63f af75 	bhi.w	8004dac <_strtod_l+0x19c>
 8004ec2:	3a30      	subs	r2, #48	@ 0x30
 8004ec4:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ec6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004ec8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004eca:	f04f 080a 	mov.w	r8, #10
 8004ece:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004ed0:	1c56      	adds	r6, r2, #1
 8004ed2:	9619      	str	r6, [sp, #100]	@ 0x64
 8004ed4:	7852      	ldrb	r2, [r2, #1]
 8004ed6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004eda:	f1be 0f09 	cmp.w	lr, #9
 8004ede:	d939      	bls.n	8004f54 <_strtod_l+0x344>
 8004ee0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004ee2:	1a76      	subs	r6, r6, r1
 8004ee4:	2e08      	cmp	r6, #8
 8004ee6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004eea:	dc03      	bgt.n	8004ef4 <_strtod_l+0x2e4>
 8004eec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004eee:	4588      	cmp	r8, r1
 8004ef0:	bfa8      	it	ge
 8004ef2:	4688      	movge	r8, r1
 8004ef4:	f1bc 0f00 	cmp.w	ip, #0
 8004ef8:	d001      	beq.n	8004efe <_strtod_l+0x2ee>
 8004efa:	f1c8 0800 	rsb	r8, r8, #0
 8004efe:	2d00      	cmp	r5, #0
 8004f00:	d14e      	bne.n	8004fa0 <_strtod_l+0x390>
 8004f02:	9908      	ldr	r1, [sp, #32]
 8004f04:	4308      	orrs	r0, r1
 8004f06:	f47f aebc 	bne.w	8004c82 <_strtod_l+0x72>
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f47f aed4 	bne.w	8004cb8 <_strtod_l+0xa8>
 8004f10:	2a69      	cmp	r2, #105	@ 0x69
 8004f12:	d028      	beq.n	8004f66 <_strtod_l+0x356>
 8004f14:	dc25      	bgt.n	8004f62 <_strtod_l+0x352>
 8004f16:	2a49      	cmp	r2, #73	@ 0x49
 8004f18:	d025      	beq.n	8004f66 <_strtod_l+0x356>
 8004f1a:	2a4e      	cmp	r2, #78	@ 0x4e
 8004f1c:	f47f aecc 	bne.w	8004cb8 <_strtod_l+0xa8>
 8004f20:	499a      	ldr	r1, [pc, #616]	@ (800518c <_strtod_l+0x57c>)
 8004f22:	a819      	add	r0, sp, #100	@ 0x64
 8004f24:	f002 fcd0 	bl	80078c8 <__match>
 8004f28:	2800      	cmp	r0, #0
 8004f2a:	f43f aec5 	beq.w	8004cb8 <_strtod_l+0xa8>
 8004f2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	2b28      	cmp	r3, #40	@ 0x28
 8004f34:	d12e      	bne.n	8004f94 <_strtod_l+0x384>
 8004f36:	4996      	ldr	r1, [pc, #600]	@ (8005190 <_strtod_l+0x580>)
 8004f38:	aa1c      	add	r2, sp, #112	@ 0x70
 8004f3a:	a819      	add	r0, sp, #100	@ 0x64
 8004f3c:	f002 fcd8 	bl	80078f0 <__hexnan>
 8004f40:	2805      	cmp	r0, #5
 8004f42:	d127      	bne.n	8004f94 <_strtod_l+0x384>
 8004f44:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004f46:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8004f4a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8004f4e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8004f52:	e696      	b.n	8004c82 <_strtod_l+0x72>
 8004f54:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f56:	fb08 2101 	mla	r1, r8, r1, r2
 8004f5a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8004f5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f60:	e7b5      	b.n	8004ece <_strtod_l+0x2be>
 8004f62:	2a6e      	cmp	r2, #110	@ 0x6e
 8004f64:	e7da      	b.n	8004f1c <_strtod_l+0x30c>
 8004f66:	498b      	ldr	r1, [pc, #556]	@ (8005194 <_strtod_l+0x584>)
 8004f68:	a819      	add	r0, sp, #100	@ 0x64
 8004f6a:	f002 fcad 	bl	80078c8 <__match>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	f43f aea2 	beq.w	8004cb8 <_strtod_l+0xa8>
 8004f74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f76:	4988      	ldr	r1, [pc, #544]	@ (8005198 <_strtod_l+0x588>)
 8004f78:	3b01      	subs	r3, #1
 8004f7a:	a819      	add	r0, sp, #100	@ 0x64
 8004f7c:	9319      	str	r3, [sp, #100]	@ 0x64
 8004f7e:	f002 fca3 	bl	80078c8 <__match>
 8004f82:	b910      	cbnz	r0, 8004f8a <_strtod_l+0x37a>
 8004f84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f86:	3301      	adds	r3, #1
 8004f88:	9319      	str	r3, [sp, #100]	@ 0x64
 8004f8a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80051a8 <_strtod_l+0x598>
 8004f8e:	f04f 0a00 	mov.w	sl, #0
 8004f92:	e676      	b.n	8004c82 <_strtod_l+0x72>
 8004f94:	4881      	ldr	r0, [pc, #516]	@ (800519c <_strtod_l+0x58c>)
 8004f96:	f001 fb43 	bl	8006620 <nan>
 8004f9a:	ec5b ab10 	vmov	sl, fp, d0
 8004f9e:	e670      	b.n	8004c82 <_strtod_l+0x72>
 8004fa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fa2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8004fa4:	eba8 0303 	sub.w	r3, r8, r3
 8004fa8:	f1b9 0f00 	cmp.w	r9, #0
 8004fac:	bf08      	it	eq
 8004fae:	46a9      	moveq	r9, r5
 8004fb0:	2d10      	cmp	r5, #16
 8004fb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fb4:	462c      	mov	r4, r5
 8004fb6:	bfa8      	it	ge
 8004fb8:	2410      	movge	r4, #16
 8004fba:	f7fb faab 	bl	8000514 <__aeabi_ui2d>
 8004fbe:	2d09      	cmp	r5, #9
 8004fc0:	4682      	mov	sl, r0
 8004fc2:	468b      	mov	fp, r1
 8004fc4:	dc13      	bgt.n	8004fee <_strtod_l+0x3de>
 8004fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	f43f ae5a 	beq.w	8004c82 <_strtod_l+0x72>
 8004fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fd0:	dd78      	ble.n	80050c4 <_strtod_l+0x4b4>
 8004fd2:	2b16      	cmp	r3, #22
 8004fd4:	dc5f      	bgt.n	8005096 <_strtod_l+0x486>
 8004fd6:	4972      	ldr	r1, [pc, #456]	@ (80051a0 <_strtod_l+0x590>)
 8004fd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004fdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fe0:	4652      	mov	r2, sl
 8004fe2:	465b      	mov	r3, fp
 8004fe4:	f7fb fb10 	bl	8000608 <__aeabi_dmul>
 8004fe8:	4682      	mov	sl, r0
 8004fea:	468b      	mov	fp, r1
 8004fec:	e649      	b.n	8004c82 <_strtod_l+0x72>
 8004fee:	4b6c      	ldr	r3, [pc, #432]	@ (80051a0 <_strtod_l+0x590>)
 8004ff0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004ff4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8004ff8:	f7fb fb06 	bl	8000608 <__aeabi_dmul>
 8004ffc:	4682      	mov	sl, r0
 8004ffe:	4638      	mov	r0, r7
 8005000:	468b      	mov	fp, r1
 8005002:	f7fb fa87 	bl	8000514 <__aeabi_ui2d>
 8005006:	4602      	mov	r2, r0
 8005008:	460b      	mov	r3, r1
 800500a:	4650      	mov	r0, sl
 800500c:	4659      	mov	r1, fp
 800500e:	f7fb f945 	bl	800029c <__adddf3>
 8005012:	2d0f      	cmp	r5, #15
 8005014:	4682      	mov	sl, r0
 8005016:	468b      	mov	fp, r1
 8005018:	ddd5      	ble.n	8004fc6 <_strtod_l+0x3b6>
 800501a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800501c:	1b2c      	subs	r4, r5, r4
 800501e:	441c      	add	r4, r3
 8005020:	2c00      	cmp	r4, #0
 8005022:	f340 8093 	ble.w	800514c <_strtod_l+0x53c>
 8005026:	f014 030f 	ands.w	r3, r4, #15
 800502a:	d00a      	beq.n	8005042 <_strtod_l+0x432>
 800502c:	495c      	ldr	r1, [pc, #368]	@ (80051a0 <_strtod_l+0x590>)
 800502e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005032:	4652      	mov	r2, sl
 8005034:	465b      	mov	r3, fp
 8005036:	e9d1 0100 	ldrd	r0, r1, [r1]
 800503a:	f7fb fae5 	bl	8000608 <__aeabi_dmul>
 800503e:	4682      	mov	sl, r0
 8005040:	468b      	mov	fp, r1
 8005042:	f034 040f 	bics.w	r4, r4, #15
 8005046:	d073      	beq.n	8005130 <_strtod_l+0x520>
 8005048:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800504c:	dd49      	ble.n	80050e2 <_strtod_l+0x4d2>
 800504e:	2400      	movs	r4, #0
 8005050:	46a0      	mov	r8, r4
 8005052:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005054:	46a1      	mov	r9, r4
 8005056:	9a05      	ldr	r2, [sp, #20]
 8005058:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80051a8 <_strtod_l+0x598>
 800505c:	2322      	movs	r3, #34	@ 0x22
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	f04f 0a00 	mov.w	sl, #0
 8005064:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005066:	2b00      	cmp	r3, #0
 8005068:	f43f ae0b 	beq.w	8004c82 <_strtod_l+0x72>
 800506c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800506e:	9805      	ldr	r0, [sp, #20]
 8005070:	f002 fde2 	bl	8007c38 <_Bfree>
 8005074:	9805      	ldr	r0, [sp, #20]
 8005076:	4649      	mov	r1, r9
 8005078:	f002 fdde 	bl	8007c38 <_Bfree>
 800507c:	9805      	ldr	r0, [sp, #20]
 800507e:	4641      	mov	r1, r8
 8005080:	f002 fdda 	bl	8007c38 <_Bfree>
 8005084:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005086:	9805      	ldr	r0, [sp, #20]
 8005088:	f002 fdd6 	bl	8007c38 <_Bfree>
 800508c:	9805      	ldr	r0, [sp, #20]
 800508e:	4621      	mov	r1, r4
 8005090:	f002 fdd2 	bl	8007c38 <_Bfree>
 8005094:	e5f5      	b.n	8004c82 <_strtod_l+0x72>
 8005096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005098:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800509c:	4293      	cmp	r3, r2
 800509e:	dbbc      	blt.n	800501a <_strtod_l+0x40a>
 80050a0:	4c3f      	ldr	r4, [pc, #252]	@ (80051a0 <_strtod_l+0x590>)
 80050a2:	f1c5 050f 	rsb	r5, r5, #15
 80050a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80050aa:	4652      	mov	r2, sl
 80050ac:	465b      	mov	r3, fp
 80050ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050b2:	f7fb faa9 	bl	8000608 <__aeabi_dmul>
 80050b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050b8:	1b5d      	subs	r5, r3, r5
 80050ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80050be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80050c2:	e78f      	b.n	8004fe4 <_strtod_l+0x3d4>
 80050c4:	3316      	adds	r3, #22
 80050c6:	dba8      	blt.n	800501a <_strtod_l+0x40a>
 80050c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050ca:	eba3 0808 	sub.w	r8, r3, r8
 80050ce:	4b34      	ldr	r3, [pc, #208]	@ (80051a0 <_strtod_l+0x590>)
 80050d0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80050d4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80050d8:	4650      	mov	r0, sl
 80050da:	4659      	mov	r1, fp
 80050dc:	f7fb fbbe 	bl	800085c <__aeabi_ddiv>
 80050e0:	e782      	b.n	8004fe8 <_strtod_l+0x3d8>
 80050e2:	2300      	movs	r3, #0
 80050e4:	4f2f      	ldr	r7, [pc, #188]	@ (80051a4 <_strtod_l+0x594>)
 80050e6:	1124      	asrs	r4, r4, #4
 80050e8:	4650      	mov	r0, sl
 80050ea:	4659      	mov	r1, fp
 80050ec:	461e      	mov	r6, r3
 80050ee:	2c01      	cmp	r4, #1
 80050f0:	dc21      	bgt.n	8005136 <_strtod_l+0x526>
 80050f2:	b10b      	cbz	r3, 80050f8 <_strtod_l+0x4e8>
 80050f4:	4682      	mov	sl, r0
 80050f6:	468b      	mov	fp, r1
 80050f8:	492a      	ldr	r1, [pc, #168]	@ (80051a4 <_strtod_l+0x594>)
 80050fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80050fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005102:	4652      	mov	r2, sl
 8005104:	465b      	mov	r3, fp
 8005106:	e9d1 0100 	ldrd	r0, r1, [r1]
 800510a:	f7fb fa7d 	bl	8000608 <__aeabi_dmul>
 800510e:	4b26      	ldr	r3, [pc, #152]	@ (80051a8 <_strtod_l+0x598>)
 8005110:	460a      	mov	r2, r1
 8005112:	400b      	ands	r3, r1
 8005114:	4925      	ldr	r1, [pc, #148]	@ (80051ac <_strtod_l+0x59c>)
 8005116:	428b      	cmp	r3, r1
 8005118:	4682      	mov	sl, r0
 800511a:	d898      	bhi.n	800504e <_strtod_l+0x43e>
 800511c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005120:	428b      	cmp	r3, r1
 8005122:	bf86      	itte	hi
 8005124:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80051b0 <_strtod_l+0x5a0>
 8005128:	f04f 3aff 	movhi.w	sl, #4294967295
 800512c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005130:	2300      	movs	r3, #0
 8005132:	9308      	str	r3, [sp, #32]
 8005134:	e076      	b.n	8005224 <_strtod_l+0x614>
 8005136:	07e2      	lsls	r2, r4, #31
 8005138:	d504      	bpl.n	8005144 <_strtod_l+0x534>
 800513a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800513e:	f7fb fa63 	bl	8000608 <__aeabi_dmul>
 8005142:	2301      	movs	r3, #1
 8005144:	3601      	adds	r6, #1
 8005146:	1064      	asrs	r4, r4, #1
 8005148:	3708      	adds	r7, #8
 800514a:	e7d0      	b.n	80050ee <_strtod_l+0x4de>
 800514c:	d0f0      	beq.n	8005130 <_strtod_l+0x520>
 800514e:	4264      	negs	r4, r4
 8005150:	f014 020f 	ands.w	r2, r4, #15
 8005154:	d00a      	beq.n	800516c <_strtod_l+0x55c>
 8005156:	4b12      	ldr	r3, [pc, #72]	@ (80051a0 <_strtod_l+0x590>)
 8005158:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800515c:	4650      	mov	r0, sl
 800515e:	4659      	mov	r1, fp
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f7fb fb7a 	bl	800085c <__aeabi_ddiv>
 8005168:	4682      	mov	sl, r0
 800516a:	468b      	mov	fp, r1
 800516c:	1124      	asrs	r4, r4, #4
 800516e:	d0df      	beq.n	8005130 <_strtod_l+0x520>
 8005170:	2c1f      	cmp	r4, #31
 8005172:	dd1f      	ble.n	80051b4 <_strtod_l+0x5a4>
 8005174:	2400      	movs	r4, #0
 8005176:	46a0      	mov	r8, r4
 8005178:	940b      	str	r4, [sp, #44]	@ 0x2c
 800517a:	46a1      	mov	r9, r4
 800517c:	9a05      	ldr	r2, [sp, #20]
 800517e:	2322      	movs	r3, #34	@ 0x22
 8005180:	f04f 0a00 	mov.w	sl, #0
 8005184:	f04f 0b00 	mov.w	fp, #0
 8005188:	6013      	str	r3, [r2, #0]
 800518a:	e76b      	b.n	8005064 <_strtod_l+0x454>
 800518c:	08009214 	.word	0x08009214
 8005190:	08009430 	.word	0x08009430
 8005194:	0800920c 	.word	0x0800920c
 8005198:	080092f3 	.word	0x080092f3
 800519c:	080092ef 	.word	0x080092ef
 80051a0:	080095b8 	.word	0x080095b8
 80051a4:	08009590 	.word	0x08009590
 80051a8:	7ff00000 	.word	0x7ff00000
 80051ac:	7ca00000 	.word	0x7ca00000
 80051b0:	7fefffff 	.word	0x7fefffff
 80051b4:	f014 0310 	ands.w	r3, r4, #16
 80051b8:	bf18      	it	ne
 80051ba:	236a      	movne	r3, #106	@ 0x6a
 80051bc:	4ea9      	ldr	r6, [pc, #676]	@ (8005464 <_strtod_l+0x854>)
 80051be:	9308      	str	r3, [sp, #32]
 80051c0:	4650      	mov	r0, sl
 80051c2:	4659      	mov	r1, fp
 80051c4:	2300      	movs	r3, #0
 80051c6:	07e7      	lsls	r7, r4, #31
 80051c8:	d504      	bpl.n	80051d4 <_strtod_l+0x5c4>
 80051ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 80051ce:	f7fb fa1b 	bl	8000608 <__aeabi_dmul>
 80051d2:	2301      	movs	r3, #1
 80051d4:	1064      	asrs	r4, r4, #1
 80051d6:	f106 0608 	add.w	r6, r6, #8
 80051da:	d1f4      	bne.n	80051c6 <_strtod_l+0x5b6>
 80051dc:	b10b      	cbz	r3, 80051e2 <_strtod_l+0x5d2>
 80051de:	4682      	mov	sl, r0
 80051e0:	468b      	mov	fp, r1
 80051e2:	9b08      	ldr	r3, [sp, #32]
 80051e4:	b1b3      	cbz	r3, 8005214 <_strtod_l+0x604>
 80051e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80051ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	4659      	mov	r1, fp
 80051f2:	dd0f      	ble.n	8005214 <_strtod_l+0x604>
 80051f4:	2b1f      	cmp	r3, #31
 80051f6:	dd56      	ble.n	80052a6 <_strtod_l+0x696>
 80051f8:	2b34      	cmp	r3, #52	@ 0x34
 80051fa:	bfde      	ittt	le
 80051fc:	f04f 33ff 	movle.w	r3, #4294967295
 8005200:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005204:	4093      	lslle	r3, r2
 8005206:	f04f 0a00 	mov.w	sl, #0
 800520a:	bfcc      	ite	gt
 800520c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005210:	ea03 0b01 	andle.w	fp, r3, r1
 8005214:	2200      	movs	r2, #0
 8005216:	2300      	movs	r3, #0
 8005218:	4650      	mov	r0, sl
 800521a:	4659      	mov	r1, fp
 800521c:	f7fb fc5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005220:	2800      	cmp	r0, #0
 8005222:	d1a7      	bne.n	8005174 <_strtod_l+0x564>
 8005224:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800522a:	9805      	ldr	r0, [sp, #20]
 800522c:	462b      	mov	r3, r5
 800522e:	464a      	mov	r2, r9
 8005230:	f002 fd6a 	bl	8007d08 <__s2b>
 8005234:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005236:	2800      	cmp	r0, #0
 8005238:	f43f af09 	beq.w	800504e <_strtod_l+0x43e>
 800523c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800523e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005240:	2a00      	cmp	r2, #0
 8005242:	eba3 0308 	sub.w	r3, r3, r8
 8005246:	bfa8      	it	ge
 8005248:	2300      	movge	r3, #0
 800524a:	9312      	str	r3, [sp, #72]	@ 0x48
 800524c:	2400      	movs	r4, #0
 800524e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005252:	9316      	str	r3, [sp, #88]	@ 0x58
 8005254:	46a0      	mov	r8, r4
 8005256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005258:	9805      	ldr	r0, [sp, #20]
 800525a:	6859      	ldr	r1, [r3, #4]
 800525c:	f002 fcac 	bl	8007bb8 <_Balloc>
 8005260:	4681      	mov	r9, r0
 8005262:	2800      	cmp	r0, #0
 8005264:	f43f aef7 	beq.w	8005056 <_strtod_l+0x446>
 8005268:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800526a:	691a      	ldr	r2, [r3, #16]
 800526c:	3202      	adds	r2, #2
 800526e:	f103 010c 	add.w	r1, r3, #12
 8005272:	0092      	lsls	r2, r2, #2
 8005274:	300c      	adds	r0, #12
 8005276:	f001 f9c4 	bl	8006602 <memcpy>
 800527a:	ec4b ab10 	vmov	d0, sl, fp
 800527e:	9805      	ldr	r0, [sp, #20]
 8005280:	aa1c      	add	r2, sp, #112	@ 0x70
 8005282:	a91b      	add	r1, sp, #108	@ 0x6c
 8005284:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005288:	f003 f872 	bl	8008370 <__d2b>
 800528c:	901a      	str	r0, [sp, #104]	@ 0x68
 800528e:	2800      	cmp	r0, #0
 8005290:	f43f aee1 	beq.w	8005056 <_strtod_l+0x446>
 8005294:	9805      	ldr	r0, [sp, #20]
 8005296:	2101      	movs	r1, #1
 8005298:	f002 fdcc 	bl	8007e34 <__i2b>
 800529c:	4680      	mov	r8, r0
 800529e:	b948      	cbnz	r0, 80052b4 <_strtod_l+0x6a4>
 80052a0:	f04f 0800 	mov.w	r8, #0
 80052a4:	e6d7      	b.n	8005056 <_strtod_l+0x446>
 80052a6:	f04f 32ff 	mov.w	r2, #4294967295
 80052aa:	fa02 f303 	lsl.w	r3, r2, r3
 80052ae:	ea03 0a0a 	and.w	sl, r3, sl
 80052b2:	e7af      	b.n	8005214 <_strtod_l+0x604>
 80052b4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80052b6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80052b8:	2d00      	cmp	r5, #0
 80052ba:	bfab      	itete	ge
 80052bc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80052be:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80052c0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80052c2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80052c4:	bfac      	ite	ge
 80052c6:	18ef      	addge	r7, r5, r3
 80052c8:	1b5e      	sublt	r6, r3, r5
 80052ca:	9b08      	ldr	r3, [sp, #32]
 80052cc:	1aed      	subs	r5, r5, r3
 80052ce:	4415      	add	r5, r2
 80052d0:	4b65      	ldr	r3, [pc, #404]	@ (8005468 <_strtod_l+0x858>)
 80052d2:	3d01      	subs	r5, #1
 80052d4:	429d      	cmp	r5, r3
 80052d6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80052da:	da50      	bge.n	800537e <_strtod_l+0x76e>
 80052dc:	1b5b      	subs	r3, r3, r5
 80052de:	2b1f      	cmp	r3, #31
 80052e0:	eba2 0203 	sub.w	r2, r2, r3
 80052e4:	f04f 0101 	mov.w	r1, #1
 80052e8:	dc3d      	bgt.n	8005366 <_strtod_l+0x756>
 80052ea:	fa01 f303 	lsl.w	r3, r1, r3
 80052ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 80052f0:	2300      	movs	r3, #0
 80052f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80052f4:	18bd      	adds	r5, r7, r2
 80052f6:	9b08      	ldr	r3, [sp, #32]
 80052f8:	42af      	cmp	r7, r5
 80052fa:	4416      	add	r6, r2
 80052fc:	441e      	add	r6, r3
 80052fe:	463b      	mov	r3, r7
 8005300:	bfa8      	it	ge
 8005302:	462b      	movge	r3, r5
 8005304:	42b3      	cmp	r3, r6
 8005306:	bfa8      	it	ge
 8005308:	4633      	movge	r3, r6
 800530a:	2b00      	cmp	r3, #0
 800530c:	bfc2      	ittt	gt
 800530e:	1aed      	subgt	r5, r5, r3
 8005310:	1af6      	subgt	r6, r6, r3
 8005312:	1aff      	subgt	r7, r7, r3
 8005314:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005316:	2b00      	cmp	r3, #0
 8005318:	dd16      	ble.n	8005348 <_strtod_l+0x738>
 800531a:	4641      	mov	r1, r8
 800531c:	9805      	ldr	r0, [sp, #20]
 800531e:	461a      	mov	r2, r3
 8005320:	f002 fe40 	bl	8007fa4 <__pow5mult>
 8005324:	4680      	mov	r8, r0
 8005326:	2800      	cmp	r0, #0
 8005328:	d0ba      	beq.n	80052a0 <_strtod_l+0x690>
 800532a:	4601      	mov	r1, r0
 800532c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800532e:	9805      	ldr	r0, [sp, #20]
 8005330:	f002 fd96 	bl	8007e60 <__multiply>
 8005334:	900a      	str	r0, [sp, #40]	@ 0x28
 8005336:	2800      	cmp	r0, #0
 8005338:	f43f ae8d 	beq.w	8005056 <_strtod_l+0x446>
 800533c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800533e:	9805      	ldr	r0, [sp, #20]
 8005340:	f002 fc7a 	bl	8007c38 <_Bfree>
 8005344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005346:	931a      	str	r3, [sp, #104]	@ 0x68
 8005348:	2d00      	cmp	r5, #0
 800534a:	dc1d      	bgt.n	8005388 <_strtod_l+0x778>
 800534c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800534e:	2b00      	cmp	r3, #0
 8005350:	dd23      	ble.n	800539a <_strtod_l+0x78a>
 8005352:	4649      	mov	r1, r9
 8005354:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005356:	9805      	ldr	r0, [sp, #20]
 8005358:	f002 fe24 	bl	8007fa4 <__pow5mult>
 800535c:	4681      	mov	r9, r0
 800535e:	b9e0      	cbnz	r0, 800539a <_strtod_l+0x78a>
 8005360:	f04f 0900 	mov.w	r9, #0
 8005364:	e677      	b.n	8005056 <_strtod_l+0x446>
 8005366:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800536a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800536e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005372:	35e2      	adds	r5, #226	@ 0xe2
 8005374:	fa01 f305 	lsl.w	r3, r1, r5
 8005378:	9310      	str	r3, [sp, #64]	@ 0x40
 800537a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800537c:	e7ba      	b.n	80052f4 <_strtod_l+0x6e4>
 800537e:	2300      	movs	r3, #0
 8005380:	9310      	str	r3, [sp, #64]	@ 0x40
 8005382:	2301      	movs	r3, #1
 8005384:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005386:	e7b5      	b.n	80052f4 <_strtod_l+0x6e4>
 8005388:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800538a:	9805      	ldr	r0, [sp, #20]
 800538c:	462a      	mov	r2, r5
 800538e:	f002 fe63 	bl	8008058 <__lshift>
 8005392:	901a      	str	r0, [sp, #104]	@ 0x68
 8005394:	2800      	cmp	r0, #0
 8005396:	d1d9      	bne.n	800534c <_strtod_l+0x73c>
 8005398:	e65d      	b.n	8005056 <_strtod_l+0x446>
 800539a:	2e00      	cmp	r6, #0
 800539c:	dd07      	ble.n	80053ae <_strtod_l+0x79e>
 800539e:	4649      	mov	r1, r9
 80053a0:	9805      	ldr	r0, [sp, #20]
 80053a2:	4632      	mov	r2, r6
 80053a4:	f002 fe58 	bl	8008058 <__lshift>
 80053a8:	4681      	mov	r9, r0
 80053aa:	2800      	cmp	r0, #0
 80053ac:	d0d8      	beq.n	8005360 <_strtod_l+0x750>
 80053ae:	2f00      	cmp	r7, #0
 80053b0:	dd08      	ble.n	80053c4 <_strtod_l+0x7b4>
 80053b2:	4641      	mov	r1, r8
 80053b4:	9805      	ldr	r0, [sp, #20]
 80053b6:	463a      	mov	r2, r7
 80053b8:	f002 fe4e 	bl	8008058 <__lshift>
 80053bc:	4680      	mov	r8, r0
 80053be:	2800      	cmp	r0, #0
 80053c0:	f43f ae49 	beq.w	8005056 <_strtod_l+0x446>
 80053c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80053c6:	9805      	ldr	r0, [sp, #20]
 80053c8:	464a      	mov	r2, r9
 80053ca:	f002 fecd 	bl	8008168 <__mdiff>
 80053ce:	4604      	mov	r4, r0
 80053d0:	2800      	cmp	r0, #0
 80053d2:	f43f ae40 	beq.w	8005056 <_strtod_l+0x446>
 80053d6:	68c3      	ldr	r3, [r0, #12]
 80053d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80053da:	2300      	movs	r3, #0
 80053dc:	60c3      	str	r3, [r0, #12]
 80053de:	4641      	mov	r1, r8
 80053e0:	f002 fea6 	bl	8008130 <__mcmp>
 80053e4:	2800      	cmp	r0, #0
 80053e6:	da45      	bge.n	8005474 <_strtod_l+0x864>
 80053e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80053ea:	ea53 030a 	orrs.w	r3, r3, sl
 80053ee:	d16b      	bne.n	80054c8 <_strtod_l+0x8b8>
 80053f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d167      	bne.n	80054c8 <_strtod_l+0x8b8>
 80053f8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80053fc:	0d1b      	lsrs	r3, r3, #20
 80053fe:	051b      	lsls	r3, r3, #20
 8005400:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005404:	d960      	bls.n	80054c8 <_strtod_l+0x8b8>
 8005406:	6963      	ldr	r3, [r4, #20]
 8005408:	b913      	cbnz	r3, 8005410 <_strtod_l+0x800>
 800540a:	6923      	ldr	r3, [r4, #16]
 800540c:	2b01      	cmp	r3, #1
 800540e:	dd5b      	ble.n	80054c8 <_strtod_l+0x8b8>
 8005410:	4621      	mov	r1, r4
 8005412:	2201      	movs	r2, #1
 8005414:	9805      	ldr	r0, [sp, #20]
 8005416:	f002 fe1f 	bl	8008058 <__lshift>
 800541a:	4641      	mov	r1, r8
 800541c:	4604      	mov	r4, r0
 800541e:	f002 fe87 	bl	8008130 <__mcmp>
 8005422:	2800      	cmp	r0, #0
 8005424:	dd50      	ble.n	80054c8 <_strtod_l+0x8b8>
 8005426:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800542a:	9a08      	ldr	r2, [sp, #32]
 800542c:	0d1b      	lsrs	r3, r3, #20
 800542e:	051b      	lsls	r3, r3, #20
 8005430:	2a00      	cmp	r2, #0
 8005432:	d06a      	beq.n	800550a <_strtod_l+0x8fa>
 8005434:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005438:	d867      	bhi.n	800550a <_strtod_l+0x8fa>
 800543a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800543e:	f67f ae9d 	bls.w	800517c <_strtod_l+0x56c>
 8005442:	4b0a      	ldr	r3, [pc, #40]	@ (800546c <_strtod_l+0x85c>)
 8005444:	4650      	mov	r0, sl
 8005446:	4659      	mov	r1, fp
 8005448:	2200      	movs	r2, #0
 800544a:	f7fb f8dd 	bl	8000608 <__aeabi_dmul>
 800544e:	4b08      	ldr	r3, [pc, #32]	@ (8005470 <_strtod_l+0x860>)
 8005450:	400b      	ands	r3, r1
 8005452:	4682      	mov	sl, r0
 8005454:	468b      	mov	fp, r1
 8005456:	2b00      	cmp	r3, #0
 8005458:	f47f ae08 	bne.w	800506c <_strtod_l+0x45c>
 800545c:	9a05      	ldr	r2, [sp, #20]
 800545e:	2322      	movs	r3, #34	@ 0x22
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	e603      	b.n	800506c <_strtod_l+0x45c>
 8005464:	08009458 	.word	0x08009458
 8005468:	fffffc02 	.word	0xfffffc02
 800546c:	39500000 	.word	0x39500000
 8005470:	7ff00000 	.word	0x7ff00000
 8005474:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005478:	d165      	bne.n	8005546 <_strtod_l+0x936>
 800547a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800547c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005480:	b35a      	cbz	r2, 80054da <_strtod_l+0x8ca>
 8005482:	4a9f      	ldr	r2, [pc, #636]	@ (8005700 <_strtod_l+0xaf0>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d12b      	bne.n	80054e0 <_strtod_l+0x8d0>
 8005488:	9b08      	ldr	r3, [sp, #32]
 800548a:	4651      	mov	r1, sl
 800548c:	b303      	cbz	r3, 80054d0 <_strtod_l+0x8c0>
 800548e:	4b9d      	ldr	r3, [pc, #628]	@ (8005704 <_strtod_l+0xaf4>)
 8005490:	465a      	mov	r2, fp
 8005492:	4013      	ands	r3, r2
 8005494:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005498:	f04f 32ff 	mov.w	r2, #4294967295
 800549c:	d81b      	bhi.n	80054d6 <_strtod_l+0x8c6>
 800549e:	0d1b      	lsrs	r3, r3, #20
 80054a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	4299      	cmp	r1, r3
 80054aa:	d119      	bne.n	80054e0 <_strtod_l+0x8d0>
 80054ac:	4b96      	ldr	r3, [pc, #600]	@ (8005708 <_strtod_l+0xaf8>)
 80054ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d102      	bne.n	80054ba <_strtod_l+0x8aa>
 80054b4:	3101      	adds	r1, #1
 80054b6:	f43f adce 	beq.w	8005056 <_strtod_l+0x446>
 80054ba:	4b92      	ldr	r3, [pc, #584]	@ (8005704 <_strtod_l+0xaf4>)
 80054bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054be:	401a      	ands	r2, r3
 80054c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80054c4:	f04f 0a00 	mov.w	sl, #0
 80054c8:	9b08      	ldr	r3, [sp, #32]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1b9      	bne.n	8005442 <_strtod_l+0x832>
 80054ce:	e5cd      	b.n	800506c <_strtod_l+0x45c>
 80054d0:	f04f 33ff 	mov.w	r3, #4294967295
 80054d4:	e7e8      	b.n	80054a8 <_strtod_l+0x898>
 80054d6:	4613      	mov	r3, r2
 80054d8:	e7e6      	b.n	80054a8 <_strtod_l+0x898>
 80054da:	ea53 030a 	orrs.w	r3, r3, sl
 80054de:	d0a2      	beq.n	8005426 <_strtod_l+0x816>
 80054e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80054e2:	b1db      	cbz	r3, 800551c <_strtod_l+0x90c>
 80054e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80054e6:	4213      	tst	r3, r2
 80054e8:	d0ee      	beq.n	80054c8 <_strtod_l+0x8b8>
 80054ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054ec:	9a08      	ldr	r2, [sp, #32]
 80054ee:	4650      	mov	r0, sl
 80054f0:	4659      	mov	r1, fp
 80054f2:	b1bb      	cbz	r3, 8005524 <_strtod_l+0x914>
 80054f4:	f7ff fb6b 	bl	8004bce <sulp>
 80054f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054fc:	ec53 2b10 	vmov	r2, r3, d0
 8005500:	f7fa fecc 	bl	800029c <__adddf3>
 8005504:	4682      	mov	sl, r0
 8005506:	468b      	mov	fp, r1
 8005508:	e7de      	b.n	80054c8 <_strtod_l+0x8b8>
 800550a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800550e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005512:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005516:	f04f 3aff 	mov.w	sl, #4294967295
 800551a:	e7d5      	b.n	80054c8 <_strtod_l+0x8b8>
 800551c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800551e:	ea13 0f0a 	tst.w	r3, sl
 8005522:	e7e1      	b.n	80054e8 <_strtod_l+0x8d8>
 8005524:	f7ff fb53 	bl	8004bce <sulp>
 8005528:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800552c:	ec53 2b10 	vmov	r2, r3, d0
 8005530:	f7fa feb2 	bl	8000298 <__aeabi_dsub>
 8005534:	2200      	movs	r2, #0
 8005536:	2300      	movs	r3, #0
 8005538:	4682      	mov	sl, r0
 800553a:	468b      	mov	fp, r1
 800553c:	f7fb facc 	bl	8000ad8 <__aeabi_dcmpeq>
 8005540:	2800      	cmp	r0, #0
 8005542:	d0c1      	beq.n	80054c8 <_strtod_l+0x8b8>
 8005544:	e61a      	b.n	800517c <_strtod_l+0x56c>
 8005546:	4641      	mov	r1, r8
 8005548:	4620      	mov	r0, r4
 800554a:	f002 ff69 	bl	8008420 <__ratio>
 800554e:	ec57 6b10 	vmov	r6, r7, d0
 8005552:	2200      	movs	r2, #0
 8005554:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005558:	4630      	mov	r0, r6
 800555a:	4639      	mov	r1, r7
 800555c:	f7fb fad0 	bl	8000b00 <__aeabi_dcmple>
 8005560:	2800      	cmp	r0, #0
 8005562:	d06f      	beq.n	8005644 <_strtod_l+0xa34>
 8005564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005566:	2b00      	cmp	r3, #0
 8005568:	d17a      	bne.n	8005660 <_strtod_l+0xa50>
 800556a:	f1ba 0f00 	cmp.w	sl, #0
 800556e:	d158      	bne.n	8005622 <_strtod_l+0xa12>
 8005570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005572:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005576:	2b00      	cmp	r3, #0
 8005578:	d15a      	bne.n	8005630 <_strtod_l+0xa20>
 800557a:	4b64      	ldr	r3, [pc, #400]	@ (800570c <_strtod_l+0xafc>)
 800557c:	2200      	movs	r2, #0
 800557e:	4630      	mov	r0, r6
 8005580:	4639      	mov	r1, r7
 8005582:	f7fb fab3 	bl	8000aec <__aeabi_dcmplt>
 8005586:	2800      	cmp	r0, #0
 8005588:	d159      	bne.n	800563e <_strtod_l+0xa2e>
 800558a:	4630      	mov	r0, r6
 800558c:	4639      	mov	r1, r7
 800558e:	4b60      	ldr	r3, [pc, #384]	@ (8005710 <_strtod_l+0xb00>)
 8005590:	2200      	movs	r2, #0
 8005592:	f7fb f839 	bl	8000608 <__aeabi_dmul>
 8005596:	4606      	mov	r6, r0
 8005598:	460f      	mov	r7, r1
 800559a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800559e:	9606      	str	r6, [sp, #24]
 80055a0:	9307      	str	r3, [sp, #28]
 80055a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055a6:	4d57      	ldr	r5, [pc, #348]	@ (8005704 <_strtod_l+0xaf4>)
 80055a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80055ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055ae:	401d      	ands	r5, r3
 80055b0:	4b58      	ldr	r3, [pc, #352]	@ (8005714 <_strtod_l+0xb04>)
 80055b2:	429d      	cmp	r5, r3
 80055b4:	f040 80b2 	bne.w	800571c <_strtod_l+0xb0c>
 80055b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80055be:	ec4b ab10 	vmov	d0, sl, fp
 80055c2:	f002 fe65 	bl	8008290 <__ulp>
 80055c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80055ca:	ec51 0b10 	vmov	r0, r1, d0
 80055ce:	f7fb f81b 	bl	8000608 <__aeabi_dmul>
 80055d2:	4652      	mov	r2, sl
 80055d4:	465b      	mov	r3, fp
 80055d6:	f7fa fe61 	bl	800029c <__adddf3>
 80055da:	460b      	mov	r3, r1
 80055dc:	4949      	ldr	r1, [pc, #292]	@ (8005704 <_strtod_l+0xaf4>)
 80055de:	4a4e      	ldr	r2, [pc, #312]	@ (8005718 <_strtod_l+0xb08>)
 80055e0:	4019      	ands	r1, r3
 80055e2:	4291      	cmp	r1, r2
 80055e4:	4682      	mov	sl, r0
 80055e6:	d942      	bls.n	800566e <_strtod_l+0xa5e>
 80055e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80055ea:	4b47      	ldr	r3, [pc, #284]	@ (8005708 <_strtod_l+0xaf8>)
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d103      	bne.n	80055f8 <_strtod_l+0x9e8>
 80055f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80055f2:	3301      	adds	r3, #1
 80055f4:	f43f ad2f 	beq.w	8005056 <_strtod_l+0x446>
 80055f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8005708 <_strtod_l+0xaf8>
 80055fc:	f04f 3aff 	mov.w	sl, #4294967295
 8005600:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005602:	9805      	ldr	r0, [sp, #20]
 8005604:	f002 fb18 	bl	8007c38 <_Bfree>
 8005608:	9805      	ldr	r0, [sp, #20]
 800560a:	4649      	mov	r1, r9
 800560c:	f002 fb14 	bl	8007c38 <_Bfree>
 8005610:	9805      	ldr	r0, [sp, #20]
 8005612:	4641      	mov	r1, r8
 8005614:	f002 fb10 	bl	8007c38 <_Bfree>
 8005618:	9805      	ldr	r0, [sp, #20]
 800561a:	4621      	mov	r1, r4
 800561c:	f002 fb0c 	bl	8007c38 <_Bfree>
 8005620:	e619      	b.n	8005256 <_strtod_l+0x646>
 8005622:	f1ba 0f01 	cmp.w	sl, #1
 8005626:	d103      	bne.n	8005630 <_strtod_l+0xa20>
 8005628:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800562a:	2b00      	cmp	r3, #0
 800562c:	f43f ada6 	beq.w	800517c <_strtod_l+0x56c>
 8005630:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80056e0 <_strtod_l+0xad0>
 8005634:	4f35      	ldr	r7, [pc, #212]	@ (800570c <_strtod_l+0xafc>)
 8005636:	ed8d 7b06 	vstr	d7, [sp, #24]
 800563a:	2600      	movs	r6, #0
 800563c:	e7b1      	b.n	80055a2 <_strtod_l+0x992>
 800563e:	4f34      	ldr	r7, [pc, #208]	@ (8005710 <_strtod_l+0xb00>)
 8005640:	2600      	movs	r6, #0
 8005642:	e7aa      	b.n	800559a <_strtod_l+0x98a>
 8005644:	4b32      	ldr	r3, [pc, #200]	@ (8005710 <_strtod_l+0xb00>)
 8005646:	4630      	mov	r0, r6
 8005648:	4639      	mov	r1, r7
 800564a:	2200      	movs	r2, #0
 800564c:	f7fa ffdc 	bl	8000608 <__aeabi_dmul>
 8005650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005652:	4606      	mov	r6, r0
 8005654:	460f      	mov	r7, r1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d09f      	beq.n	800559a <_strtod_l+0x98a>
 800565a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800565e:	e7a0      	b.n	80055a2 <_strtod_l+0x992>
 8005660:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80056e8 <_strtod_l+0xad8>
 8005664:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005668:	ec57 6b17 	vmov	r6, r7, d7
 800566c:	e799      	b.n	80055a2 <_strtod_l+0x992>
 800566e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005672:	9b08      	ldr	r3, [sp, #32]
 8005674:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005678:	2b00      	cmp	r3, #0
 800567a:	d1c1      	bne.n	8005600 <_strtod_l+0x9f0>
 800567c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005680:	0d1b      	lsrs	r3, r3, #20
 8005682:	051b      	lsls	r3, r3, #20
 8005684:	429d      	cmp	r5, r3
 8005686:	d1bb      	bne.n	8005600 <_strtod_l+0x9f0>
 8005688:	4630      	mov	r0, r6
 800568a:	4639      	mov	r1, r7
 800568c:	f7fb fb1c 	bl	8000cc8 <__aeabi_d2lz>
 8005690:	f7fa ff8c 	bl	80005ac <__aeabi_l2d>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4630      	mov	r0, r6
 800569a:	4639      	mov	r1, r7
 800569c:	f7fa fdfc 	bl	8000298 <__aeabi_dsub>
 80056a0:	460b      	mov	r3, r1
 80056a2:	4602      	mov	r2, r0
 80056a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80056a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80056ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80056ae:	ea46 060a 	orr.w	r6, r6, sl
 80056b2:	431e      	orrs	r6, r3
 80056b4:	d06f      	beq.n	8005796 <_strtod_l+0xb86>
 80056b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80056f0 <_strtod_l+0xae0>)
 80056b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056bc:	f7fb fa16 	bl	8000aec <__aeabi_dcmplt>
 80056c0:	2800      	cmp	r0, #0
 80056c2:	f47f acd3 	bne.w	800506c <_strtod_l+0x45c>
 80056c6:	a30c      	add	r3, pc, #48	@ (adr r3, 80056f8 <_strtod_l+0xae8>)
 80056c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056d0:	f7fb fa2a 	bl	8000b28 <__aeabi_dcmpgt>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	d093      	beq.n	8005600 <_strtod_l+0x9f0>
 80056d8:	e4c8      	b.n	800506c <_strtod_l+0x45c>
 80056da:	bf00      	nop
 80056dc:	f3af 8000 	nop.w
 80056e0:	00000000 	.word	0x00000000
 80056e4:	bff00000 	.word	0xbff00000
 80056e8:	00000000 	.word	0x00000000
 80056ec:	3ff00000 	.word	0x3ff00000
 80056f0:	94a03595 	.word	0x94a03595
 80056f4:	3fdfffff 	.word	0x3fdfffff
 80056f8:	35afe535 	.word	0x35afe535
 80056fc:	3fe00000 	.word	0x3fe00000
 8005700:	000fffff 	.word	0x000fffff
 8005704:	7ff00000 	.word	0x7ff00000
 8005708:	7fefffff 	.word	0x7fefffff
 800570c:	3ff00000 	.word	0x3ff00000
 8005710:	3fe00000 	.word	0x3fe00000
 8005714:	7fe00000 	.word	0x7fe00000
 8005718:	7c9fffff 	.word	0x7c9fffff
 800571c:	9b08      	ldr	r3, [sp, #32]
 800571e:	b323      	cbz	r3, 800576a <_strtod_l+0xb5a>
 8005720:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005724:	d821      	bhi.n	800576a <_strtod_l+0xb5a>
 8005726:	a328      	add	r3, pc, #160	@ (adr r3, 80057c8 <_strtod_l+0xbb8>)
 8005728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572c:	4630      	mov	r0, r6
 800572e:	4639      	mov	r1, r7
 8005730:	f7fb f9e6 	bl	8000b00 <__aeabi_dcmple>
 8005734:	b1a0      	cbz	r0, 8005760 <_strtod_l+0xb50>
 8005736:	4639      	mov	r1, r7
 8005738:	4630      	mov	r0, r6
 800573a:	f7fb fa3d 	bl	8000bb8 <__aeabi_d2uiz>
 800573e:	2801      	cmp	r0, #1
 8005740:	bf38      	it	cc
 8005742:	2001      	movcc	r0, #1
 8005744:	f7fa fee6 	bl	8000514 <__aeabi_ui2d>
 8005748:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800574a:	4606      	mov	r6, r0
 800574c:	460f      	mov	r7, r1
 800574e:	b9fb      	cbnz	r3, 8005790 <_strtod_l+0xb80>
 8005750:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005754:	9014      	str	r0, [sp, #80]	@ 0x50
 8005756:	9315      	str	r3, [sp, #84]	@ 0x54
 8005758:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800575c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005760:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005762:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005766:	1b5b      	subs	r3, r3, r5
 8005768:	9311      	str	r3, [sp, #68]	@ 0x44
 800576a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800576e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005772:	f002 fd8d 	bl	8008290 <__ulp>
 8005776:	4650      	mov	r0, sl
 8005778:	ec53 2b10 	vmov	r2, r3, d0
 800577c:	4659      	mov	r1, fp
 800577e:	f7fa ff43 	bl	8000608 <__aeabi_dmul>
 8005782:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005786:	f7fa fd89 	bl	800029c <__adddf3>
 800578a:	4682      	mov	sl, r0
 800578c:	468b      	mov	fp, r1
 800578e:	e770      	b.n	8005672 <_strtod_l+0xa62>
 8005790:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005794:	e7e0      	b.n	8005758 <_strtod_l+0xb48>
 8005796:	a30e      	add	r3, pc, #56	@ (adr r3, 80057d0 <_strtod_l+0xbc0>)
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f7fb f9a6 	bl	8000aec <__aeabi_dcmplt>
 80057a0:	e798      	b.n	80056d4 <_strtod_l+0xac4>
 80057a2:	2300      	movs	r3, #0
 80057a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80057a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80057a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057aa:	6013      	str	r3, [r2, #0]
 80057ac:	f7ff ba6d 	b.w	8004c8a <_strtod_l+0x7a>
 80057b0:	2a65      	cmp	r2, #101	@ 0x65
 80057b2:	f43f ab68 	beq.w	8004e86 <_strtod_l+0x276>
 80057b6:	2a45      	cmp	r2, #69	@ 0x45
 80057b8:	f43f ab65 	beq.w	8004e86 <_strtod_l+0x276>
 80057bc:	2301      	movs	r3, #1
 80057be:	f7ff bba0 	b.w	8004f02 <_strtod_l+0x2f2>
 80057c2:	bf00      	nop
 80057c4:	f3af 8000 	nop.w
 80057c8:	ffc00000 	.word	0xffc00000
 80057cc:	41dfffff 	.word	0x41dfffff
 80057d0:	94a03595 	.word	0x94a03595
 80057d4:	3fcfffff 	.word	0x3fcfffff

080057d8 <strtod>:
 80057d8:	460a      	mov	r2, r1
 80057da:	4601      	mov	r1, r0
 80057dc:	4802      	ldr	r0, [pc, #8]	@ (80057e8 <strtod+0x10>)
 80057de:	4b03      	ldr	r3, [pc, #12]	@ (80057ec <strtod+0x14>)
 80057e0:	6800      	ldr	r0, [r0, #0]
 80057e2:	f7ff ba15 	b.w	8004c10 <_strtod_l>
 80057e6:	bf00      	nop
 80057e8:	20000188 	.word	0x20000188
 80057ec:	2000001c 	.word	0x2000001c

080057f0 <_strtol_l.isra.0>:
 80057f0:	2b24      	cmp	r3, #36	@ 0x24
 80057f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f6:	4686      	mov	lr, r0
 80057f8:	4690      	mov	r8, r2
 80057fa:	d801      	bhi.n	8005800 <_strtol_l.isra.0+0x10>
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d106      	bne.n	800580e <_strtol_l.isra.0+0x1e>
 8005800:	f000 feca 	bl	8006598 <__errno>
 8005804:	2316      	movs	r3, #22
 8005806:	6003      	str	r3, [r0, #0]
 8005808:	2000      	movs	r0, #0
 800580a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580e:	4834      	ldr	r0, [pc, #208]	@ (80058e0 <_strtol_l.isra.0+0xf0>)
 8005810:	460d      	mov	r5, r1
 8005812:	462a      	mov	r2, r5
 8005814:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005818:	5d06      	ldrb	r6, [r0, r4]
 800581a:	f016 0608 	ands.w	r6, r6, #8
 800581e:	d1f8      	bne.n	8005812 <_strtol_l.isra.0+0x22>
 8005820:	2c2d      	cmp	r4, #45	@ 0x2d
 8005822:	d110      	bne.n	8005846 <_strtol_l.isra.0+0x56>
 8005824:	782c      	ldrb	r4, [r5, #0]
 8005826:	2601      	movs	r6, #1
 8005828:	1c95      	adds	r5, r2, #2
 800582a:	f033 0210 	bics.w	r2, r3, #16
 800582e:	d115      	bne.n	800585c <_strtol_l.isra.0+0x6c>
 8005830:	2c30      	cmp	r4, #48	@ 0x30
 8005832:	d10d      	bne.n	8005850 <_strtol_l.isra.0+0x60>
 8005834:	782a      	ldrb	r2, [r5, #0]
 8005836:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800583a:	2a58      	cmp	r2, #88	@ 0x58
 800583c:	d108      	bne.n	8005850 <_strtol_l.isra.0+0x60>
 800583e:	786c      	ldrb	r4, [r5, #1]
 8005840:	3502      	adds	r5, #2
 8005842:	2310      	movs	r3, #16
 8005844:	e00a      	b.n	800585c <_strtol_l.isra.0+0x6c>
 8005846:	2c2b      	cmp	r4, #43	@ 0x2b
 8005848:	bf04      	itt	eq
 800584a:	782c      	ldrbeq	r4, [r5, #0]
 800584c:	1c95      	addeq	r5, r2, #2
 800584e:	e7ec      	b.n	800582a <_strtol_l.isra.0+0x3a>
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1f6      	bne.n	8005842 <_strtol_l.isra.0+0x52>
 8005854:	2c30      	cmp	r4, #48	@ 0x30
 8005856:	bf14      	ite	ne
 8005858:	230a      	movne	r3, #10
 800585a:	2308      	moveq	r3, #8
 800585c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005860:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005864:	2200      	movs	r2, #0
 8005866:	fbbc f9f3 	udiv	r9, ip, r3
 800586a:	4610      	mov	r0, r2
 800586c:	fb03 ca19 	mls	sl, r3, r9, ip
 8005870:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005874:	2f09      	cmp	r7, #9
 8005876:	d80f      	bhi.n	8005898 <_strtol_l.isra.0+0xa8>
 8005878:	463c      	mov	r4, r7
 800587a:	42a3      	cmp	r3, r4
 800587c:	dd1b      	ble.n	80058b6 <_strtol_l.isra.0+0xc6>
 800587e:	1c57      	adds	r7, r2, #1
 8005880:	d007      	beq.n	8005892 <_strtol_l.isra.0+0xa2>
 8005882:	4581      	cmp	r9, r0
 8005884:	d314      	bcc.n	80058b0 <_strtol_l.isra.0+0xc0>
 8005886:	d101      	bne.n	800588c <_strtol_l.isra.0+0x9c>
 8005888:	45a2      	cmp	sl, r4
 800588a:	db11      	blt.n	80058b0 <_strtol_l.isra.0+0xc0>
 800588c:	fb00 4003 	mla	r0, r0, r3, r4
 8005890:	2201      	movs	r2, #1
 8005892:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005896:	e7eb      	b.n	8005870 <_strtol_l.isra.0+0x80>
 8005898:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800589c:	2f19      	cmp	r7, #25
 800589e:	d801      	bhi.n	80058a4 <_strtol_l.isra.0+0xb4>
 80058a0:	3c37      	subs	r4, #55	@ 0x37
 80058a2:	e7ea      	b.n	800587a <_strtol_l.isra.0+0x8a>
 80058a4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80058a8:	2f19      	cmp	r7, #25
 80058aa:	d804      	bhi.n	80058b6 <_strtol_l.isra.0+0xc6>
 80058ac:	3c57      	subs	r4, #87	@ 0x57
 80058ae:	e7e4      	b.n	800587a <_strtol_l.isra.0+0x8a>
 80058b0:	f04f 32ff 	mov.w	r2, #4294967295
 80058b4:	e7ed      	b.n	8005892 <_strtol_l.isra.0+0xa2>
 80058b6:	1c53      	adds	r3, r2, #1
 80058b8:	d108      	bne.n	80058cc <_strtol_l.isra.0+0xdc>
 80058ba:	2322      	movs	r3, #34	@ 0x22
 80058bc:	f8ce 3000 	str.w	r3, [lr]
 80058c0:	4660      	mov	r0, ip
 80058c2:	f1b8 0f00 	cmp.w	r8, #0
 80058c6:	d0a0      	beq.n	800580a <_strtol_l.isra.0+0x1a>
 80058c8:	1e69      	subs	r1, r5, #1
 80058ca:	e006      	b.n	80058da <_strtol_l.isra.0+0xea>
 80058cc:	b106      	cbz	r6, 80058d0 <_strtol_l.isra.0+0xe0>
 80058ce:	4240      	negs	r0, r0
 80058d0:	f1b8 0f00 	cmp.w	r8, #0
 80058d4:	d099      	beq.n	800580a <_strtol_l.isra.0+0x1a>
 80058d6:	2a00      	cmp	r2, #0
 80058d8:	d1f6      	bne.n	80058c8 <_strtol_l.isra.0+0xd8>
 80058da:	f8c8 1000 	str.w	r1, [r8]
 80058de:	e794      	b.n	800580a <_strtol_l.isra.0+0x1a>
 80058e0:	08009481 	.word	0x08009481

080058e4 <strtol>:
 80058e4:	4613      	mov	r3, r2
 80058e6:	460a      	mov	r2, r1
 80058e8:	4601      	mov	r1, r0
 80058ea:	4802      	ldr	r0, [pc, #8]	@ (80058f4 <strtol+0x10>)
 80058ec:	6800      	ldr	r0, [r0, #0]
 80058ee:	f7ff bf7f 	b.w	80057f0 <_strtol_l.isra.0>
 80058f2:	bf00      	nop
 80058f4:	20000188 	.word	0x20000188

080058f8 <__cvt>:
 80058f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058fc:	ec57 6b10 	vmov	r6, r7, d0
 8005900:	2f00      	cmp	r7, #0
 8005902:	460c      	mov	r4, r1
 8005904:	4619      	mov	r1, r3
 8005906:	463b      	mov	r3, r7
 8005908:	bfbb      	ittet	lt
 800590a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800590e:	461f      	movlt	r7, r3
 8005910:	2300      	movge	r3, #0
 8005912:	232d      	movlt	r3, #45	@ 0x2d
 8005914:	700b      	strb	r3, [r1, #0]
 8005916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005918:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800591c:	4691      	mov	r9, r2
 800591e:	f023 0820 	bic.w	r8, r3, #32
 8005922:	bfbc      	itt	lt
 8005924:	4632      	movlt	r2, r6
 8005926:	4616      	movlt	r6, r2
 8005928:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800592c:	d005      	beq.n	800593a <__cvt+0x42>
 800592e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005932:	d100      	bne.n	8005936 <__cvt+0x3e>
 8005934:	3401      	adds	r4, #1
 8005936:	2102      	movs	r1, #2
 8005938:	e000      	b.n	800593c <__cvt+0x44>
 800593a:	2103      	movs	r1, #3
 800593c:	ab03      	add	r3, sp, #12
 800593e:	9301      	str	r3, [sp, #4]
 8005940:	ab02      	add	r3, sp, #8
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	ec47 6b10 	vmov	d0, r6, r7
 8005948:	4653      	mov	r3, sl
 800594a:	4622      	mov	r2, r4
 800594c:	f000 ff18 	bl	8006780 <_dtoa_r>
 8005950:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005954:	4605      	mov	r5, r0
 8005956:	d119      	bne.n	800598c <__cvt+0x94>
 8005958:	f019 0f01 	tst.w	r9, #1
 800595c:	d00e      	beq.n	800597c <__cvt+0x84>
 800595e:	eb00 0904 	add.w	r9, r0, r4
 8005962:	2200      	movs	r2, #0
 8005964:	2300      	movs	r3, #0
 8005966:	4630      	mov	r0, r6
 8005968:	4639      	mov	r1, r7
 800596a:	f7fb f8b5 	bl	8000ad8 <__aeabi_dcmpeq>
 800596e:	b108      	cbz	r0, 8005974 <__cvt+0x7c>
 8005970:	f8cd 900c 	str.w	r9, [sp, #12]
 8005974:	2230      	movs	r2, #48	@ 0x30
 8005976:	9b03      	ldr	r3, [sp, #12]
 8005978:	454b      	cmp	r3, r9
 800597a:	d31e      	bcc.n	80059ba <__cvt+0xc2>
 800597c:	9b03      	ldr	r3, [sp, #12]
 800597e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005980:	1b5b      	subs	r3, r3, r5
 8005982:	4628      	mov	r0, r5
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	b004      	add	sp, #16
 8005988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800598c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005990:	eb00 0904 	add.w	r9, r0, r4
 8005994:	d1e5      	bne.n	8005962 <__cvt+0x6a>
 8005996:	7803      	ldrb	r3, [r0, #0]
 8005998:	2b30      	cmp	r3, #48	@ 0x30
 800599a:	d10a      	bne.n	80059b2 <__cvt+0xba>
 800599c:	2200      	movs	r2, #0
 800599e:	2300      	movs	r3, #0
 80059a0:	4630      	mov	r0, r6
 80059a2:	4639      	mov	r1, r7
 80059a4:	f7fb f898 	bl	8000ad8 <__aeabi_dcmpeq>
 80059a8:	b918      	cbnz	r0, 80059b2 <__cvt+0xba>
 80059aa:	f1c4 0401 	rsb	r4, r4, #1
 80059ae:	f8ca 4000 	str.w	r4, [sl]
 80059b2:	f8da 3000 	ldr.w	r3, [sl]
 80059b6:	4499      	add	r9, r3
 80059b8:	e7d3      	b.n	8005962 <__cvt+0x6a>
 80059ba:	1c59      	adds	r1, r3, #1
 80059bc:	9103      	str	r1, [sp, #12]
 80059be:	701a      	strb	r2, [r3, #0]
 80059c0:	e7d9      	b.n	8005976 <__cvt+0x7e>

080059c2 <__exponent>:
 80059c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059c4:	2900      	cmp	r1, #0
 80059c6:	bfba      	itte	lt
 80059c8:	4249      	neglt	r1, r1
 80059ca:	232d      	movlt	r3, #45	@ 0x2d
 80059cc:	232b      	movge	r3, #43	@ 0x2b
 80059ce:	2909      	cmp	r1, #9
 80059d0:	7002      	strb	r2, [r0, #0]
 80059d2:	7043      	strb	r3, [r0, #1]
 80059d4:	dd29      	ble.n	8005a2a <__exponent+0x68>
 80059d6:	f10d 0307 	add.w	r3, sp, #7
 80059da:	461d      	mov	r5, r3
 80059dc:	270a      	movs	r7, #10
 80059de:	461a      	mov	r2, r3
 80059e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80059e4:	fb07 1416 	mls	r4, r7, r6, r1
 80059e8:	3430      	adds	r4, #48	@ 0x30
 80059ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 80059ee:	460c      	mov	r4, r1
 80059f0:	2c63      	cmp	r4, #99	@ 0x63
 80059f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80059f6:	4631      	mov	r1, r6
 80059f8:	dcf1      	bgt.n	80059de <__exponent+0x1c>
 80059fa:	3130      	adds	r1, #48	@ 0x30
 80059fc:	1e94      	subs	r4, r2, #2
 80059fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a02:	1c41      	adds	r1, r0, #1
 8005a04:	4623      	mov	r3, r4
 8005a06:	42ab      	cmp	r3, r5
 8005a08:	d30a      	bcc.n	8005a20 <__exponent+0x5e>
 8005a0a:	f10d 0309 	add.w	r3, sp, #9
 8005a0e:	1a9b      	subs	r3, r3, r2
 8005a10:	42ac      	cmp	r4, r5
 8005a12:	bf88      	it	hi
 8005a14:	2300      	movhi	r3, #0
 8005a16:	3302      	adds	r3, #2
 8005a18:	4403      	add	r3, r0
 8005a1a:	1a18      	subs	r0, r3, r0
 8005a1c:	b003      	add	sp, #12
 8005a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a28:	e7ed      	b.n	8005a06 <__exponent+0x44>
 8005a2a:	2330      	movs	r3, #48	@ 0x30
 8005a2c:	3130      	adds	r1, #48	@ 0x30
 8005a2e:	7083      	strb	r3, [r0, #2]
 8005a30:	70c1      	strb	r1, [r0, #3]
 8005a32:	1d03      	adds	r3, r0, #4
 8005a34:	e7f1      	b.n	8005a1a <__exponent+0x58>
	...

08005a38 <_printf_float>:
 8005a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3c:	b08d      	sub	sp, #52	@ 0x34
 8005a3e:	460c      	mov	r4, r1
 8005a40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a44:	4616      	mov	r6, r2
 8005a46:	461f      	mov	r7, r3
 8005a48:	4605      	mov	r5, r0
 8005a4a:	f000 fd5b 	bl	8006504 <_localeconv_r>
 8005a4e:	6803      	ldr	r3, [r0, #0]
 8005a50:	9304      	str	r3, [sp, #16]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fa fc14 	bl	8000280 <strlen>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a60:	9005      	str	r0, [sp, #20]
 8005a62:	3307      	adds	r3, #7
 8005a64:	f023 0307 	bic.w	r3, r3, #7
 8005a68:	f103 0208 	add.w	r2, r3, #8
 8005a6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a70:	f8d4 b000 	ldr.w	fp, [r4]
 8005a74:	f8c8 2000 	str.w	r2, [r8]
 8005a78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a80:	9307      	str	r3, [sp, #28]
 8005a82:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005a8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a8e:	4b9c      	ldr	r3, [pc, #624]	@ (8005d00 <_printf_float+0x2c8>)
 8005a90:	f04f 32ff 	mov.w	r2, #4294967295
 8005a94:	f7fb f852 	bl	8000b3c <__aeabi_dcmpun>
 8005a98:	bb70      	cbnz	r0, 8005af8 <_printf_float+0xc0>
 8005a9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a9e:	4b98      	ldr	r3, [pc, #608]	@ (8005d00 <_printf_float+0x2c8>)
 8005aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa4:	f7fb f82c 	bl	8000b00 <__aeabi_dcmple>
 8005aa8:	bb30      	cbnz	r0, 8005af8 <_printf_float+0xc0>
 8005aaa:	2200      	movs	r2, #0
 8005aac:	2300      	movs	r3, #0
 8005aae:	4640      	mov	r0, r8
 8005ab0:	4649      	mov	r1, r9
 8005ab2:	f7fb f81b 	bl	8000aec <__aeabi_dcmplt>
 8005ab6:	b110      	cbz	r0, 8005abe <_printf_float+0x86>
 8005ab8:	232d      	movs	r3, #45	@ 0x2d
 8005aba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005abe:	4a91      	ldr	r2, [pc, #580]	@ (8005d04 <_printf_float+0x2cc>)
 8005ac0:	4b91      	ldr	r3, [pc, #580]	@ (8005d08 <_printf_float+0x2d0>)
 8005ac2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ac6:	bf8c      	ite	hi
 8005ac8:	4690      	movhi	r8, r2
 8005aca:	4698      	movls	r8, r3
 8005acc:	2303      	movs	r3, #3
 8005ace:	6123      	str	r3, [r4, #16]
 8005ad0:	f02b 0304 	bic.w	r3, fp, #4
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	f04f 0900 	mov.w	r9, #0
 8005ada:	9700      	str	r7, [sp, #0]
 8005adc:	4633      	mov	r3, r6
 8005ade:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ae0:	4621      	mov	r1, r4
 8005ae2:	4628      	mov	r0, r5
 8005ae4:	f000 f9d2 	bl	8005e8c <_printf_common>
 8005ae8:	3001      	adds	r0, #1
 8005aea:	f040 808d 	bne.w	8005c08 <_printf_float+0x1d0>
 8005aee:	f04f 30ff 	mov.w	r0, #4294967295
 8005af2:	b00d      	add	sp, #52	@ 0x34
 8005af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af8:	4642      	mov	r2, r8
 8005afa:	464b      	mov	r3, r9
 8005afc:	4640      	mov	r0, r8
 8005afe:	4649      	mov	r1, r9
 8005b00:	f7fb f81c 	bl	8000b3c <__aeabi_dcmpun>
 8005b04:	b140      	cbz	r0, 8005b18 <_printf_float+0xe0>
 8005b06:	464b      	mov	r3, r9
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	bfbc      	itt	lt
 8005b0c:	232d      	movlt	r3, #45	@ 0x2d
 8005b0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b12:	4a7e      	ldr	r2, [pc, #504]	@ (8005d0c <_printf_float+0x2d4>)
 8005b14:	4b7e      	ldr	r3, [pc, #504]	@ (8005d10 <_printf_float+0x2d8>)
 8005b16:	e7d4      	b.n	8005ac2 <_printf_float+0x8a>
 8005b18:	6863      	ldr	r3, [r4, #4]
 8005b1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b1e:	9206      	str	r2, [sp, #24]
 8005b20:	1c5a      	adds	r2, r3, #1
 8005b22:	d13b      	bne.n	8005b9c <_printf_float+0x164>
 8005b24:	2306      	movs	r3, #6
 8005b26:	6063      	str	r3, [r4, #4]
 8005b28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	6022      	str	r2, [r4, #0]
 8005b30:	9303      	str	r3, [sp, #12]
 8005b32:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b38:	ab09      	add	r3, sp, #36	@ 0x24
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	6861      	ldr	r1, [r4, #4]
 8005b3e:	ec49 8b10 	vmov	d0, r8, r9
 8005b42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b46:	4628      	mov	r0, r5
 8005b48:	f7ff fed6 	bl	80058f8 <__cvt>
 8005b4c:	9b06      	ldr	r3, [sp, #24]
 8005b4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b50:	2b47      	cmp	r3, #71	@ 0x47
 8005b52:	4680      	mov	r8, r0
 8005b54:	d129      	bne.n	8005baa <_printf_float+0x172>
 8005b56:	1cc8      	adds	r0, r1, #3
 8005b58:	db02      	blt.n	8005b60 <_printf_float+0x128>
 8005b5a:	6863      	ldr	r3, [r4, #4]
 8005b5c:	4299      	cmp	r1, r3
 8005b5e:	dd41      	ble.n	8005be4 <_printf_float+0x1ac>
 8005b60:	f1aa 0a02 	sub.w	sl, sl, #2
 8005b64:	fa5f fa8a 	uxtb.w	sl, sl
 8005b68:	3901      	subs	r1, #1
 8005b6a:	4652      	mov	r2, sl
 8005b6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b70:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b72:	f7ff ff26 	bl	80059c2 <__exponent>
 8005b76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b78:	1813      	adds	r3, r2, r0
 8005b7a:	2a01      	cmp	r2, #1
 8005b7c:	4681      	mov	r9, r0
 8005b7e:	6123      	str	r3, [r4, #16]
 8005b80:	dc02      	bgt.n	8005b88 <_printf_float+0x150>
 8005b82:	6822      	ldr	r2, [r4, #0]
 8005b84:	07d2      	lsls	r2, r2, #31
 8005b86:	d501      	bpl.n	8005b8c <_printf_float+0x154>
 8005b88:	3301      	adds	r3, #1
 8005b8a:	6123      	str	r3, [r4, #16]
 8005b8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0a2      	beq.n	8005ada <_printf_float+0xa2>
 8005b94:	232d      	movs	r3, #45	@ 0x2d
 8005b96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b9a:	e79e      	b.n	8005ada <_printf_float+0xa2>
 8005b9c:	9a06      	ldr	r2, [sp, #24]
 8005b9e:	2a47      	cmp	r2, #71	@ 0x47
 8005ba0:	d1c2      	bne.n	8005b28 <_printf_float+0xf0>
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1c0      	bne.n	8005b28 <_printf_float+0xf0>
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e7bd      	b.n	8005b26 <_printf_float+0xee>
 8005baa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bae:	d9db      	bls.n	8005b68 <_printf_float+0x130>
 8005bb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005bb4:	d118      	bne.n	8005be8 <_printf_float+0x1b0>
 8005bb6:	2900      	cmp	r1, #0
 8005bb8:	6863      	ldr	r3, [r4, #4]
 8005bba:	dd0b      	ble.n	8005bd4 <_printf_float+0x19c>
 8005bbc:	6121      	str	r1, [r4, #16]
 8005bbe:	b913      	cbnz	r3, 8005bc6 <_printf_float+0x18e>
 8005bc0:	6822      	ldr	r2, [r4, #0]
 8005bc2:	07d0      	lsls	r0, r2, #31
 8005bc4:	d502      	bpl.n	8005bcc <_printf_float+0x194>
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	440b      	add	r3, r1
 8005bca:	6123      	str	r3, [r4, #16]
 8005bcc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005bce:	f04f 0900 	mov.w	r9, #0
 8005bd2:	e7db      	b.n	8005b8c <_printf_float+0x154>
 8005bd4:	b913      	cbnz	r3, 8005bdc <_printf_float+0x1a4>
 8005bd6:	6822      	ldr	r2, [r4, #0]
 8005bd8:	07d2      	lsls	r2, r2, #31
 8005bda:	d501      	bpl.n	8005be0 <_printf_float+0x1a8>
 8005bdc:	3302      	adds	r3, #2
 8005bde:	e7f4      	b.n	8005bca <_printf_float+0x192>
 8005be0:	2301      	movs	r3, #1
 8005be2:	e7f2      	b.n	8005bca <_printf_float+0x192>
 8005be4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bea:	4299      	cmp	r1, r3
 8005bec:	db05      	blt.n	8005bfa <_printf_float+0x1c2>
 8005bee:	6823      	ldr	r3, [r4, #0]
 8005bf0:	6121      	str	r1, [r4, #16]
 8005bf2:	07d8      	lsls	r0, r3, #31
 8005bf4:	d5ea      	bpl.n	8005bcc <_printf_float+0x194>
 8005bf6:	1c4b      	adds	r3, r1, #1
 8005bf8:	e7e7      	b.n	8005bca <_printf_float+0x192>
 8005bfa:	2900      	cmp	r1, #0
 8005bfc:	bfd4      	ite	le
 8005bfe:	f1c1 0202 	rsble	r2, r1, #2
 8005c02:	2201      	movgt	r2, #1
 8005c04:	4413      	add	r3, r2
 8005c06:	e7e0      	b.n	8005bca <_printf_float+0x192>
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	055a      	lsls	r2, r3, #21
 8005c0c:	d407      	bmi.n	8005c1e <_printf_float+0x1e6>
 8005c0e:	6923      	ldr	r3, [r4, #16]
 8005c10:	4642      	mov	r2, r8
 8005c12:	4631      	mov	r1, r6
 8005c14:	4628      	mov	r0, r5
 8005c16:	47b8      	blx	r7
 8005c18:	3001      	adds	r0, #1
 8005c1a:	d12b      	bne.n	8005c74 <_printf_float+0x23c>
 8005c1c:	e767      	b.n	8005aee <_printf_float+0xb6>
 8005c1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c22:	f240 80dd 	bls.w	8005de0 <_printf_float+0x3a8>
 8005c26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f7fa ff53 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c32:	2800      	cmp	r0, #0
 8005c34:	d033      	beq.n	8005c9e <_printf_float+0x266>
 8005c36:	4a37      	ldr	r2, [pc, #220]	@ (8005d14 <_printf_float+0x2dc>)
 8005c38:	2301      	movs	r3, #1
 8005c3a:	4631      	mov	r1, r6
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	47b8      	blx	r7
 8005c40:	3001      	adds	r0, #1
 8005c42:	f43f af54 	beq.w	8005aee <_printf_float+0xb6>
 8005c46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c4a:	4543      	cmp	r3, r8
 8005c4c:	db02      	blt.n	8005c54 <_printf_float+0x21c>
 8005c4e:	6823      	ldr	r3, [r4, #0]
 8005c50:	07d8      	lsls	r0, r3, #31
 8005c52:	d50f      	bpl.n	8005c74 <_printf_float+0x23c>
 8005c54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c58:	4631      	mov	r1, r6
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	47b8      	blx	r7
 8005c5e:	3001      	adds	r0, #1
 8005c60:	f43f af45 	beq.w	8005aee <_printf_float+0xb6>
 8005c64:	f04f 0900 	mov.w	r9, #0
 8005c68:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c6c:	f104 0a1a 	add.w	sl, r4, #26
 8005c70:	45c8      	cmp	r8, r9
 8005c72:	dc09      	bgt.n	8005c88 <_printf_float+0x250>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	079b      	lsls	r3, r3, #30
 8005c78:	f100 8103 	bmi.w	8005e82 <_printf_float+0x44a>
 8005c7c:	68e0      	ldr	r0, [r4, #12]
 8005c7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c80:	4298      	cmp	r0, r3
 8005c82:	bfb8      	it	lt
 8005c84:	4618      	movlt	r0, r3
 8005c86:	e734      	b.n	8005af2 <_printf_float+0xba>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	4652      	mov	r2, sl
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b8      	blx	r7
 8005c92:	3001      	adds	r0, #1
 8005c94:	f43f af2b 	beq.w	8005aee <_printf_float+0xb6>
 8005c98:	f109 0901 	add.w	r9, r9, #1
 8005c9c:	e7e8      	b.n	8005c70 <_printf_float+0x238>
 8005c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	dc39      	bgt.n	8005d18 <_printf_float+0x2e0>
 8005ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d14 <_printf_float+0x2dc>)
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	4631      	mov	r1, r6
 8005caa:	4628      	mov	r0, r5
 8005cac:	47b8      	blx	r7
 8005cae:	3001      	adds	r0, #1
 8005cb0:	f43f af1d 	beq.w	8005aee <_printf_float+0xb6>
 8005cb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005cb8:	ea59 0303 	orrs.w	r3, r9, r3
 8005cbc:	d102      	bne.n	8005cc4 <_printf_float+0x28c>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	07d9      	lsls	r1, r3, #31
 8005cc2:	d5d7      	bpl.n	8005c74 <_printf_float+0x23c>
 8005cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f af0d 	beq.w	8005aee <_printf_float+0xb6>
 8005cd4:	f04f 0a00 	mov.w	sl, #0
 8005cd8:	f104 0b1a 	add.w	fp, r4, #26
 8005cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cde:	425b      	negs	r3, r3
 8005ce0:	4553      	cmp	r3, sl
 8005ce2:	dc01      	bgt.n	8005ce8 <_printf_float+0x2b0>
 8005ce4:	464b      	mov	r3, r9
 8005ce6:	e793      	b.n	8005c10 <_printf_float+0x1d8>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	465a      	mov	r2, fp
 8005cec:	4631      	mov	r1, r6
 8005cee:	4628      	mov	r0, r5
 8005cf0:	47b8      	blx	r7
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	f43f aefb 	beq.w	8005aee <_printf_float+0xb6>
 8005cf8:	f10a 0a01 	add.w	sl, sl, #1
 8005cfc:	e7ee      	b.n	8005cdc <_printf_float+0x2a4>
 8005cfe:	bf00      	nop
 8005d00:	7fefffff 	.word	0x7fefffff
 8005d04:	0800920b 	.word	0x0800920b
 8005d08:	08009207 	.word	0x08009207
 8005d0c:	08009213 	.word	0x08009213
 8005d10:	0800920f 	.word	0x0800920f
 8005d14:	08009217 	.word	0x08009217
 8005d18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d1e:	4553      	cmp	r3, sl
 8005d20:	bfa8      	it	ge
 8005d22:	4653      	movge	r3, sl
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	4699      	mov	r9, r3
 8005d28:	dc36      	bgt.n	8005d98 <_printf_float+0x360>
 8005d2a:	f04f 0b00 	mov.w	fp, #0
 8005d2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d32:	f104 021a 	add.w	r2, r4, #26
 8005d36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d38:	9306      	str	r3, [sp, #24]
 8005d3a:	eba3 0309 	sub.w	r3, r3, r9
 8005d3e:	455b      	cmp	r3, fp
 8005d40:	dc31      	bgt.n	8005da6 <_printf_float+0x36e>
 8005d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d44:	459a      	cmp	sl, r3
 8005d46:	dc3a      	bgt.n	8005dbe <_printf_float+0x386>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	07da      	lsls	r2, r3, #31
 8005d4c:	d437      	bmi.n	8005dbe <_printf_float+0x386>
 8005d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d50:	ebaa 0903 	sub.w	r9, sl, r3
 8005d54:	9b06      	ldr	r3, [sp, #24]
 8005d56:	ebaa 0303 	sub.w	r3, sl, r3
 8005d5a:	4599      	cmp	r9, r3
 8005d5c:	bfa8      	it	ge
 8005d5e:	4699      	movge	r9, r3
 8005d60:	f1b9 0f00 	cmp.w	r9, #0
 8005d64:	dc33      	bgt.n	8005dce <_printf_float+0x396>
 8005d66:	f04f 0800 	mov.w	r8, #0
 8005d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d6e:	f104 0b1a 	add.w	fp, r4, #26
 8005d72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d74:	ebaa 0303 	sub.w	r3, sl, r3
 8005d78:	eba3 0309 	sub.w	r3, r3, r9
 8005d7c:	4543      	cmp	r3, r8
 8005d7e:	f77f af79 	ble.w	8005c74 <_printf_float+0x23c>
 8005d82:	2301      	movs	r3, #1
 8005d84:	465a      	mov	r2, fp
 8005d86:	4631      	mov	r1, r6
 8005d88:	4628      	mov	r0, r5
 8005d8a:	47b8      	blx	r7
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	f43f aeae 	beq.w	8005aee <_printf_float+0xb6>
 8005d92:	f108 0801 	add.w	r8, r8, #1
 8005d96:	e7ec      	b.n	8005d72 <_printf_float+0x33a>
 8005d98:	4642      	mov	r2, r8
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	47b8      	blx	r7
 8005da0:	3001      	adds	r0, #1
 8005da2:	d1c2      	bne.n	8005d2a <_printf_float+0x2f2>
 8005da4:	e6a3      	b.n	8005aee <_printf_float+0xb6>
 8005da6:	2301      	movs	r3, #1
 8005da8:	4631      	mov	r1, r6
 8005daa:	4628      	mov	r0, r5
 8005dac:	9206      	str	r2, [sp, #24]
 8005dae:	47b8      	blx	r7
 8005db0:	3001      	adds	r0, #1
 8005db2:	f43f ae9c 	beq.w	8005aee <_printf_float+0xb6>
 8005db6:	9a06      	ldr	r2, [sp, #24]
 8005db8:	f10b 0b01 	add.w	fp, fp, #1
 8005dbc:	e7bb      	b.n	8005d36 <_printf_float+0x2fe>
 8005dbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dc2:	4631      	mov	r1, r6
 8005dc4:	4628      	mov	r0, r5
 8005dc6:	47b8      	blx	r7
 8005dc8:	3001      	adds	r0, #1
 8005dca:	d1c0      	bne.n	8005d4e <_printf_float+0x316>
 8005dcc:	e68f      	b.n	8005aee <_printf_float+0xb6>
 8005dce:	9a06      	ldr	r2, [sp, #24]
 8005dd0:	464b      	mov	r3, r9
 8005dd2:	4442      	add	r2, r8
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	47b8      	blx	r7
 8005dda:	3001      	adds	r0, #1
 8005ddc:	d1c3      	bne.n	8005d66 <_printf_float+0x32e>
 8005dde:	e686      	b.n	8005aee <_printf_float+0xb6>
 8005de0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005de4:	f1ba 0f01 	cmp.w	sl, #1
 8005de8:	dc01      	bgt.n	8005dee <_printf_float+0x3b6>
 8005dea:	07db      	lsls	r3, r3, #31
 8005dec:	d536      	bpl.n	8005e5c <_printf_float+0x424>
 8005dee:	2301      	movs	r3, #1
 8005df0:	4642      	mov	r2, r8
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	f43f ae78 	beq.w	8005aee <_printf_float+0xb6>
 8005dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e02:	4631      	mov	r1, r6
 8005e04:	4628      	mov	r0, r5
 8005e06:	47b8      	blx	r7
 8005e08:	3001      	adds	r0, #1
 8005e0a:	f43f ae70 	beq.w	8005aee <_printf_float+0xb6>
 8005e0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e12:	2200      	movs	r2, #0
 8005e14:	2300      	movs	r3, #0
 8005e16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e1a:	f7fa fe5d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e1e:	b9c0      	cbnz	r0, 8005e52 <_printf_float+0x41a>
 8005e20:	4653      	mov	r3, sl
 8005e22:	f108 0201 	add.w	r2, r8, #1
 8005e26:	4631      	mov	r1, r6
 8005e28:	4628      	mov	r0, r5
 8005e2a:	47b8      	blx	r7
 8005e2c:	3001      	adds	r0, #1
 8005e2e:	d10c      	bne.n	8005e4a <_printf_float+0x412>
 8005e30:	e65d      	b.n	8005aee <_printf_float+0xb6>
 8005e32:	2301      	movs	r3, #1
 8005e34:	465a      	mov	r2, fp
 8005e36:	4631      	mov	r1, r6
 8005e38:	4628      	mov	r0, r5
 8005e3a:	47b8      	blx	r7
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	f43f ae56 	beq.w	8005aee <_printf_float+0xb6>
 8005e42:	f108 0801 	add.w	r8, r8, #1
 8005e46:	45d0      	cmp	r8, sl
 8005e48:	dbf3      	blt.n	8005e32 <_printf_float+0x3fa>
 8005e4a:	464b      	mov	r3, r9
 8005e4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e50:	e6df      	b.n	8005c12 <_printf_float+0x1da>
 8005e52:	f04f 0800 	mov.w	r8, #0
 8005e56:	f104 0b1a 	add.w	fp, r4, #26
 8005e5a:	e7f4      	b.n	8005e46 <_printf_float+0x40e>
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	4642      	mov	r2, r8
 8005e60:	e7e1      	b.n	8005e26 <_printf_float+0x3ee>
 8005e62:	2301      	movs	r3, #1
 8005e64:	464a      	mov	r2, r9
 8005e66:	4631      	mov	r1, r6
 8005e68:	4628      	mov	r0, r5
 8005e6a:	47b8      	blx	r7
 8005e6c:	3001      	adds	r0, #1
 8005e6e:	f43f ae3e 	beq.w	8005aee <_printf_float+0xb6>
 8005e72:	f108 0801 	add.w	r8, r8, #1
 8005e76:	68e3      	ldr	r3, [r4, #12]
 8005e78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e7a:	1a5b      	subs	r3, r3, r1
 8005e7c:	4543      	cmp	r3, r8
 8005e7e:	dcf0      	bgt.n	8005e62 <_printf_float+0x42a>
 8005e80:	e6fc      	b.n	8005c7c <_printf_float+0x244>
 8005e82:	f04f 0800 	mov.w	r8, #0
 8005e86:	f104 0919 	add.w	r9, r4, #25
 8005e8a:	e7f4      	b.n	8005e76 <_printf_float+0x43e>

08005e8c <_printf_common>:
 8005e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e90:	4616      	mov	r6, r2
 8005e92:	4698      	mov	r8, r3
 8005e94:	688a      	ldr	r2, [r1, #8]
 8005e96:	690b      	ldr	r3, [r1, #16]
 8005e98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	bfb8      	it	lt
 8005ea0:	4613      	movlt	r3, r2
 8005ea2:	6033      	str	r3, [r6, #0]
 8005ea4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ea8:	4607      	mov	r7, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	b10a      	cbz	r2, 8005eb2 <_printf_common+0x26>
 8005eae:	3301      	adds	r3, #1
 8005eb0:	6033      	str	r3, [r6, #0]
 8005eb2:	6823      	ldr	r3, [r4, #0]
 8005eb4:	0699      	lsls	r1, r3, #26
 8005eb6:	bf42      	ittt	mi
 8005eb8:	6833      	ldrmi	r3, [r6, #0]
 8005eba:	3302      	addmi	r3, #2
 8005ebc:	6033      	strmi	r3, [r6, #0]
 8005ebe:	6825      	ldr	r5, [r4, #0]
 8005ec0:	f015 0506 	ands.w	r5, r5, #6
 8005ec4:	d106      	bne.n	8005ed4 <_printf_common+0x48>
 8005ec6:	f104 0a19 	add.w	sl, r4, #25
 8005eca:	68e3      	ldr	r3, [r4, #12]
 8005ecc:	6832      	ldr	r2, [r6, #0]
 8005ece:	1a9b      	subs	r3, r3, r2
 8005ed0:	42ab      	cmp	r3, r5
 8005ed2:	dc26      	bgt.n	8005f22 <_printf_common+0x96>
 8005ed4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ed8:	6822      	ldr	r2, [r4, #0]
 8005eda:	3b00      	subs	r3, #0
 8005edc:	bf18      	it	ne
 8005ede:	2301      	movne	r3, #1
 8005ee0:	0692      	lsls	r2, r2, #26
 8005ee2:	d42b      	bmi.n	8005f3c <_printf_common+0xb0>
 8005ee4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ee8:	4641      	mov	r1, r8
 8005eea:	4638      	mov	r0, r7
 8005eec:	47c8      	blx	r9
 8005eee:	3001      	adds	r0, #1
 8005ef0:	d01e      	beq.n	8005f30 <_printf_common+0xa4>
 8005ef2:	6823      	ldr	r3, [r4, #0]
 8005ef4:	6922      	ldr	r2, [r4, #16]
 8005ef6:	f003 0306 	and.w	r3, r3, #6
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	bf02      	ittt	eq
 8005efe:	68e5      	ldreq	r5, [r4, #12]
 8005f00:	6833      	ldreq	r3, [r6, #0]
 8005f02:	1aed      	subeq	r5, r5, r3
 8005f04:	68a3      	ldr	r3, [r4, #8]
 8005f06:	bf0c      	ite	eq
 8005f08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f0c:	2500      	movne	r5, #0
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	bfc4      	itt	gt
 8005f12:	1a9b      	subgt	r3, r3, r2
 8005f14:	18ed      	addgt	r5, r5, r3
 8005f16:	2600      	movs	r6, #0
 8005f18:	341a      	adds	r4, #26
 8005f1a:	42b5      	cmp	r5, r6
 8005f1c:	d11a      	bne.n	8005f54 <_printf_common+0xc8>
 8005f1e:	2000      	movs	r0, #0
 8005f20:	e008      	b.n	8005f34 <_printf_common+0xa8>
 8005f22:	2301      	movs	r3, #1
 8005f24:	4652      	mov	r2, sl
 8005f26:	4641      	mov	r1, r8
 8005f28:	4638      	mov	r0, r7
 8005f2a:	47c8      	blx	r9
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	d103      	bne.n	8005f38 <_printf_common+0xac>
 8005f30:	f04f 30ff 	mov.w	r0, #4294967295
 8005f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f38:	3501      	adds	r5, #1
 8005f3a:	e7c6      	b.n	8005eca <_printf_common+0x3e>
 8005f3c:	18e1      	adds	r1, r4, r3
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	2030      	movs	r0, #48	@ 0x30
 8005f42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f46:	4422      	add	r2, r4
 8005f48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f50:	3302      	adds	r3, #2
 8005f52:	e7c7      	b.n	8005ee4 <_printf_common+0x58>
 8005f54:	2301      	movs	r3, #1
 8005f56:	4622      	mov	r2, r4
 8005f58:	4641      	mov	r1, r8
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	47c8      	blx	r9
 8005f5e:	3001      	adds	r0, #1
 8005f60:	d0e6      	beq.n	8005f30 <_printf_common+0xa4>
 8005f62:	3601      	adds	r6, #1
 8005f64:	e7d9      	b.n	8005f1a <_printf_common+0x8e>
	...

08005f68 <_printf_i>:
 8005f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f6c:	7e0f      	ldrb	r7, [r1, #24]
 8005f6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f70:	2f78      	cmp	r7, #120	@ 0x78
 8005f72:	4691      	mov	r9, r2
 8005f74:	4680      	mov	r8, r0
 8005f76:	460c      	mov	r4, r1
 8005f78:	469a      	mov	sl, r3
 8005f7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f7e:	d807      	bhi.n	8005f90 <_printf_i+0x28>
 8005f80:	2f62      	cmp	r7, #98	@ 0x62
 8005f82:	d80a      	bhi.n	8005f9a <_printf_i+0x32>
 8005f84:	2f00      	cmp	r7, #0
 8005f86:	f000 80d1 	beq.w	800612c <_printf_i+0x1c4>
 8005f8a:	2f58      	cmp	r7, #88	@ 0x58
 8005f8c:	f000 80b8 	beq.w	8006100 <_printf_i+0x198>
 8005f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f98:	e03a      	b.n	8006010 <_printf_i+0xa8>
 8005f9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f9e:	2b15      	cmp	r3, #21
 8005fa0:	d8f6      	bhi.n	8005f90 <_printf_i+0x28>
 8005fa2:	a101      	add	r1, pc, #4	@ (adr r1, 8005fa8 <_printf_i+0x40>)
 8005fa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fa8:	08006001 	.word	0x08006001
 8005fac:	08006015 	.word	0x08006015
 8005fb0:	08005f91 	.word	0x08005f91
 8005fb4:	08005f91 	.word	0x08005f91
 8005fb8:	08005f91 	.word	0x08005f91
 8005fbc:	08005f91 	.word	0x08005f91
 8005fc0:	08006015 	.word	0x08006015
 8005fc4:	08005f91 	.word	0x08005f91
 8005fc8:	08005f91 	.word	0x08005f91
 8005fcc:	08005f91 	.word	0x08005f91
 8005fd0:	08005f91 	.word	0x08005f91
 8005fd4:	08006113 	.word	0x08006113
 8005fd8:	0800603f 	.word	0x0800603f
 8005fdc:	080060cd 	.word	0x080060cd
 8005fe0:	08005f91 	.word	0x08005f91
 8005fe4:	08005f91 	.word	0x08005f91
 8005fe8:	08006135 	.word	0x08006135
 8005fec:	08005f91 	.word	0x08005f91
 8005ff0:	0800603f 	.word	0x0800603f
 8005ff4:	08005f91 	.word	0x08005f91
 8005ff8:	08005f91 	.word	0x08005f91
 8005ffc:	080060d5 	.word	0x080060d5
 8006000:	6833      	ldr	r3, [r6, #0]
 8006002:	1d1a      	adds	r2, r3, #4
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6032      	str	r2, [r6, #0]
 8006008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800600c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006010:	2301      	movs	r3, #1
 8006012:	e09c      	b.n	800614e <_printf_i+0x1e6>
 8006014:	6833      	ldr	r3, [r6, #0]
 8006016:	6820      	ldr	r0, [r4, #0]
 8006018:	1d19      	adds	r1, r3, #4
 800601a:	6031      	str	r1, [r6, #0]
 800601c:	0606      	lsls	r6, r0, #24
 800601e:	d501      	bpl.n	8006024 <_printf_i+0xbc>
 8006020:	681d      	ldr	r5, [r3, #0]
 8006022:	e003      	b.n	800602c <_printf_i+0xc4>
 8006024:	0645      	lsls	r5, r0, #25
 8006026:	d5fb      	bpl.n	8006020 <_printf_i+0xb8>
 8006028:	f9b3 5000 	ldrsh.w	r5, [r3]
 800602c:	2d00      	cmp	r5, #0
 800602e:	da03      	bge.n	8006038 <_printf_i+0xd0>
 8006030:	232d      	movs	r3, #45	@ 0x2d
 8006032:	426d      	negs	r5, r5
 8006034:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006038:	4858      	ldr	r0, [pc, #352]	@ (800619c <_printf_i+0x234>)
 800603a:	230a      	movs	r3, #10
 800603c:	e011      	b.n	8006062 <_printf_i+0xfa>
 800603e:	6821      	ldr	r1, [r4, #0]
 8006040:	6833      	ldr	r3, [r6, #0]
 8006042:	0608      	lsls	r0, r1, #24
 8006044:	f853 5b04 	ldr.w	r5, [r3], #4
 8006048:	d402      	bmi.n	8006050 <_printf_i+0xe8>
 800604a:	0649      	lsls	r1, r1, #25
 800604c:	bf48      	it	mi
 800604e:	b2ad      	uxthmi	r5, r5
 8006050:	2f6f      	cmp	r7, #111	@ 0x6f
 8006052:	4852      	ldr	r0, [pc, #328]	@ (800619c <_printf_i+0x234>)
 8006054:	6033      	str	r3, [r6, #0]
 8006056:	bf14      	ite	ne
 8006058:	230a      	movne	r3, #10
 800605a:	2308      	moveq	r3, #8
 800605c:	2100      	movs	r1, #0
 800605e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006062:	6866      	ldr	r6, [r4, #4]
 8006064:	60a6      	str	r6, [r4, #8]
 8006066:	2e00      	cmp	r6, #0
 8006068:	db05      	blt.n	8006076 <_printf_i+0x10e>
 800606a:	6821      	ldr	r1, [r4, #0]
 800606c:	432e      	orrs	r6, r5
 800606e:	f021 0104 	bic.w	r1, r1, #4
 8006072:	6021      	str	r1, [r4, #0]
 8006074:	d04b      	beq.n	800610e <_printf_i+0x1a6>
 8006076:	4616      	mov	r6, r2
 8006078:	fbb5 f1f3 	udiv	r1, r5, r3
 800607c:	fb03 5711 	mls	r7, r3, r1, r5
 8006080:	5dc7      	ldrb	r7, [r0, r7]
 8006082:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006086:	462f      	mov	r7, r5
 8006088:	42bb      	cmp	r3, r7
 800608a:	460d      	mov	r5, r1
 800608c:	d9f4      	bls.n	8006078 <_printf_i+0x110>
 800608e:	2b08      	cmp	r3, #8
 8006090:	d10b      	bne.n	80060aa <_printf_i+0x142>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	07df      	lsls	r7, r3, #31
 8006096:	d508      	bpl.n	80060aa <_printf_i+0x142>
 8006098:	6923      	ldr	r3, [r4, #16]
 800609a:	6861      	ldr	r1, [r4, #4]
 800609c:	4299      	cmp	r1, r3
 800609e:	bfde      	ittt	le
 80060a0:	2330      	movle	r3, #48	@ 0x30
 80060a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060aa:	1b92      	subs	r2, r2, r6
 80060ac:	6122      	str	r2, [r4, #16]
 80060ae:	f8cd a000 	str.w	sl, [sp]
 80060b2:	464b      	mov	r3, r9
 80060b4:	aa03      	add	r2, sp, #12
 80060b6:	4621      	mov	r1, r4
 80060b8:	4640      	mov	r0, r8
 80060ba:	f7ff fee7 	bl	8005e8c <_printf_common>
 80060be:	3001      	adds	r0, #1
 80060c0:	d14a      	bne.n	8006158 <_printf_i+0x1f0>
 80060c2:	f04f 30ff 	mov.w	r0, #4294967295
 80060c6:	b004      	add	sp, #16
 80060c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	f043 0320 	orr.w	r3, r3, #32
 80060d2:	6023      	str	r3, [r4, #0]
 80060d4:	4832      	ldr	r0, [pc, #200]	@ (80061a0 <_printf_i+0x238>)
 80060d6:	2778      	movs	r7, #120	@ 0x78
 80060d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060dc:	6823      	ldr	r3, [r4, #0]
 80060de:	6831      	ldr	r1, [r6, #0]
 80060e0:	061f      	lsls	r7, r3, #24
 80060e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80060e6:	d402      	bmi.n	80060ee <_printf_i+0x186>
 80060e8:	065f      	lsls	r7, r3, #25
 80060ea:	bf48      	it	mi
 80060ec:	b2ad      	uxthmi	r5, r5
 80060ee:	6031      	str	r1, [r6, #0]
 80060f0:	07d9      	lsls	r1, r3, #31
 80060f2:	bf44      	itt	mi
 80060f4:	f043 0320 	orrmi.w	r3, r3, #32
 80060f8:	6023      	strmi	r3, [r4, #0]
 80060fa:	b11d      	cbz	r5, 8006104 <_printf_i+0x19c>
 80060fc:	2310      	movs	r3, #16
 80060fe:	e7ad      	b.n	800605c <_printf_i+0xf4>
 8006100:	4826      	ldr	r0, [pc, #152]	@ (800619c <_printf_i+0x234>)
 8006102:	e7e9      	b.n	80060d8 <_printf_i+0x170>
 8006104:	6823      	ldr	r3, [r4, #0]
 8006106:	f023 0320 	bic.w	r3, r3, #32
 800610a:	6023      	str	r3, [r4, #0]
 800610c:	e7f6      	b.n	80060fc <_printf_i+0x194>
 800610e:	4616      	mov	r6, r2
 8006110:	e7bd      	b.n	800608e <_printf_i+0x126>
 8006112:	6833      	ldr	r3, [r6, #0]
 8006114:	6825      	ldr	r5, [r4, #0]
 8006116:	6961      	ldr	r1, [r4, #20]
 8006118:	1d18      	adds	r0, r3, #4
 800611a:	6030      	str	r0, [r6, #0]
 800611c:	062e      	lsls	r6, r5, #24
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	d501      	bpl.n	8006126 <_printf_i+0x1be>
 8006122:	6019      	str	r1, [r3, #0]
 8006124:	e002      	b.n	800612c <_printf_i+0x1c4>
 8006126:	0668      	lsls	r0, r5, #25
 8006128:	d5fb      	bpl.n	8006122 <_printf_i+0x1ba>
 800612a:	8019      	strh	r1, [r3, #0]
 800612c:	2300      	movs	r3, #0
 800612e:	6123      	str	r3, [r4, #16]
 8006130:	4616      	mov	r6, r2
 8006132:	e7bc      	b.n	80060ae <_printf_i+0x146>
 8006134:	6833      	ldr	r3, [r6, #0]
 8006136:	1d1a      	adds	r2, r3, #4
 8006138:	6032      	str	r2, [r6, #0]
 800613a:	681e      	ldr	r6, [r3, #0]
 800613c:	6862      	ldr	r2, [r4, #4]
 800613e:	2100      	movs	r1, #0
 8006140:	4630      	mov	r0, r6
 8006142:	f7fa f84d 	bl	80001e0 <memchr>
 8006146:	b108      	cbz	r0, 800614c <_printf_i+0x1e4>
 8006148:	1b80      	subs	r0, r0, r6
 800614a:	6060      	str	r0, [r4, #4]
 800614c:	6863      	ldr	r3, [r4, #4]
 800614e:	6123      	str	r3, [r4, #16]
 8006150:	2300      	movs	r3, #0
 8006152:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006156:	e7aa      	b.n	80060ae <_printf_i+0x146>
 8006158:	6923      	ldr	r3, [r4, #16]
 800615a:	4632      	mov	r2, r6
 800615c:	4649      	mov	r1, r9
 800615e:	4640      	mov	r0, r8
 8006160:	47d0      	blx	sl
 8006162:	3001      	adds	r0, #1
 8006164:	d0ad      	beq.n	80060c2 <_printf_i+0x15a>
 8006166:	6823      	ldr	r3, [r4, #0]
 8006168:	079b      	lsls	r3, r3, #30
 800616a:	d413      	bmi.n	8006194 <_printf_i+0x22c>
 800616c:	68e0      	ldr	r0, [r4, #12]
 800616e:	9b03      	ldr	r3, [sp, #12]
 8006170:	4298      	cmp	r0, r3
 8006172:	bfb8      	it	lt
 8006174:	4618      	movlt	r0, r3
 8006176:	e7a6      	b.n	80060c6 <_printf_i+0x15e>
 8006178:	2301      	movs	r3, #1
 800617a:	4632      	mov	r2, r6
 800617c:	4649      	mov	r1, r9
 800617e:	4640      	mov	r0, r8
 8006180:	47d0      	blx	sl
 8006182:	3001      	adds	r0, #1
 8006184:	d09d      	beq.n	80060c2 <_printf_i+0x15a>
 8006186:	3501      	adds	r5, #1
 8006188:	68e3      	ldr	r3, [r4, #12]
 800618a:	9903      	ldr	r1, [sp, #12]
 800618c:	1a5b      	subs	r3, r3, r1
 800618e:	42ab      	cmp	r3, r5
 8006190:	dcf2      	bgt.n	8006178 <_printf_i+0x210>
 8006192:	e7eb      	b.n	800616c <_printf_i+0x204>
 8006194:	2500      	movs	r5, #0
 8006196:	f104 0619 	add.w	r6, r4, #25
 800619a:	e7f5      	b.n	8006188 <_printf_i+0x220>
 800619c:	08009219 	.word	0x08009219
 80061a0:	0800922a 	.word	0x0800922a

080061a4 <std>:
 80061a4:	2300      	movs	r3, #0
 80061a6:	b510      	push	{r4, lr}
 80061a8:	4604      	mov	r4, r0
 80061aa:	e9c0 3300 	strd	r3, r3, [r0]
 80061ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061b2:	6083      	str	r3, [r0, #8]
 80061b4:	8181      	strh	r1, [r0, #12]
 80061b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80061b8:	81c2      	strh	r2, [r0, #14]
 80061ba:	6183      	str	r3, [r0, #24]
 80061bc:	4619      	mov	r1, r3
 80061be:	2208      	movs	r2, #8
 80061c0:	305c      	adds	r0, #92	@ 0x5c
 80061c2:	f000 f916 	bl	80063f2 <memset>
 80061c6:	4b0d      	ldr	r3, [pc, #52]	@ (80061fc <std+0x58>)
 80061c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80061ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006200 <std+0x5c>)
 80061cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006204 <std+0x60>)
 80061d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006208 <std+0x64>)
 80061d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80061d6:	4b0d      	ldr	r3, [pc, #52]	@ (800620c <std+0x68>)
 80061d8:	6224      	str	r4, [r4, #32]
 80061da:	429c      	cmp	r4, r3
 80061dc:	d006      	beq.n	80061ec <std+0x48>
 80061de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061e2:	4294      	cmp	r4, r2
 80061e4:	d002      	beq.n	80061ec <std+0x48>
 80061e6:	33d0      	adds	r3, #208	@ 0xd0
 80061e8:	429c      	cmp	r4, r3
 80061ea:	d105      	bne.n	80061f8 <std+0x54>
 80061ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061f4:	f000 b9fa 	b.w	80065ec <__retarget_lock_init_recursive>
 80061f8:	bd10      	pop	{r4, pc}
 80061fa:	bf00      	nop
 80061fc:	0800636d 	.word	0x0800636d
 8006200:	0800638f 	.word	0x0800638f
 8006204:	080063c7 	.word	0x080063c7
 8006208:	080063eb 	.word	0x080063eb
 800620c:	20000858 	.word	0x20000858

08006210 <stdio_exit_handler>:
 8006210:	4a02      	ldr	r2, [pc, #8]	@ (800621c <stdio_exit_handler+0xc>)
 8006212:	4903      	ldr	r1, [pc, #12]	@ (8006220 <stdio_exit_handler+0x10>)
 8006214:	4803      	ldr	r0, [pc, #12]	@ (8006224 <stdio_exit_handler+0x14>)
 8006216:	f000 b869 	b.w	80062ec <_fwalk_sglue>
 800621a:	bf00      	nop
 800621c:	20000010 	.word	0x20000010
 8006220:	080088dd 	.word	0x080088dd
 8006224:	2000018c 	.word	0x2000018c

08006228 <cleanup_stdio>:
 8006228:	6841      	ldr	r1, [r0, #4]
 800622a:	4b0c      	ldr	r3, [pc, #48]	@ (800625c <cleanup_stdio+0x34>)
 800622c:	4299      	cmp	r1, r3
 800622e:	b510      	push	{r4, lr}
 8006230:	4604      	mov	r4, r0
 8006232:	d001      	beq.n	8006238 <cleanup_stdio+0x10>
 8006234:	f002 fb52 	bl	80088dc <_fflush_r>
 8006238:	68a1      	ldr	r1, [r4, #8]
 800623a:	4b09      	ldr	r3, [pc, #36]	@ (8006260 <cleanup_stdio+0x38>)
 800623c:	4299      	cmp	r1, r3
 800623e:	d002      	beq.n	8006246 <cleanup_stdio+0x1e>
 8006240:	4620      	mov	r0, r4
 8006242:	f002 fb4b 	bl	80088dc <_fflush_r>
 8006246:	68e1      	ldr	r1, [r4, #12]
 8006248:	4b06      	ldr	r3, [pc, #24]	@ (8006264 <cleanup_stdio+0x3c>)
 800624a:	4299      	cmp	r1, r3
 800624c:	d004      	beq.n	8006258 <cleanup_stdio+0x30>
 800624e:	4620      	mov	r0, r4
 8006250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006254:	f002 bb42 	b.w	80088dc <_fflush_r>
 8006258:	bd10      	pop	{r4, pc}
 800625a:	bf00      	nop
 800625c:	20000858 	.word	0x20000858
 8006260:	200008c0 	.word	0x200008c0
 8006264:	20000928 	.word	0x20000928

08006268 <global_stdio_init.part.0>:
 8006268:	b510      	push	{r4, lr}
 800626a:	4b0b      	ldr	r3, [pc, #44]	@ (8006298 <global_stdio_init.part.0+0x30>)
 800626c:	4c0b      	ldr	r4, [pc, #44]	@ (800629c <global_stdio_init.part.0+0x34>)
 800626e:	4a0c      	ldr	r2, [pc, #48]	@ (80062a0 <global_stdio_init.part.0+0x38>)
 8006270:	601a      	str	r2, [r3, #0]
 8006272:	4620      	mov	r0, r4
 8006274:	2200      	movs	r2, #0
 8006276:	2104      	movs	r1, #4
 8006278:	f7ff ff94 	bl	80061a4 <std>
 800627c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006280:	2201      	movs	r2, #1
 8006282:	2109      	movs	r1, #9
 8006284:	f7ff ff8e 	bl	80061a4 <std>
 8006288:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800628c:	2202      	movs	r2, #2
 800628e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006292:	2112      	movs	r1, #18
 8006294:	f7ff bf86 	b.w	80061a4 <std>
 8006298:	20000990 	.word	0x20000990
 800629c:	20000858 	.word	0x20000858
 80062a0:	08006211 	.word	0x08006211

080062a4 <__sfp_lock_acquire>:
 80062a4:	4801      	ldr	r0, [pc, #4]	@ (80062ac <__sfp_lock_acquire+0x8>)
 80062a6:	f000 b9a2 	b.w	80065ee <__retarget_lock_acquire_recursive>
 80062aa:	bf00      	nop
 80062ac:	20000999 	.word	0x20000999

080062b0 <__sfp_lock_release>:
 80062b0:	4801      	ldr	r0, [pc, #4]	@ (80062b8 <__sfp_lock_release+0x8>)
 80062b2:	f000 b99d 	b.w	80065f0 <__retarget_lock_release_recursive>
 80062b6:	bf00      	nop
 80062b8:	20000999 	.word	0x20000999

080062bc <__sinit>:
 80062bc:	b510      	push	{r4, lr}
 80062be:	4604      	mov	r4, r0
 80062c0:	f7ff fff0 	bl	80062a4 <__sfp_lock_acquire>
 80062c4:	6a23      	ldr	r3, [r4, #32]
 80062c6:	b11b      	cbz	r3, 80062d0 <__sinit+0x14>
 80062c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062cc:	f7ff bff0 	b.w	80062b0 <__sfp_lock_release>
 80062d0:	4b04      	ldr	r3, [pc, #16]	@ (80062e4 <__sinit+0x28>)
 80062d2:	6223      	str	r3, [r4, #32]
 80062d4:	4b04      	ldr	r3, [pc, #16]	@ (80062e8 <__sinit+0x2c>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1f5      	bne.n	80062c8 <__sinit+0xc>
 80062dc:	f7ff ffc4 	bl	8006268 <global_stdio_init.part.0>
 80062e0:	e7f2      	b.n	80062c8 <__sinit+0xc>
 80062e2:	bf00      	nop
 80062e4:	08006229 	.word	0x08006229
 80062e8:	20000990 	.word	0x20000990

080062ec <_fwalk_sglue>:
 80062ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062f0:	4607      	mov	r7, r0
 80062f2:	4688      	mov	r8, r1
 80062f4:	4614      	mov	r4, r2
 80062f6:	2600      	movs	r6, #0
 80062f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062fc:	f1b9 0901 	subs.w	r9, r9, #1
 8006300:	d505      	bpl.n	800630e <_fwalk_sglue+0x22>
 8006302:	6824      	ldr	r4, [r4, #0]
 8006304:	2c00      	cmp	r4, #0
 8006306:	d1f7      	bne.n	80062f8 <_fwalk_sglue+0xc>
 8006308:	4630      	mov	r0, r6
 800630a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800630e:	89ab      	ldrh	r3, [r5, #12]
 8006310:	2b01      	cmp	r3, #1
 8006312:	d907      	bls.n	8006324 <_fwalk_sglue+0x38>
 8006314:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006318:	3301      	adds	r3, #1
 800631a:	d003      	beq.n	8006324 <_fwalk_sglue+0x38>
 800631c:	4629      	mov	r1, r5
 800631e:	4638      	mov	r0, r7
 8006320:	47c0      	blx	r8
 8006322:	4306      	orrs	r6, r0
 8006324:	3568      	adds	r5, #104	@ 0x68
 8006326:	e7e9      	b.n	80062fc <_fwalk_sglue+0x10>

08006328 <siprintf>:
 8006328:	b40e      	push	{r1, r2, r3}
 800632a:	b510      	push	{r4, lr}
 800632c:	b09d      	sub	sp, #116	@ 0x74
 800632e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006330:	9002      	str	r0, [sp, #8]
 8006332:	9006      	str	r0, [sp, #24]
 8006334:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006338:	480a      	ldr	r0, [pc, #40]	@ (8006364 <siprintf+0x3c>)
 800633a:	9107      	str	r1, [sp, #28]
 800633c:	9104      	str	r1, [sp, #16]
 800633e:	490a      	ldr	r1, [pc, #40]	@ (8006368 <siprintf+0x40>)
 8006340:	f853 2b04 	ldr.w	r2, [r3], #4
 8006344:	9105      	str	r1, [sp, #20]
 8006346:	2400      	movs	r4, #0
 8006348:	a902      	add	r1, sp, #8
 800634a:	6800      	ldr	r0, [r0, #0]
 800634c:	9301      	str	r3, [sp, #4]
 800634e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006350:	f002 f944 	bl	80085dc <_svfiprintf_r>
 8006354:	9b02      	ldr	r3, [sp, #8]
 8006356:	701c      	strb	r4, [r3, #0]
 8006358:	b01d      	add	sp, #116	@ 0x74
 800635a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800635e:	b003      	add	sp, #12
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	20000188 	.word	0x20000188
 8006368:	ffff0208 	.word	0xffff0208

0800636c <__sread>:
 800636c:	b510      	push	{r4, lr}
 800636e:	460c      	mov	r4, r1
 8006370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006374:	f000 f8ec 	bl	8006550 <_read_r>
 8006378:	2800      	cmp	r0, #0
 800637a:	bfab      	itete	ge
 800637c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800637e:	89a3      	ldrhlt	r3, [r4, #12]
 8006380:	181b      	addge	r3, r3, r0
 8006382:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006386:	bfac      	ite	ge
 8006388:	6563      	strge	r3, [r4, #84]	@ 0x54
 800638a:	81a3      	strhlt	r3, [r4, #12]
 800638c:	bd10      	pop	{r4, pc}

0800638e <__swrite>:
 800638e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006392:	461f      	mov	r7, r3
 8006394:	898b      	ldrh	r3, [r1, #12]
 8006396:	05db      	lsls	r3, r3, #23
 8006398:	4605      	mov	r5, r0
 800639a:	460c      	mov	r4, r1
 800639c:	4616      	mov	r6, r2
 800639e:	d505      	bpl.n	80063ac <__swrite+0x1e>
 80063a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a4:	2302      	movs	r3, #2
 80063a6:	2200      	movs	r2, #0
 80063a8:	f000 f8c0 	bl	800652c <_lseek_r>
 80063ac:	89a3      	ldrh	r3, [r4, #12]
 80063ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063b6:	81a3      	strh	r3, [r4, #12]
 80063b8:	4632      	mov	r2, r6
 80063ba:	463b      	mov	r3, r7
 80063bc:	4628      	mov	r0, r5
 80063be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063c2:	f000 b8d7 	b.w	8006574 <_write_r>

080063c6 <__sseek>:
 80063c6:	b510      	push	{r4, lr}
 80063c8:	460c      	mov	r4, r1
 80063ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ce:	f000 f8ad 	bl	800652c <_lseek_r>
 80063d2:	1c43      	adds	r3, r0, #1
 80063d4:	89a3      	ldrh	r3, [r4, #12]
 80063d6:	bf15      	itete	ne
 80063d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063e2:	81a3      	strheq	r3, [r4, #12]
 80063e4:	bf18      	it	ne
 80063e6:	81a3      	strhne	r3, [r4, #12]
 80063e8:	bd10      	pop	{r4, pc}

080063ea <__sclose>:
 80063ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ee:	f000 b88d 	b.w	800650c <_close_r>

080063f2 <memset>:
 80063f2:	4402      	add	r2, r0
 80063f4:	4603      	mov	r3, r0
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d100      	bne.n	80063fc <memset+0xa>
 80063fa:	4770      	bx	lr
 80063fc:	f803 1b01 	strb.w	r1, [r3], #1
 8006400:	e7f9      	b.n	80063f6 <memset+0x4>

08006402 <strncmp>:
 8006402:	b510      	push	{r4, lr}
 8006404:	b16a      	cbz	r2, 8006422 <strncmp+0x20>
 8006406:	3901      	subs	r1, #1
 8006408:	1884      	adds	r4, r0, r2
 800640a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800640e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006412:	429a      	cmp	r2, r3
 8006414:	d103      	bne.n	800641e <strncmp+0x1c>
 8006416:	42a0      	cmp	r0, r4
 8006418:	d001      	beq.n	800641e <strncmp+0x1c>
 800641a:	2a00      	cmp	r2, #0
 800641c:	d1f5      	bne.n	800640a <strncmp+0x8>
 800641e:	1ad0      	subs	r0, r2, r3
 8006420:	bd10      	pop	{r4, pc}
 8006422:	4610      	mov	r0, r2
 8006424:	e7fc      	b.n	8006420 <strncmp+0x1e>

08006426 <strncpy>:
 8006426:	b510      	push	{r4, lr}
 8006428:	3901      	subs	r1, #1
 800642a:	4603      	mov	r3, r0
 800642c:	b132      	cbz	r2, 800643c <strncpy+0x16>
 800642e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006432:	f803 4b01 	strb.w	r4, [r3], #1
 8006436:	3a01      	subs	r2, #1
 8006438:	2c00      	cmp	r4, #0
 800643a:	d1f7      	bne.n	800642c <strncpy+0x6>
 800643c:	441a      	add	r2, r3
 800643e:	2100      	movs	r1, #0
 8006440:	4293      	cmp	r3, r2
 8006442:	d100      	bne.n	8006446 <strncpy+0x20>
 8006444:	bd10      	pop	{r4, pc}
 8006446:	f803 1b01 	strb.w	r1, [r3], #1
 800644a:	e7f9      	b.n	8006440 <strncpy+0x1a>

0800644c <strtok>:
 800644c:	4b16      	ldr	r3, [pc, #88]	@ (80064a8 <strtok+0x5c>)
 800644e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006452:	681f      	ldr	r7, [r3, #0]
 8006454:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006456:	4605      	mov	r5, r0
 8006458:	460e      	mov	r6, r1
 800645a:	b9ec      	cbnz	r4, 8006498 <strtok+0x4c>
 800645c:	2050      	movs	r0, #80	@ 0x50
 800645e:	f001 fae3 	bl	8007a28 <malloc>
 8006462:	4602      	mov	r2, r0
 8006464:	6478      	str	r0, [r7, #68]	@ 0x44
 8006466:	b920      	cbnz	r0, 8006472 <strtok+0x26>
 8006468:	4b10      	ldr	r3, [pc, #64]	@ (80064ac <strtok+0x60>)
 800646a:	4811      	ldr	r0, [pc, #68]	@ (80064b0 <strtok+0x64>)
 800646c:	215b      	movs	r1, #91	@ 0x5b
 800646e:	f000 f8df 	bl	8006630 <__assert_func>
 8006472:	e9c0 4400 	strd	r4, r4, [r0]
 8006476:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800647a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800647e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8006482:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006486:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800648a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800648e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8006492:	6184      	str	r4, [r0, #24]
 8006494:	7704      	strb	r4, [r0, #28]
 8006496:	6244      	str	r4, [r0, #36]	@ 0x24
 8006498:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800649a:	4631      	mov	r1, r6
 800649c:	4628      	mov	r0, r5
 800649e:	2301      	movs	r3, #1
 80064a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064a4:	f000 b806 	b.w	80064b4 <__strtok_r>
 80064a8:	20000188 	.word	0x20000188
 80064ac:	0800923b 	.word	0x0800923b
 80064b0:	08009252 	.word	0x08009252

080064b4 <__strtok_r>:
 80064b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064b6:	4604      	mov	r4, r0
 80064b8:	b908      	cbnz	r0, 80064be <__strtok_r+0xa>
 80064ba:	6814      	ldr	r4, [r2, #0]
 80064bc:	b144      	cbz	r4, 80064d0 <__strtok_r+0x1c>
 80064be:	4620      	mov	r0, r4
 80064c0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80064c4:	460f      	mov	r7, r1
 80064c6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80064ca:	b91e      	cbnz	r6, 80064d4 <__strtok_r+0x20>
 80064cc:	b965      	cbnz	r5, 80064e8 <__strtok_r+0x34>
 80064ce:	6015      	str	r5, [r2, #0]
 80064d0:	2000      	movs	r0, #0
 80064d2:	e005      	b.n	80064e0 <__strtok_r+0x2c>
 80064d4:	42b5      	cmp	r5, r6
 80064d6:	d1f6      	bne.n	80064c6 <__strtok_r+0x12>
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1f0      	bne.n	80064be <__strtok_r+0xa>
 80064dc:	6014      	str	r4, [r2, #0]
 80064de:	7003      	strb	r3, [r0, #0]
 80064e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064e2:	461c      	mov	r4, r3
 80064e4:	e00c      	b.n	8006500 <__strtok_r+0x4c>
 80064e6:	b91d      	cbnz	r5, 80064f0 <__strtok_r+0x3c>
 80064e8:	4627      	mov	r7, r4
 80064ea:	f814 3b01 	ldrb.w	r3, [r4], #1
 80064ee:	460e      	mov	r6, r1
 80064f0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80064f4:	42ab      	cmp	r3, r5
 80064f6:	d1f6      	bne.n	80064e6 <__strtok_r+0x32>
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0f2      	beq.n	80064e2 <__strtok_r+0x2e>
 80064fc:	2300      	movs	r3, #0
 80064fe:	703b      	strb	r3, [r7, #0]
 8006500:	6014      	str	r4, [r2, #0]
 8006502:	e7ed      	b.n	80064e0 <__strtok_r+0x2c>

08006504 <_localeconv_r>:
 8006504:	4800      	ldr	r0, [pc, #0]	@ (8006508 <_localeconv_r+0x4>)
 8006506:	4770      	bx	lr
 8006508:	2000010c 	.word	0x2000010c

0800650c <_close_r>:
 800650c:	b538      	push	{r3, r4, r5, lr}
 800650e:	4d06      	ldr	r5, [pc, #24]	@ (8006528 <_close_r+0x1c>)
 8006510:	2300      	movs	r3, #0
 8006512:	4604      	mov	r4, r0
 8006514:	4608      	mov	r0, r1
 8006516:	602b      	str	r3, [r5, #0]
 8006518:	f7fb ff2c 	bl	8002374 <_close>
 800651c:	1c43      	adds	r3, r0, #1
 800651e:	d102      	bne.n	8006526 <_close_r+0x1a>
 8006520:	682b      	ldr	r3, [r5, #0]
 8006522:	b103      	cbz	r3, 8006526 <_close_r+0x1a>
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	bd38      	pop	{r3, r4, r5, pc}
 8006528:	20000994 	.word	0x20000994

0800652c <_lseek_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4d07      	ldr	r5, [pc, #28]	@ (800654c <_lseek_r+0x20>)
 8006530:	4604      	mov	r4, r0
 8006532:	4608      	mov	r0, r1
 8006534:	4611      	mov	r1, r2
 8006536:	2200      	movs	r2, #0
 8006538:	602a      	str	r2, [r5, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	f7fb ff41 	bl	80023c2 <_lseek>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d102      	bne.n	800654a <_lseek_r+0x1e>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	b103      	cbz	r3, 800654a <_lseek_r+0x1e>
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	20000994 	.word	0x20000994

08006550 <_read_r>:
 8006550:	b538      	push	{r3, r4, r5, lr}
 8006552:	4d07      	ldr	r5, [pc, #28]	@ (8006570 <_read_r+0x20>)
 8006554:	4604      	mov	r4, r0
 8006556:	4608      	mov	r0, r1
 8006558:	4611      	mov	r1, r2
 800655a:	2200      	movs	r2, #0
 800655c:	602a      	str	r2, [r5, #0]
 800655e:	461a      	mov	r2, r3
 8006560:	f7fb fecf 	bl	8002302 <_read>
 8006564:	1c43      	adds	r3, r0, #1
 8006566:	d102      	bne.n	800656e <_read_r+0x1e>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	b103      	cbz	r3, 800656e <_read_r+0x1e>
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	bd38      	pop	{r3, r4, r5, pc}
 8006570:	20000994 	.word	0x20000994

08006574 <_write_r>:
 8006574:	b538      	push	{r3, r4, r5, lr}
 8006576:	4d07      	ldr	r5, [pc, #28]	@ (8006594 <_write_r+0x20>)
 8006578:	4604      	mov	r4, r0
 800657a:	4608      	mov	r0, r1
 800657c:	4611      	mov	r1, r2
 800657e:	2200      	movs	r2, #0
 8006580:	602a      	str	r2, [r5, #0]
 8006582:	461a      	mov	r2, r3
 8006584:	f7fb feda 	bl	800233c <_write>
 8006588:	1c43      	adds	r3, r0, #1
 800658a:	d102      	bne.n	8006592 <_write_r+0x1e>
 800658c:	682b      	ldr	r3, [r5, #0]
 800658e:	b103      	cbz	r3, 8006592 <_write_r+0x1e>
 8006590:	6023      	str	r3, [r4, #0]
 8006592:	bd38      	pop	{r3, r4, r5, pc}
 8006594:	20000994 	.word	0x20000994

08006598 <__errno>:
 8006598:	4b01      	ldr	r3, [pc, #4]	@ (80065a0 <__errno+0x8>)
 800659a:	6818      	ldr	r0, [r3, #0]
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	20000188 	.word	0x20000188

080065a4 <__libc_init_array>:
 80065a4:	b570      	push	{r4, r5, r6, lr}
 80065a6:	4d0d      	ldr	r5, [pc, #52]	@ (80065dc <__libc_init_array+0x38>)
 80065a8:	4c0d      	ldr	r4, [pc, #52]	@ (80065e0 <__libc_init_array+0x3c>)
 80065aa:	1b64      	subs	r4, r4, r5
 80065ac:	10a4      	asrs	r4, r4, #2
 80065ae:	2600      	movs	r6, #0
 80065b0:	42a6      	cmp	r6, r4
 80065b2:	d109      	bne.n	80065c8 <__libc_init_array+0x24>
 80065b4:	4d0b      	ldr	r5, [pc, #44]	@ (80065e4 <__libc_init_array+0x40>)
 80065b6:	4c0c      	ldr	r4, [pc, #48]	@ (80065e8 <__libc_init_array+0x44>)
 80065b8:	f002 fce2 	bl	8008f80 <_init>
 80065bc:	1b64      	subs	r4, r4, r5
 80065be:	10a4      	asrs	r4, r4, #2
 80065c0:	2600      	movs	r6, #0
 80065c2:	42a6      	cmp	r6, r4
 80065c4:	d105      	bne.n	80065d2 <__libc_init_array+0x2e>
 80065c6:	bd70      	pop	{r4, r5, r6, pc}
 80065c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80065cc:	4798      	blx	r3
 80065ce:	3601      	adds	r6, #1
 80065d0:	e7ee      	b.n	80065b0 <__libc_init_array+0xc>
 80065d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80065d6:	4798      	blx	r3
 80065d8:	3601      	adds	r6, #1
 80065da:	e7f2      	b.n	80065c2 <__libc_init_array+0x1e>
 80065dc:	08009688 	.word	0x08009688
 80065e0:	08009688 	.word	0x08009688
 80065e4:	08009688 	.word	0x08009688
 80065e8:	0800968c 	.word	0x0800968c

080065ec <__retarget_lock_init_recursive>:
 80065ec:	4770      	bx	lr

080065ee <__retarget_lock_acquire_recursive>:
 80065ee:	4770      	bx	lr

080065f0 <__retarget_lock_release_recursive>:
 80065f0:	4770      	bx	lr

080065f2 <strcpy>:
 80065f2:	4603      	mov	r3, r0
 80065f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065f8:	f803 2b01 	strb.w	r2, [r3], #1
 80065fc:	2a00      	cmp	r2, #0
 80065fe:	d1f9      	bne.n	80065f4 <strcpy+0x2>
 8006600:	4770      	bx	lr

08006602 <memcpy>:
 8006602:	440a      	add	r2, r1
 8006604:	4291      	cmp	r1, r2
 8006606:	f100 33ff 	add.w	r3, r0, #4294967295
 800660a:	d100      	bne.n	800660e <memcpy+0xc>
 800660c:	4770      	bx	lr
 800660e:	b510      	push	{r4, lr}
 8006610:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006618:	4291      	cmp	r1, r2
 800661a:	d1f9      	bne.n	8006610 <memcpy+0xe>
 800661c:	bd10      	pop	{r4, pc}
	...

08006620 <nan>:
 8006620:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006628 <nan+0x8>
 8006624:	4770      	bx	lr
 8006626:	bf00      	nop
 8006628:	00000000 	.word	0x00000000
 800662c:	7ff80000 	.word	0x7ff80000

08006630 <__assert_func>:
 8006630:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006632:	4614      	mov	r4, r2
 8006634:	461a      	mov	r2, r3
 8006636:	4b09      	ldr	r3, [pc, #36]	@ (800665c <__assert_func+0x2c>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4605      	mov	r5, r0
 800663c:	68d8      	ldr	r0, [r3, #12]
 800663e:	b14c      	cbz	r4, 8006654 <__assert_func+0x24>
 8006640:	4b07      	ldr	r3, [pc, #28]	@ (8006660 <__assert_func+0x30>)
 8006642:	9100      	str	r1, [sp, #0]
 8006644:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006648:	4906      	ldr	r1, [pc, #24]	@ (8006664 <__assert_func+0x34>)
 800664a:	462b      	mov	r3, r5
 800664c:	f002 f96e 	bl	800892c <fiprintf>
 8006650:	f002 f9a8 	bl	80089a4 <abort>
 8006654:	4b04      	ldr	r3, [pc, #16]	@ (8006668 <__assert_func+0x38>)
 8006656:	461c      	mov	r4, r3
 8006658:	e7f3      	b.n	8006642 <__assert_func+0x12>
 800665a:	bf00      	nop
 800665c:	20000188 	.word	0x20000188
 8006660:	080092b4 	.word	0x080092b4
 8006664:	080092c1 	.word	0x080092c1
 8006668:	080092ef 	.word	0x080092ef

0800666c <quorem>:
 800666c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006670:	6903      	ldr	r3, [r0, #16]
 8006672:	690c      	ldr	r4, [r1, #16]
 8006674:	42a3      	cmp	r3, r4
 8006676:	4607      	mov	r7, r0
 8006678:	db7e      	blt.n	8006778 <quorem+0x10c>
 800667a:	3c01      	subs	r4, #1
 800667c:	f101 0814 	add.w	r8, r1, #20
 8006680:	00a3      	lsls	r3, r4, #2
 8006682:	f100 0514 	add.w	r5, r0, #20
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800668c:	9301      	str	r3, [sp, #4]
 800668e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006692:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006696:	3301      	adds	r3, #1
 8006698:	429a      	cmp	r2, r3
 800669a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800669e:	fbb2 f6f3 	udiv	r6, r2, r3
 80066a2:	d32e      	bcc.n	8006702 <quorem+0x96>
 80066a4:	f04f 0a00 	mov.w	sl, #0
 80066a8:	46c4      	mov	ip, r8
 80066aa:	46ae      	mov	lr, r5
 80066ac:	46d3      	mov	fp, sl
 80066ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80066b2:	b298      	uxth	r0, r3
 80066b4:	fb06 a000 	mla	r0, r6, r0, sl
 80066b8:	0c02      	lsrs	r2, r0, #16
 80066ba:	0c1b      	lsrs	r3, r3, #16
 80066bc:	fb06 2303 	mla	r3, r6, r3, r2
 80066c0:	f8de 2000 	ldr.w	r2, [lr]
 80066c4:	b280      	uxth	r0, r0
 80066c6:	b292      	uxth	r2, r2
 80066c8:	1a12      	subs	r2, r2, r0
 80066ca:	445a      	add	r2, fp
 80066cc:	f8de 0000 	ldr.w	r0, [lr]
 80066d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80066da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80066de:	b292      	uxth	r2, r2
 80066e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066e4:	45e1      	cmp	r9, ip
 80066e6:	f84e 2b04 	str.w	r2, [lr], #4
 80066ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80066ee:	d2de      	bcs.n	80066ae <quorem+0x42>
 80066f0:	9b00      	ldr	r3, [sp, #0]
 80066f2:	58eb      	ldr	r3, [r5, r3]
 80066f4:	b92b      	cbnz	r3, 8006702 <quorem+0x96>
 80066f6:	9b01      	ldr	r3, [sp, #4]
 80066f8:	3b04      	subs	r3, #4
 80066fa:	429d      	cmp	r5, r3
 80066fc:	461a      	mov	r2, r3
 80066fe:	d32f      	bcc.n	8006760 <quorem+0xf4>
 8006700:	613c      	str	r4, [r7, #16]
 8006702:	4638      	mov	r0, r7
 8006704:	f001 fd14 	bl	8008130 <__mcmp>
 8006708:	2800      	cmp	r0, #0
 800670a:	db25      	blt.n	8006758 <quorem+0xec>
 800670c:	4629      	mov	r1, r5
 800670e:	2000      	movs	r0, #0
 8006710:	f858 2b04 	ldr.w	r2, [r8], #4
 8006714:	f8d1 c000 	ldr.w	ip, [r1]
 8006718:	fa1f fe82 	uxth.w	lr, r2
 800671c:	fa1f f38c 	uxth.w	r3, ip
 8006720:	eba3 030e 	sub.w	r3, r3, lr
 8006724:	4403      	add	r3, r0
 8006726:	0c12      	lsrs	r2, r2, #16
 8006728:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800672c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006730:	b29b      	uxth	r3, r3
 8006732:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006736:	45c1      	cmp	r9, r8
 8006738:	f841 3b04 	str.w	r3, [r1], #4
 800673c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006740:	d2e6      	bcs.n	8006710 <quorem+0xa4>
 8006742:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006746:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800674a:	b922      	cbnz	r2, 8006756 <quorem+0xea>
 800674c:	3b04      	subs	r3, #4
 800674e:	429d      	cmp	r5, r3
 8006750:	461a      	mov	r2, r3
 8006752:	d30b      	bcc.n	800676c <quorem+0x100>
 8006754:	613c      	str	r4, [r7, #16]
 8006756:	3601      	adds	r6, #1
 8006758:	4630      	mov	r0, r6
 800675a:	b003      	add	sp, #12
 800675c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006760:	6812      	ldr	r2, [r2, #0]
 8006762:	3b04      	subs	r3, #4
 8006764:	2a00      	cmp	r2, #0
 8006766:	d1cb      	bne.n	8006700 <quorem+0x94>
 8006768:	3c01      	subs	r4, #1
 800676a:	e7c6      	b.n	80066fa <quorem+0x8e>
 800676c:	6812      	ldr	r2, [r2, #0]
 800676e:	3b04      	subs	r3, #4
 8006770:	2a00      	cmp	r2, #0
 8006772:	d1ef      	bne.n	8006754 <quorem+0xe8>
 8006774:	3c01      	subs	r4, #1
 8006776:	e7ea      	b.n	800674e <quorem+0xe2>
 8006778:	2000      	movs	r0, #0
 800677a:	e7ee      	b.n	800675a <quorem+0xee>
 800677c:	0000      	movs	r0, r0
	...

08006780 <_dtoa_r>:
 8006780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006784:	69c7      	ldr	r7, [r0, #28]
 8006786:	b097      	sub	sp, #92	@ 0x5c
 8006788:	ed8d 0b04 	vstr	d0, [sp, #16]
 800678c:	ec55 4b10 	vmov	r4, r5, d0
 8006790:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006792:	9107      	str	r1, [sp, #28]
 8006794:	4681      	mov	r9, r0
 8006796:	920c      	str	r2, [sp, #48]	@ 0x30
 8006798:	9311      	str	r3, [sp, #68]	@ 0x44
 800679a:	b97f      	cbnz	r7, 80067bc <_dtoa_r+0x3c>
 800679c:	2010      	movs	r0, #16
 800679e:	f001 f943 	bl	8007a28 <malloc>
 80067a2:	4602      	mov	r2, r0
 80067a4:	f8c9 001c 	str.w	r0, [r9, #28]
 80067a8:	b920      	cbnz	r0, 80067b4 <_dtoa_r+0x34>
 80067aa:	4ba9      	ldr	r3, [pc, #676]	@ (8006a50 <_dtoa_r+0x2d0>)
 80067ac:	21ef      	movs	r1, #239	@ 0xef
 80067ae:	48a9      	ldr	r0, [pc, #676]	@ (8006a54 <_dtoa_r+0x2d4>)
 80067b0:	f7ff ff3e 	bl	8006630 <__assert_func>
 80067b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80067b8:	6007      	str	r7, [r0, #0]
 80067ba:	60c7      	str	r7, [r0, #12]
 80067bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80067c0:	6819      	ldr	r1, [r3, #0]
 80067c2:	b159      	cbz	r1, 80067dc <_dtoa_r+0x5c>
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	604a      	str	r2, [r1, #4]
 80067c8:	2301      	movs	r3, #1
 80067ca:	4093      	lsls	r3, r2
 80067cc:	608b      	str	r3, [r1, #8]
 80067ce:	4648      	mov	r0, r9
 80067d0:	f001 fa32 	bl	8007c38 <_Bfree>
 80067d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80067d8:	2200      	movs	r2, #0
 80067da:	601a      	str	r2, [r3, #0]
 80067dc:	1e2b      	subs	r3, r5, #0
 80067de:	bfb9      	ittee	lt
 80067e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067e4:	9305      	strlt	r3, [sp, #20]
 80067e6:	2300      	movge	r3, #0
 80067e8:	6033      	strge	r3, [r6, #0]
 80067ea:	9f05      	ldr	r7, [sp, #20]
 80067ec:	4b9a      	ldr	r3, [pc, #616]	@ (8006a58 <_dtoa_r+0x2d8>)
 80067ee:	bfbc      	itt	lt
 80067f0:	2201      	movlt	r2, #1
 80067f2:	6032      	strlt	r2, [r6, #0]
 80067f4:	43bb      	bics	r3, r7
 80067f6:	d112      	bne.n	800681e <_dtoa_r+0x9e>
 80067f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80067fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067fe:	6013      	str	r3, [r2, #0]
 8006800:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006804:	4323      	orrs	r3, r4
 8006806:	f000 855a 	beq.w	80072be <_dtoa_r+0xb3e>
 800680a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800680c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006a6c <_dtoa_r+0x2ec>
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 855c 	beq.w	80072ce <_dtoa_r+0xb4e>
 8006816:	f10a 0303 	add.w	r3, sl, #3
 800681a:	f000 bd56 	b.w	80072ca <_dtoa_r+0xb4a>
 800681e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006822:	2200      	movs	r2, #0
 8006824:	ec51 0b17 	vmov	r0, r1, d7
 8006828:	2300      	movs	r3, #0
 800682a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800682e:	f7fa f953 	bl	8000ad8 <__aeabi_dcmpeq>
 8006832:	4680      	mov	r8, r0
 8006834:	b158      	cbz	r0, 800684e <_dtoa_r+0xce>
 8006836:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006838:	2301      	movs	r3, #1
 800683a:	6013      	str	r3, [r2, #0]
 800683c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800683e:	b113      	cbz	r3, 8006846 <_dtoa_r+0xc6>
 8006840:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006842:	4b86      	ldr	r3, [pc, #536]	@ (8006a5c <_dtoa_r+0x2dc>)
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006a70 <_dtoa_r+0x2f0>
 800684a:	f000 bd40 	b.w	80072ce <_dtoa_r+0xb4e>
 800684e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006852:	aa14      	add	r2, sp, #80	@ 0x50
 8006854:	a915      	add	r1, sp, #84	@ 0x54
 8006856:	4648      	mov	r0, r9
 8006858:	f001 fd8a 	bl	8008370 <__d2b>
 800685c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006860:	9002      	str	r0, [sp, #8]
 8006862:	2e00      	cmp	r6, #0
 8006864:	d078      	beq.n	8006958 <_dtoa_r+0x1d8>
 8006866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006868:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800686c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006870:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006874:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006878:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800687c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006880:	4619      	mov	r1, r3
 8006882:	2200      	movs	r2, #0
 8006884:	4b76      	ldr	r3, [pc, #472]	@ (8006a60 <_dtoa_r+0x2e0>)
 8006886:	f7f9 fd07 	bl	8000298 <__aeabi_dsub>
 800688a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006a38 <_dtoa_r+0x2b8>)
 800688c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006890:	f7f9 feba 	bl	8000608 <__aeabi_dmul>
 8006894:	a36a      	add	r3, pc, #424	@ (adr r3, 8006a40 <_dtoa_r+0x2c0>)
 8006896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689a:	f7f9 fcff 	bl	800029c <__adddf3>
 800689e:	4604      	mov	r4, r0
 80068a0:	4630      	mov	r0, r6
 80068a2:	460d      	mov	r5, r1
 80068a4:	f7f9 fe46 	bl	8000534 <__aeabi_i2d>
 80068a8:	a367      	add	r3, pc, #412	@ (adr r3, 8006a48 <_dtoa_r+0x2c8>)
 80068aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ae:	f7f9 feab 	bl	8000608 <__aeabi_dmul>
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	4620      	mov	r0, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	f7f9 fcef 	bl	800029c <__adddf3>
 80068be:	4604      	mov	r4, r0
 80068c0:	460d      	mov	r5, r1
 80068c2:	f7fa f951 	bl	8000b68 <__aeabi_d2iz>
 80068c6:	2200      	movs	r2, #0
 80068c8:	4607      	mov	r7, r0
 80068ca:	2300      	movs	r3, #0
 80068cc:	4620      	mov	r0, r4
 80068ce:	4629      	mov	r1, r5
 80068d0:	f7fa f90c 	bl	8000aec <__aeabi_dcmplt>
 80068d4:	b140      	cbz	r0, 80068e8 <_dtoa_r+0x168>
 80068d6:	4638      	mov	r0, r7
 80068d8:	f7f9 fe2c 	bl	8000534 <__aeabi_i2d>
 80068dc:	4622      	mov	r2, r4
 80068de:	462b      	mov	r3, r5
 80068e0:	f7fa f8fa 	bl	8000ad8 <__aeabi_dcmpeq>
 80068e4:	b900      	cbnz	r0, 80068e8 <_dtoa_r+0x168>
 80068e6:	3f01      	subs	r7, #1
 80068e8:	2f16      	cmp	r7, #22
 80068ea:	d852      	bhi.n	8006992 <_dtoa_r+0x212>
 80068ec:	4b5d      	ldr	r3, [pc, #372]	@ (8006a64 <_dtoa_r+0x2e4>)
 80068ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068fa:	f7fa f8f7 	bl	8000aec <__aeabi_dcmplt>
 80068fe:	2800      	cmp	r0, #0
 8006900:	d049      	beq.n	8006996 <_dtoa_r+0x216>
 8006902:	3f01      	subs	r7, #1
 8006904:	2300      	movs	r3, #0
 8006906:	9310      	str	r3, [sp, #64]	@ 0x40
 8006908:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800690a:	1b9b      	subs	r3, r3, r6
 800690c:	1e5a      	subs	r2, r3, #1
 800690e:	bf45      	ittet	mi
 8006910:	f1c3 0301 	rsbmi	r3, r3, #1
 8006914:	9300      	strmi	r3, [sp, #0]
 8006916:	2300      	movpl	r3, #0
 8006918:	2300      	movmi	r3, #0
 800691a:	9206      	str	r2, [sp, #24]
 800691c:	bf54      	ite	pl
 800691e:	9300      	strpl	r3, [sp, #0]
 8006920:	9306      	strmi	r3, [sp, #24]
 8006922:	2f00      	cmp	r7, #0
 8006924:	db39      	blt.n	800699a <_dtoa_r+0x21a>
 8006926:	9b06      	ldr	r3, [sp, #24]
 8006928:	970d      	str	r7, [sp, #52]	@ 0x34
 800692a:	443b      	add	r3, r7
 800692c:	9306      	str	r3, [sp, #24]
 800692e:	2300      	movs	r3, #0
 8006930:	9308      	str	r3, [sp, #32]
 8006932:	9b07      	ldr	r3, [sp, #28]
 8006934:	2b09      	cmp	r3, #9
 8006936:	d863      	bhi.n	8006a00 <_dtoa_r+0x280>
 8006938:	2b05      	cmp	r3, #5
 800693a:	bfc4      	itt	gt
 800693c:	3b04      	subgt	r3, #4
 800693e:	9307      	strgt	r3, [sp, #28]
 8006940:	9b07      	ldr	r3, [sp, #28]
 8006942:	f1a3 0302 	sub.w	r3, r3, #2
 8006946:	bfcc      	ite	gt
 8006948:	2400      	movgt	r4, #0
 800694a:	2401      	movle	r4, #1
 800694c:	2b03      	cmp	r3, #3
 800694e:	d863      	bhi.n	8006a18 <_dtoa_r+0x298>
 8006950:	e8df f003 	tbb	[pc, r3]
 8006954:	2b375452 	.word	0x2b375452
 8006958:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800695c:	441e      	add	r6, r3
 800695e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006962:	2b20      	cmp	r3, #32
 8006964:	bfc1      	itttt	gt
 8006966:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800696a:	409f      	lslgt	r7, r3
 800696c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006970:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006974:	bfd6      	itet	le
 8006976:	f1c3 0320 	rsble	r3, r3, #32
 800697a:	ea47 0003 	orrgt.w	r0, r7, r3
 800697e:	fa04 f003 	lslle.w	r0, r4, r3
 8006982:	f7f9 fdc7 	bl	8000514 <__aeabi_ui2d>
 8006986:	2201      	movs	r2, #1
 8006988:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800698c:	3e01      	subs	r6, #1
 800698e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006990:	e776      	b.n	8006880 <_dtoa_r+0x100>
 8006992:	2301      	movs	r3, #1
 8006994:	e7b7      	b.n	8006906 <_dtoa_r+0x186>
 8006996:	9010      	str	r0, [sp, #64]	@ 0x40
 8006998:	e7b6      	b.n	8006908 <_dtoa_r+0x188>
 800699a:	9b00      	ldr	r3, [sp, #0]
 800699c:	1bdb      	subs	r3, r3, r7
 800699e:	9300      	str	r3, [sp, #0]
 80069a0:	427b      	negs	r3, r7
 80069a2:	9308      	str	r3, [sp, #32]
 80069a4:	2300      	movs	r3, #0
 80069a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80069a8:	e7c3      	b.n	8006932 <_dtoa_r+0x1b2>
 80069aa:	2301      	movs	r3, #1
 80069ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069b0:	eb07 0b03 	add.w	fp, r7, r3
 80069b4:	f10b 0301 	add.w	r3, fp, #1
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	9303      	str	r3, [sp, #12]
 80069bc:	bfb8      	it	lt
 80069be:	2301      	movlt	r3, #1
 80069c0:	e006      	b.n	80069d0 <_dtoa_r+0x250>
 80069c2:	2301      	movs	r3, #1
 80069c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	dd28      	ble.n	8006a1e <_dtoa_r+0x29e>
 80069cc:	469b      	mov	fp, r3
 80069ce:	9303      	str	r3, [sp, #12]
 80069d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80069d4:	2100      	movs	r1, #0
 80069d6:	2204      	movs	r2, #4
 80069d8:	f102 0514 	add.w	r5, r2, #20
 80069dc:	429d      	cmp	r5, r3
 80069de:	d926      	bls.n	8006a2e <_dtoa_r+0x2ae>
 80069e0:	6041      	str	r1, [r0, #4]
 80069e2:	4648      	mov	r0, r9
 80069e4:	f001 f8e8 	bl	8007bb8 <_Balloc>
 80069e8:	4682      	mov	sl, r0
 80069ea:	2800      	cmp	r0, #0
 80069ec:	d142      	bne.n	8006a74 <_dtoa_r+0x2f4>
 80069ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006a68 <_dtoa_r+0x2e8>)
 80069f0:	4602      	mov	r2, r0
 80069f2:	f240 11af 	movw	r1, #431	@ 0x1af
 80069f6:	e6da      	b.n	80067ae <_dtoa_r+0x2e>
 80069f8:	2300      	movs	r3, #0
 80069fa:	e7e3      	b.n	80069c4 <_dtoa_r+0x244>
 80069fc:	2300      	movs	r3, #0
 80069fe:	e7d5      	b.n	80069ac <_dtoa_r+0x22c>
 8006a00:	2401      	movs	r4, #1
 8006a02:	2300      	movs	r3, #0
 8006a04:	9307      	str	r3, [sp, #28]
 8006a06:	9409      	str	r4, [sp, #36]	@ 0x24
 8006a08:	f04f 3bff 	mov.w	fp, #4294967295
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a12:	2312      	movs	r3, #18
 8006a14:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a16:	e7db      	b.n	80069d0 <_dtoa_r+0x250>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a1c:	e7f4      	b.n	8006a08 <_dtoa_r+0x288>
 8006a1e:	f04f 0b01 	mov.w	fp, #1
 8006a22:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a26:	465b      	mov	r3, fp
 8006a28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006a2c:	e7d0      	b.n	80069d0 <_dtoa_r+0x250>
 8006a2e:	3101      	adds	r1, #1
 8006a30:	0052      	lsls	r2, r2, #1
 8006a32:	e7d1      	b.n	80069d8 <_dtoa_r+0x258>
 8006a34:	f3af 8000 	nop.w
 8006a38:	636f4361 	.word	0x636f4361
 8006a3c:	3fd287a7 	.word	0x3fd287a7
 8006a40:	8b60c8b3 	.word	0x8b60c8b3
 8006a44:	3fc68a28 	.word	0x3fc68a28
 8006a48:	509f79fb 	.word	0x509f79fb
 8006a4c:	3fd34413 	.word	0x3fd34413
 8006a50:	0800923b 	.word	0x0800923b
 8006a54:	080092fd 	.word	0x080092fd
 8006a58:	7ff00000 	.word	0x7ff00000
 8006a5c:	08009218 	.word	0x08009218
 8006a60:	3ff80000 	.word	0x3ff80000
 8006a64:	080095b8 	.word	0x080095b8
 8006a68:	08009355 	.word	0x08009355
 8006a6c:	080092f9 	.word	0x080092f9
 8006a70:	08009217 	.word	0x08009217
 8006a74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a78:	6018      	str	r0, [r3, #0]
 8006a7a:	9b03      	ldr	r3, [sp, #12]
 8006a7c:	2b0e      	cmp	r3, #14
 8006a7e:	f200 80a1 	bhi.w	8006bc4 <_dtoa_r+0x444>
 8006a82:	2c00      	cmp	r4, #0
 8006a84:	f000 809e 	beq.w	8006bc4 <_dtoa_r+0x444>
 8006a88:	2f00      	cmp	r7, #0
 8006a8a:	dd33      	ble.n	8006af4 <_dtoa_r+0x374>
 8006a8c:	4b9c      	ldr	r3, [pc, #624]	@ (8006d00 <_dtoa_r+0x580>)
 8006a8e:	f007 020f 	and.w	r2, r7, #15
 8006a92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a96:	ed93 7b00 	vldr	d7, [r3]
 8006a9a:	05f8      	lsls	r0, r7, #23
 8006a9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006aa0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006aa4:	d516      	bpl.n	8006ad4 <_dtoa_r+0x354>
 8006aa6:	4b97      	ldr	r3, [pc, #604]	@ (8006d04 <_dtoa_r+0x584>)
 8006aa8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006aac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ab0:	f7f9 fed4 	bl	800085c <__aeabi_ddiv>
 8006ab4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ab8:	f004 040f 	and.w	r4, r4, #15
 8006abc:	2603      	movs	r6, #3
 8006abe:	4d91      	ldr	r5, [pc, #580]	@ (8006d04 <_dtoa_r+0x584>)
 8006ac0:	b954      	cbnz	r4, 8006ad8 <_dtoa_r+0x358>
 8006ac2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ac6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aca:	f7f9 fec7 	bl	800085c <__aeabi_ddiv>
 8006ace:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ad2:	e028      	b.n	8006b26 <_dtoa_r+0x3a6>
 8006ad4:	2602      	movs	r6, #2
 8006ad6:	e7f2      	b.n	8006abe <_dtoa_r+0x33e>
 8006ad8:	07e1      	lsls	r1, r4, #31
 8006ada:	d508      	bpl.n	8006aee <_dtoa_r+0x36e>
 8006adc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ae0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ae4:	f7f9 fd90 	bl	8000608 <__aeabi_dmul>
 8006ae8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006aec:	3601      	adds	r6, #1
 8006aee:	1064      	asrs	r4, r4, #1
 8006af0:	3508      	adds	r5, #8
 8006af2:	e7e5      	b.n	8006ac0 <_dtoa_r+0x340>
 8006af4:	f000 80af 	beq.w	8006c56 <_dtoa_r+0x4d6>
 8006af8:	427c      	negs	r4, r7
 8006afa:	4b81      	ldr	r3, [pc, #516]	@ (8006d00 <_dtoa_r+0x580>)
 8006afc:	4d81      	ldr	r5, [pc, #516]	@ (8006d04 <_dtoa_r+0x584>)
 8006afe:	f004 020f 	and.w	r2, r4, #15
 8006b02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b0e:	f7f9 fd7b 	bl	8000608 <__aeabi_dmul>
 8006b12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b16:	1124      	asrs	r4, r4, #4
 8006b18:	2300      	movs	r3, #0
 8006b1a:	2602      	movs	r6, #2
 8006b1c:	2c00      	cmp	r4, #0
 8006b1e:	f040 808f 	bne.w	8006c40 <_dtoa_r+0x4c0>
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1d3      	bne.n	8006ace <_dtoa_r+0x34e>
 8006b26:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b28:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 8094 	beq.w	8006c5a <_dtoa_r+0x4da>
 8006b32:	4b75      	ldr	r3, [pc, #468]	@ (8006d08 <_dtoa_r+0x588>)
 8006b34:	2200      	movs	r2, #0
 8006b36:	4620      	mov	r0, r4
 8006b38:	4629      	mov	r1, r5
 8006b3a:	f7f9 ffd7 	bl	8000aec <__aeabi_dcmplt>
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	f000 808b 	beq.w	8006c5a <_dtoa_r+0x4da>
 8006b44:	9b03      	ldr	r3, [sp, #12]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 8087 	beq.w	8006c5a <_dtoa_r+0x4da>
 8006b4c:	f1bb 0f00 	cmp.w	fp, #0
 8006b50:	dd34      	ble.n	8006bbc <_dtoa_r+0x43c>
 8006b52:	4620      	mov	r0, r4
 8006b54:	4b6d      	ldr	r3, [pc, #436]	@ (8006d0c <_dtoa_r+0x58c>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	4629      	mov	r1, r5
 8006b5a:	f7f9 fd55 	bl	8000608 <__aeabi_dmul>
 8006b5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b62:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b66:	3601      	adds	r6, #1
 8006b68:	465c      	mov	r4, fp
 8006b6a:	4630      	mov	r0, r6
 8006b6c:	f7f9 fce2 	bl	8000534 <__aeabi_i2d>
 8006b70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b74:	f7f9 fd48 	bl	8000608 <__aeabi_dmul>
 8006b78:	4b65      	ldr	r3, [pc, #404]	@ (8006d10 <_dtoa_r+0x590>)
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f7f9 fb8e 	bl	800029c <__adddf3>
 8006b80:	4605      	mov	r5, r0
 8006b82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b86:	2c00      	cmp	r4, #0
 8006b88:	d16a      	bne.n	8006c60 <_dtoa_r+0x4e0>
 8006b8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b8e:	4b61      	ldr	r3, [pc, #388]	@ (8006d14 <_dtoa_r+0x594>)
 8006b90:	2200      	movs	r2, #0
 8006b92:	f7f9 fb81 	bl	8000298 <__aeabi_dsub>
 8006b96:	4602      	mov	r2, r0
 8006b98:	460b      	mov	r3, r1
 8006b9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b9e:	462a      	mov	r2, r5
 8006ba0:	4633      	mov	r3, r6
 8006ba2:	f7f9 ffc1 	bl	8000b28 <__aeabi_dcmpgt>
 8006ba6:	2800      	cmp	r0, #0
 8006ba8:	f040 8298 	bne.w	80070dc <_dtoa_r+0x95c>
 8006bac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bb0:	462a      	mov	r2, r5
 8006bb2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006bb6:	f7f9 ff99 	bl	8000aec <__aeabi_dcmplt>
 8006bba:	bb38      	cbnz	r0, 8006c0c <_dtoa_r+0x48c>
 8006bbc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006bc0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006bc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f2c0 8157 	blt.w	8006e7a <_dtoa_r+0x6fa>
 8006bcc:	2f0e      	cmp	r7, #14
 8006bce:	f300 8154 	bgt.w	8006e7a <_dtoa_r+0x6fa>
 8006bd2:	4b4b      	ldr	r3, [pc, #300]	@ (8006d00 <_dtoa_r+0x580>)
 8006bd4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bd8:	ed93 7b00 	vldr	d7, [r3]
 8006bdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	ed8d 7b00 	vstr	d7, [sp]
 8006be4:	f280 80e5 	bge.w	8006db2 <_dtoa_r+0x632>
 8006be8:	9b03      	ldr	r3, [sp, #12]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f300 80e1 	bgt.w	8006db2 <_dtoa_r+0x632>
 8006bf0:	d10c      	bne.n	8006c0c <_dtoa_r+0x48c>
 8006bf2:	4b48      	ldr	r3, [pc, #288]	@ (8006d14 <_dtoa_r+0x594>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	ec51 0b17 	vmov	r0, r1, d7
 8006bfa:	f7f9 fd05 	bl	8000608 <__aeabi_dmul>
 8006bfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c02:	f7f9 ff87 	bl	8000b14 <__aeabi_dcmpge>
 8006c06:	2800      	cmp	r0, #0
 8006c08:	f000 8266 	beq.w	80070d8 <_dtoa_r+0x958>
 8006c0c:	2400      	movs	r4, #0
 8006c0e:	4625      	mov	r5, r4
 8006c10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c12:	4656      	mov	r6, sl
 8006c14:	ea6f 0803 	mvn.w	r8, r3
 8006c18:	2700      	movs	r7, #0
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	4648      	mov	r0, r9
 8006c1e:	f001 f80b 	bl	8007c38 <_Bfree>
 8006c22:	2d00      	cmp	r5, #0
 8006c24:	f000 80bd 	beq.w	8006da2 <_dtoa_r+0x622>
 8006c28:	b12f      	cbz	r7, 8006c36 <_dtoa_r+0x4b6>
 8006c2a:	42af      	cmp	r7, r5
 8006c2c:	d003      	beq.n	8006c36 <_dtoa_r+0x4b6>
 8006c2e:	4639      	mov	r1, r7
 8006c30:	4648      	mov	r0, r9
 8006c32:	f001 f801 	bl	8007c38 <_Bfree>
 8006c36:	4629      	mov	r1, r5
 8006c38:	4648      	mov	r0, r9
 8006c3a:	f000 fffd 	bl	8007c38 <_Bfree>
 8006c3e:	e0b0      	b.n	8006da2 <_dtoa_r+0x622>
 8006c40:	07e2      	lsls	r2, r4, #31
 8006c42:	d505      	bpl.n	8006c50 <_dtoa_r+0x4d0>
 8006c44:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c48:	f7f9 fcde 	bl	8000608 <__aeabi_dmul>
 8006c4c:	3601      	adds	r6, #1
 8006c4e:	2301      	movs	r3, #1
 8006c50:	1064      	asrs	r4, r4, #1
 8006c52:	3508      	adds	r5, #8
 8006c54:	e762      	b.n	8006b1c <_dtoa_r+0x39c>
 8006c56:	2602      	movs	r6, #2
 8006c58:	e765      	b.n	8006b26 <_dtoa_r+0x3a6>
 8006c5a:	9c03      	ldr	r4, [sp, #12]
 8006c5c:	46b8      	mov	r8, r7
 8006c5e:	e784      	b.n	8006b6a <_dtoa_r+0x3ea>
 8006c60:	4b27      	ldr	r3, [pc, #156]	@ (8006d00 <_dtoa_r+0x580>)
 8006c62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c6c:	4454      	add	r4, sl
 8006c6e:	2900      	cmp	r1, #0
 8006c70:	d054      	beq.n	8006d1c <_dtoa_r+0x59c>
 8006c72:	4929      	ldr	r1, [pc, #164]	@ (8006d18 <_dtoa_r+0x598>)
 8006c74:	2000      	movs	r0, #0
 8006c76:	f7f9 fdf1 	bl	800085c <__aeabi_ddiv>
 8006c7a:	4633      	mov	r3, r6
 8006c7c:	462a      	mov	r2, r5
 8006c7e:	f7f9 fb0b 	bl	8000298 <__aeabi_dsub>
 8006c82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c86:	4656      	mov	r6, sl
 8006c88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c8c:	f7f9 ff6c 	bl	8000b68 <__aeabi_d2iz>
 8006c90:	4605      	mov	r5, r0
 8006c92:	f7f9 fc4f 	bl	8000534 <__aeabi_i2d>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c9e:	f7f9 fafb 	bl	8000298 <__aeabi_dsub>
 8006ca2:	3530      	adds	r5, #48	@ 0x30
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cac:	f806 5b01 	strb.w	r5, [r6], #1
 8006cb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cb4:	f7f9 ff1a 	bl	8000aec <__aeabi_dcmplt>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d172      	bne.n	8006da2 <_dtoa_r+0x622>
 8006cbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cc0:	4911      	ldr	r1, [pc, #68]	@ (8006d08 <_dtoa_r+0x588>)
 8006cc2:	2000      	movs	r0, #0
 8006cc4:	f7f9 fae8 	bl	8000298 <__aeabi_dsub>
 8006cc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ccc:	f7f9 ff0e 	bl	8000aec <__aeabi_dcmplt>
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	f040 80b4 	bne.w	8006e3e <_dtoa_r+0x6be>
 8006cd6:	42a6      	cmp	r6, r4
 8006cd8:	f43f af70 	beq.w	8006bbc <_dtoa_r+0x43c>
 8006cdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8006d0c <_dtoa_r+0x58c>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f7f9 fc90 	bl	8000608 <__aeabi_dmul>
 8006ce8:	4b08      	ldr	r3, [pc, #32]	@ (8006d0c <_dtoa_r+0x58c>)
 8006cea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cee:	2200      	movs	r2, #0
 8006cf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cf4:	f7f9 fc88 	bl	8000608 <__aeabi_dmul>
 8006cf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cfc:	e7c4      	b.n	8006c88 <_dtoa_r+0x508>
 8006cfe:	bf00      	nop
 8006d00:	080095b8 	.word	0x080095b8
 8006d04:	08009590 	.word	0x08009590
 8006d08:	3ff00000 	.word	0x3ff00000
 8006d0c:	40240000 	.word	0x40240000
 8006d10:	401c0000 	.word	0x401c0000
 8006d14:	40140000 	.word	0x40140000
 8006d18:	3fe00000 	.word	0x3fe00000
 8006d1c:	4631      	mov	r1, r6
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f7f9 fc72 	bl	8000608 <__aeabi_dmul>
 8006d24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d28:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006d2a:	4656      	mov	r6, sl
 8006d2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d30:	f7f9 ff1a 	bl	8000b68 <__aeabi_d2iz>
 8006d34:	4605      	mov	r5, r0
 8006d36:	f7f9 fbfd 	bl	8000534 <__aeabi_i2d>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d42:	f7f9 faa9 	bl	8000298 <__aeabi_dsub>
 8006d46:	3530      	adds	r5, #48	@ 0x30
 8006d48:	f806 5b01 	strb.w	r5, [r6], #1
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	460b      	mov	r3, r1
 8006d50:	42a6      	cmp	r6, r4
 8006d52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d56:	f04f 0200 	mov.w	r2, #0
 8006d5a:	d124      	bne.n	8006da6 <_dtoa_r+0x626>
 8006d5c:	4baf      	ldr	r3, [pc, #700]	@ (800701c <_dtoa_r+0x89c>)
 8006d5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d62:	f7f9 fa9b 	bl	800029c <__adddf3>
 8006d66:	4602      	mov	r2, r0
 8006d68:	460b      	mov	r3, r1
 8006d6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d6e:	f7f9 fedb 	bl	8000b28 <__aeabi_dcmpgt>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d163      	bne.n	8006e3e <_dtoa_r+0x6be>
 8006d76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d7a:	49a8      	ldr	r1, [pc, #672]	@ (800701c <_dtoa_r+0x89c>)
 8006d7c:	2000      	movs	r0, #0
 8006d7e:	f7f9 fa8b 	bl	8000298 <__aeabi_dsub>
 8006d82:	4602      	mov	r2, r0
 8006d84:	460b      	mov	r3, r1
 8006d86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d8a:	f7f9 feaf 	bl	8000aec <__aeabi_dcmplt>
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	f43f af14 	beq.w	8006bbc <_dtoa_r+0x43c>
 8006d94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006d96:	1e73      	subs	r3, r6, #1
 8006d98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d9e:	2b30      	cmp	r3, #48	@ 0x30
 8006da0:	d0f8      	beq.n	8006d94 <_dtoa_r+0x614>
 8006da2:	4647      	mov	r7, r8
 8006da4:	e03b      	b.n	8006e1e <_dtoa_r+0x69e>
 8006da6:	4b9e      	ldr	r3, [pc, #632]	@ (8007020 <_dtoa_r+0x8a0>)
 8006da8:	f7f9 fc2e 	bl	8000608 <__aeabi_dmul>
 8006dac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006db0:	e7bc      	b.n	8006d2c <_dtoa_r+0x5ac>
 8006db2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006db6:	4656      	mov	r6, sl
 8006db8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	4629      	mov	r1, r5
 8006dc0:	f7f9 fd4c 	bl	800085c <__aeabi_ddiv>
 8006dc4:	f7f9 fed0 	bl	8000b68 <__aeabi_d2iz>
 8006dc8:	4680      	mov	r8, r0
 8006dca:	f7f9 fbb3 	bl	8000534 <__aeabi_i2d>
 8006dce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dd2:	f7f9 fc19 	bl	8000608 <__aeabi_dmul>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	4620      	mov	r0, r4
 8006ddc:	4629      	mov	r1, r5
 8006dde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006de2:	f7f9 fa59 	bl	8000298 <__aeabi_dsub>
 8006de6:	f806 4b01 	strb.w	r4, [r6], #1
 8006dea:	9d03      	ldr	r5, [sp, #12]
 8006dec:	eba6 040a 	sub.w	r4, r6, sl
 8006df0:	42a5      	cmp	r5, r4
 8006df2:	4602      	mov	r2, r0
 8006df4:	460b      	mov	r3, r1
 8006df6:	d133      	bne.n	8006e60 <_dtoa_r+0x6e0>
 8006df8:	f7f9 fa50 	bl	800029c <__adddf3>
 8006dfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e00:	4604      	mov	r4, r0
 8006e02:	460d      	mov	r5, r1
 8006e04:	f7f9 fe90 	bl	8000b28 <__aeabi_dcmpgt>
 8006e08:	b9c0      	cbnz	r0, 8006e3c <_dtoa_r+0x6bc>
 8006e0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e0e:	4620      	mov	r0, r4
 8006e10:	4629      	mov	r1, r5
 8006e12:	f7f9 fe61 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e16:	b110      	cbz	r0, 8006e1e <_dtoa_r+0x69e>
 8006e18:	f018 0f01 	tst.w	r8, #1
 8006e1c:	d10e      	bne.n	8006e3c <_dtoa_r+0x6bc>
 8006e1e:	9902      	ldr	r1, [sp, #8]
 8006e20:	4648      	mov	r0, r9
 8006e22:	f000 ff09 	bl	8007c38 <_Bfree>
 8006e26:	2300      	movs	r3, #0
 8006e28:	7033      	strb	r3, [r6, #0]
 8006e2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e2c:	3701      	adds	r7, #1
 8006e2e:	601f      	str	r7, [r3, #0]
 8006e30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	f000 824b 	beq.w	80072ce <_dtoa_r+0xb4e>
 8006e38:	601e      	str	r6, [r3, #0]
 8006e3a:	e248      	b.n	80072ce <_dtoa_r+0xb4e>
 8006e3c:	46b8      	mov	r8, r7
 8006e3e:	4633      	mov	r3, r6
 8006e40:	461e      	mov	r6, r3
 8006e42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e46:	2a39      	cmp	r2, #57	@ 0x39
 8006e48:	d106      	bne.n	8006e58 <_dtoa_r+0x6d8>
 8006e4a:	459a      	cmp	sl, r3
 8006e4c:	d1f8      	bne.n	8006e40 <_dtoa_r+0x6c0>
 8006e4e:	2230      	movs	r2, #48	@ 0x30
 8006e50:	f108 0801 	add.w	r8, r8, #1
 8006e54:	f88a 2000 	strb.w	r2, [sl]
 8006e58:	781a      	ldrb	r2, [r3, #0]
 8006e5a:	3201      	adds	r2, #1
 8006e5c:	701a      	strb	r2, [r3, #0]
 8006e5e:	e7a0      	b.n	8006da2 <_dtoa_r+0x622>
 8006e60:	4b6f      	ldr	r3, [pc, #444]	@ (8007020 <_dtoa_r+0x8a0>)
 8006e62:	2200      	movs	r2, #0
 8006e64:	f7f9 fbd0 	bl	8000608 <__aeabi_dmul>
 8006e68:	2200      	movs	r2, #0
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	4604      	mov	r4, r0
 8006e6e:	460d      	mov	r5, r1
 8006e70:	f7f9 fe32 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	d09f      	beq.n	8006db8 <_dtoa_r+0x638>
 8006e78:	e7d1      	b.n	8006e1e <_dtoa_r+0x69e>
 8006e7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e7c:	2a00      	cmp	r2, #0
 8006e7e:	f000 80ea 	beq.w	8007056 <_dtoa_r+0x8d6>
 8006e82:	9a07      	ldr	r2, [sp, #28]
 8006e84:	2a01      	cmp	r2, #1
 8006e86:	f300 80cd 	bgt.w	8007024 <_dtoa_r+0x8a4>
 8006e8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006e8c:	2a00      	cmp	r2, #0
 8006e8e:	f000 80c1 	beq.w	8007014 <_dtoa_r+0x894>
 8006e92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e96:	9c08      	ldr	r4, [sp, #32]
 8006e98:	9e00      	ldr	r6, [sp, #0]
 8006e9a:	9a00      	ldr	r2, [sp, #0]
 8006e9c:	441a      	add	r2, r3
 8006e9e:	9200      	str	r2, [sp, #0]
 8006ea0:	9a06      	ldr	r2, [sp, #24]
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	441a      	add	r2, r3
 8006ea6:	4648      	mov	r0, r9
 8006ea8:	9206      	str	r2, [sp, #24]
 8006eaa:	f000 ffc3 	bl	8007e34 <__i2b>
 8006eae:	4605      	mov	r5, r0
 8006eb0:	b166      	cbz	r6, 8006ecc <_dtoa_r+0x74c>
 8006eb2:	9b06      	ldr	r3, [sp, #24]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	dd09      	ble.n	8006ecc <_dtoa_r+0x74c>
 8006eb8:	42b3      	cmp	r3, r6
 8006eba:	9a00      	ldr	r2, [sp, #0]
 8006ebc:	bfa8      	it	ge
 8006ebe:	4633      	movge	r3, r6
 8006ec0:	1ad2      	subs	r2, r2, r3
 8006ec2:	9200      	str	r2, [sp, #0]
 8006ec4:	9a06      	ldr	r2, [sp, #24]
 8006ec6:	1af6      	subs	r6, r6, r3
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	9306      	str	r3, [sp, #24]
 8006ecc:	9b08      	ldr	r3, [sp, #32]
 8006ece:	b30b      	cbz	r3, 8006f14 <_dtoa_r+0x794>
 8006ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 80c6 	beq.w	8007064 <_dtoa_r+0x8e4>
 8006ed8:	2c00      	cmp	r4, #0
 8006eda:	f000 80c0 	beq.w	800705e <_dtoa_r+0x8de>
 8006ede:	4629      	mov	r1, r5
 8006ee0:	4622      	mov	r2, r4
 8006ee2:	4648      	mov	r0, r9
 8006ee4:	f001 f85e 	bl	8007fa4 <__pow5mult>
 8006ee8:	9a02      	ldr	r2, [sp, #8]
 8006eea:	4601      	mov	r1, r0
 8006eec:	4605      	mov	r5, r0
 8006eee:	4648      	mov	r0, r9
 8006ef0:	f000 ffb6 	bl	8007e60 <__multiply>
 8006ef4:	9902      	ldr	r1, [sp, #8]
 8006ef6:	4680      	mov	r8, r0
 8006ef8:	4648      	mov	r0, r9
 8006efa:	f000 fe9d 	bl	8007c38 <_Bfree>
 8006efe:	9b08      	ldr	r3, [sp, #32]
 8006f00:	1b1b      	subs	r3, r3, r4
 8006f02:	9308      	str	r3, [sp, #32]
 8006f04:	f000 80b1 	beq.w	800706a <_dtoa_r+0x8ea>
 8006f08:	9a08      	ldr	r2, [sp, #32]
 8006f0a:	4641      	mov	r1, r8
 8006f0c:	4648      	mov	r0, r9
 8006f0e:	f001 f849 	bl	8007fa4 <__pow5mult>
 8006f12:	9002      	str	r0, [sp, #8]
 8006f14:	2101      	movs	r1, #1
 8006f16:	4648      	mov	r0, r9
 8006f18:	f000 ff8c 	bl	8007e34 <__i2b>
 8006f1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f1e:	4604      	mov	r4, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f000 81d8 	beq.w	80072d6 <_dtoa_r+0xb56>
 8006f26:	461a      	mov	r2, r3
 8006f28:	4601      	mov	r1, r0
 8006f2a:	4648      	mov	r0, r9
 8006f2c:	f001 f83a 	bl	8007fa4 <__pow5mult>
 8006f30:	9b07      	ldr	r3, [sp, #28]
 8006f32:	2b01      	cmp	r3, #1
 8006f34:	4604      	mov	r4, r0
 8006f36:	f300 809f 	bgt.w	8007078 <_dtoa_r+0x8f8>
 8006f3a:	9b04      	ldr	r3, [sp, #16]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f040 8097 	bne.w	8007070 <_dtoa_r+0x8f0>
 8006f42:	9b05      	ldr	r3, [sp, #20]
 8006f44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f040 8093 	bne.w	8007074 <_dtoa_r+0x8f4>
 8006f4e:	9b05      	ldr	r3, [sp, #20]
 8006f50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f54:	0d1b      	lsrs	r3, r3, #20
 8006f56:	051b      	lsls	r3, r3, #20
 8006f58:	b133      	cbz	r3, 8006f68 <_dtoa_r+0x7e8>
 8006f5a:	9b00      	ldr	r3, [sp, #0]
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	9300      	str	r3, [sp, #0]
 8006f60:	9b06      	ldr	r3, [sp, #24]
 8006f62:	3301      	adds	r3, #1
 8006f64:	9306      	str	r3, [sp, #24]
 8006f66:	2301      	movs	r3, #1
 8006f68:	9308      	str	r3, [sp, #32]
 8006f6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 81b8 	beq.w	80072e2 <_dtoa_r+0xb62>
 8006f72:	6923      	ldr	r3, [r4, #16]
 8006f74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f78:	6918      	ldr	r0, [r3, #16]
 8006f7a:	f000 ff0f 	bl	8007d9c <__hi0bits>
 8006f7e:	f1c0 0020 	rsb	r0, r0, #32
 8006f82:	9b06      	ldr	r3, [sp, #24]
 8006f84:	4418      	add	r0, r3
 8006f86:	f010 001f 	ands.w	r0, r0, #31
 8006f8a:	f000 8082 	beq.w	8007092 <_dtoa_r+0x912>
 8006f8e:	f1c0 0320 	rsb	r3, r0, #32
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	dd73      	ble.n	800707e <_dtoa_r+0x8fe>
 8006f96:	9b00      	ldr	r3, [sp, #0]
 8006f98:	f1c0 001c 	rsb	r0, r0, #28
 8006f9c:	4403      	add	r3, r0
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	9b06      	ldr	r3, [sp, #24]
 8006fa2:	4403      	add	r3, r0
 8006fa4:	4406      	add	r6, r0
 8006fa6:	9306      	str	r3, [sp, #24]
 8006fa8:	9b00      	ldr	r3, [sp, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	dd05      	ble.n	8006fba <_dtoa_r+0x83a>
 8006fae:	9902      	ldr	r1, [sp, #8]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	4648      	mov	r0, r9
 8006fb4:	f001 f850 	bl	8008058 <__lshift>
 8006fb8:	9002      	str	r0, [sp, #8]
 8006fba:	9b06      	ldr	r3, [sp, #24]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	dd05      	ble.n	8006fcc <_dtoa_r+0x84c>
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	4648      	mov	r0, r9
 8006fc6:	f001 f847 	bl	8008058 <__lshift>
 8006fca:	4604      	mov	r4, r0
 8006fcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d061      	beq.n	8007096 <_dtoa_r+0x916>
 8006fd2:	9802      	ldr	r0, [sp, #8]
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	f001 f8ab 	bl	8008130 <__mcmp>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	da5b      	bge.n	8007096 <_dtoa_r+0x916>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	9902      	ldr	r1, [sp, #8]
 8006fe2:	220a      	movs	r2, #10
 8006fe4:	4648      	mov	r0, r9
 8006fe6:	f000 fe49 	bl	8007c7c <__multadd>
 8006fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fec:	9002      	str	r0, [sp, #8]
 8006fee:	f107 38ff 	add.w	r8, r7, #4294967295
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f000 8177 	beq.w	80072e6 <_dtoa_r+0xb66>
 8006ff8:	4629      	mov	r1, r5
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	220a      	movs	r2, #10
 8006ffe:	4648      	mov	r0, r9
 8007000:	f000 fe3c 	bl	8007c7c <__multadd>
 8007004:	f1bb 0f00 	cmp.w	fp, #0
 8007008:	4605      	mov	r5, r0
 800700a:	dc6f      	bgt.n	80070ec <_dtoa_r+0x96c>
 800700c:	9b07      	ldr	r3, [sp, #28]
 800700e:	2b02      	cmp	r3, #2
 8007010:	dc49      	bgt.n	80070a6 <_dtoa_r+0x926>
 8007012:	e06b      	b.n	80070ec <_dtoa_r+0x96c>
 8007014:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007016:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800701a:	e73c      	b.n	8006e96 <_dtoa_r+0x716>
 800701c:	3fe00000 	.word	0x3fe00000
 8007020:	40240000 	.word	0x40240000
 8007024:	9b03      	ldr	r3, [sp, #12]
 8007026:	1e5c      	subs	r4, r3, #1
 8007028:	9b08      	ldr	r3, [sp, #32]
 800702a:	42a3      	cmp	r3, r4
 800702c:	db09      	blt.n	8007042 <_dtoa_r+0x8c2>
 800702e:	1b1c      	subs	r4, r3, r4
 8007030:	9b03      	ldr	r3, [sp, #12]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f6bf af30 	bge.w	8006e98 <_dtoa_r+0x718>
 8007038:	9b00      	ldr	r3, [sp, #0]
 800703a:	9a03      	ldr	r2, [sp, #12]
 800703c:	1a9e      	subs	r6, r3, r2
 800703e:	2300      	movs	r3, #0
 8007040:	e72b      	b.n	8006e9a <_dtoa_r+0x71a>
 8007042:	9b08      	ldr	r3, [sp, #32]
 8007044:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007046:	9408      	str	r4, [sp, #32]
 8007048:	1ae3      	subs	r3, r4, r3
 800704a:	441a      	add	r2, r3
 800704c:	9e00      	ldr	r6, [sp, #0]
 800704e:	9b03      	ldr	r3, [sp, #12]
 8007050:	920d      	str	r2, [sp, #52]	@ 0x34
 8007052:	2400      	movs	r4, #0
 8007054:	e721      	b.n	8006e9a <_dtoa_r+0x71a>
 8007056:	9c08      	ldr	r4, [sp, #32]
 8007058:	9e00      	ldr	r6, [sp, #0]
 800705a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800705c:	e728      	b.n	8006eb0 <_dtoa_r+0x730>
 800705e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007062:	e751      	b.n	8006f08 <_dtoa_r+0x788>
 8007064:	9a08      	ldr	r2, [sp, #32]
 8007066:	9902      	ldr	r1, [sp, #8]
 8007068:	e750      	b.n	8006f0c <_dtoa_r+0x78c>
 800706a:	f8cd 8008 	str.w	r8, [sp, #8]
 800706e:	e751      	b.n	8006f14 <_dtoa_r+0x794>
 8007070:	2300      	movs	r3, #0
 8007072:	e779      	b.n	8006f68 <_dtoa_r+0x7e8>
 8007074:	9b04      	ldr	r3, [sp, #16]
 8007076:	e777      	b.n	8006f68 <_dtoa_r+0x7e8>
 8007078:	2300      	movs	r3, #0
 800707a:	9308      	str	r3, [sp, #32]
 800707c:	e779      	b.n	8006f72 <_dtoa_r+0x7f2>
 800707e:	d093      	beq.n	8006fa8 <_dtoa_r+0x828>
 8007080:	9a00      	ldr	r2, [sp, #0]
 8007082:	331c      	adds	r3, #28
 8007084:	441a      	add	r2, r3
 8007086:	9200      	str	r2, [sp, #0]
 8007088:	9a06      	ldr	r2, [sp, #24]
 800708a:	441a      	add	r2, r3
 800708c:	441e      	add	r6, r3
 800708e:	9206      	str	r2, [sp, #24]
 8007090:	e78a      	b.n	8006fa8 <_dtoa_r+0x828>
 8007092:	4603      	mov	r3, r0
 8007094:	e7f4      	b.n	8007080 <_dtoa_r+0x900>
 8007096:	9b03      	ldr	r3, [sp, #12]
 8007098:	2b00      	cmp	r3, #0
 800709a:	46b8      	mov	r8, r7
 800709c:	dc20      	bgt.n	80070e0 <_dtoa_r+0x960>
 800709e:	469b      	mov	fp, r3
 80070a0:	9b07      	ldr	r3, [sp, #28]
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	dd1e      	ble.n	80070e4 <_dtoa_r+0x964>
 80070a6:	f1bb 0f00 	cmp.w	fp, #0
 80070aa:	f47f adb1 	bne.w	8006c10 <_dtoa_r+0x490>
 80070ae:	4621      	mov	r1, r4
 80070b0:	465b      	mov	r3, fp
 80070b2:	2205      	movs	r2, #5
 80070b4:	4648      	mov	r0, r9
 80070b6:	f000 fde1 	bl	8007c7c <__multadd>
 80070ba:	4601      	mov	r1, r0
 80070bc:	4604      	mov	r4, r0
 80070be:	9802      	ldr	r0, [sp, #8]
 80070c0:	f001 f836 	bl	8008130 <__mcmp>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	f77f ada3 	ble.w	8006c10 <_dtoa_r+0x490>
 80070ca:	4656      	mov	r6, sl
 80070cc:	2331      	movs	r3, #49	@ 0x31
 80070ce:	f806 3b01 	strb.w	r3, [r6], #1
 80070d2:	f108 0801 	add.w	r8, r8, #1
 80070d6:	e59f      	b.n	8006c18 <_dtoa_r+0x498>
 80070d8:	9c03      	ldr	r4, [sp, #12]
 80070da:	46b8      	mov	r8, r7
 80070dc:	4625      	mov	r5, r4
 80070de:	e7f4      	b.n	80070ca <_dtoa_r+0x94a>
 80070e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80070e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 8101 	beq.w	80072ee <_dtoa_r+0xb6e>
 80070ec:	2e00      	cmp	r6, #0
 80070ee:	dd05      	ble.n	80070fc <_dtoa_r+0x97c>
 80070f0:	4629      	mov	r1, r5
 80070f2:	4632      	mov	r2, r6
 80070f4:	4648      	mov	r0, r9
 80070f6:	f000 ffaf 	bl	8008058 <__lshift>
 80070fa:	4605      	mov	r5, r0
 80070fc:	9b08      	ldr	r3, [sp, #32]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d05c      	beq.n	80071bc <_dtoa_r+0xa3c>
 8007102:	6869      	ldr	r1, [r5, #4]
 8007104:	4648      	mov	r0, r9
 8007106:	f000 fd57 	bl	8007bb8 <_Balloc>
 800710a:	4606      	mov	r6, r0
 800710c:	b928      	cbnz	r0, 800711a <_dtoa_r+0x99a>
 800710e:	4b82      	ldr	r3, [pc, #520]	@ (8007318 <_dtoa_r+0xb98>)
 8007110:	4602      	mov	r2, r0
 8007112:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007116:	f7ff bb4a 	b.w	80067ae <_dtoa_r+0x2e>
 800711a:	692a      	ldr	r2, [r5, #16]
 800711c:	3202      	adds	r2, #2
 800711e:	0092      	lsls	r2, r2, #2
 8007120:	f105 010c 	add.w	r1, r5, #12
 8007124:	300c      	adds	r0, #12
 8007126:	f7ff fa6c 	bl	8006602 <memcpy>
 800712a:	2201      	movs	r2, #1
 800712c:	4631      	mov	r1, r6
 800712e:	4648      	mov	r0, r9
 8007130:	f000 ff92 	bl	8008058 <__lshift>
 8007134:	f10a 0301 	add.w	r3, sl, #1
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	eb0a 030b 	add.w	r3, sl, fp
 800713e:	9308      	str	r3, [sp, #32]
 8007140:	9b04      	ldr	r3, [sp, #16]
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	462f      	mov	r7, r5
 8007148:	9306      	str	r3, [sp, #24]
 800714a:	4605      	mov	r5, r0
 800714c:	9b00      	ldr	r3, [sp, #0]
 800714e:	9802      	ldr	r0, [sp, #8]
 8007150:	4621      	mov	r1, r4
 8007152:	f103 3bff 	add.w	fp, r3, #4294967295
 8007156:	f7ff fa89 	bl	800666c <quorem>
 800715a:	4603      	mov	r3, r0
 800715c:	3330      	adds	r3, #48	@ 0x30
 800715e:	9003      	str	r0, [sp, #12]
 8007160:	4639      	mov	r1, r7
 8007162:	9802      	ldr	r0, [sp, #8]
 8007164:	9309      	str	r3, [sp, #36]	@ 0x24
 8007166:	f000 ffe3 	bl	8008130 <__mcmp>
 800716a:	462a      	mov	r2, r5
 800716c:	9004      	str	r0, [sp, #16]
 800716e:	4621      	mov	r1, r4
 8007170:	4648      	mov	r0, r9
 8007172:	f000 fff9 	bl	8008168 <__mdiff>
 8007176:	68c2      	ldr	r2, [r0, #12]
 8007178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800717a:	4606      	mov	r6, r0
 800717c:	bb02      	cbnz	r2, 80071c0 <_dtoa_r+0xa40>
 800717e:	4601      	mov	r1, r0
 8007180:	9802      	ldr	r0, [sp, #8]
 8007182:	f000 ffd5 	bl	8008130 <__mcmp>
 8007186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007188:	4602      	mov	r2, r0
 800718a:	4631      	mov	r1, r6
 800718c:	4648      	mov	r0, r9
 800718e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007190:	9309      	str	r3, [sp, #36]	@ 0x24
 8007192:	f000 fd51 	bl	8007c38 <_Bfree>
 8007196:	9b07      	ldr	r3, [sp, #28]
 8007198:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800719a:	9e00      	ldr	r6, [sp, #0]
 800719c:	ea42 0103 	orr.w	r1, r2, r3
 80071a0:	9b06      	ldr	r3, [sp, #24]
 80071a2:	4319      	orrs	r1, r3
 80071a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a6:	d10d      	bne.n	80071c4 <_dtoa_r+0xa44>
 80071a8:	2b39      	cmp	r3, #57	@ 0x39
 80071aa:	d027      	beq.n	80071fc <_dtoa_r+0xa7c>
 80071ac:	9a04      	ldr	r2, [sp, #16]
 80071ae:	2a00      	cmp	r2, #0
 80071b0:	dd01      	ble.n	80071b6 <_dtoa_r+0xa36>
 80071b2:	9b03      	ldr	r3, [sp, #12]
 80071b4:	3331      	adds	r3, #49	@ 0x31
 80071b6:	f88b 3000 	strb.w	r3, [fp]
 80071ba:	e52e      	b.n	8006c1a <_dtoa_r+0x49a>
 80071bc:	4628      	mov	r0, r5
 80071be:	e7b9      	b.n	8007134 <_dtoa_r+0x9b4>
 80071c0:	2201      	movs	r2, #1
 80071c2:	e7e2      	b.n	800718a <_dtoa_r+0xa0a>
 80071c4:	9904      	ldr	r1, [sp, #16]
 80071c6:	2900      	cmp	r1, #0
 80071c8:	db04      	blt.n	80071d4 <_dtoa_r+0xa54>
 80071ca:	9807      	ldr	r0, [sp, #28]
 80071cc:	4301      	orrs	r1, r0
 80071ce:	9806      	ldr	r0, [sp, #24]
 80071d0:	4301      	orrs	r1, r0
 80071d2:	d120      	bne.n	8007216 <_dtoa_r+0xa96>
 80071d4:	2a00      	cmp	r2, #0
 80071d6:	ddee      	ble.n	80071b6 <_dtoa_r+0xa36>
 80071d8:	9902      	ldr	r1, [sp, #8]
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	2201      	movs	r2, #1
 80071de:	4648      	mov	r0, r9
 80071e0:	f000 ff3a 	bl	8008058 <__lshift>
 80071e4:	4621      	mov	r1, r4
 80071e6:	9002      	str	r0, [sp, #8]
 80071e8:	f000 ffa2 	bl	8008130 <__mcmp>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	9b00      	ldr	r3, [sp, #0]
 80071f0:	dc02      	bgt.n	80071f8 <_dtoa_r+0xa78>
 80071f2:	d1e0      	bne.n	80071b6 <_dtoa_r+0xa36>
 80071f4:	07da      	lsls	r2, r3, #31
 80071f6:	d5de      	bpl.n	80071b6 <_dtoa_r+0xa36>
 80071f8:	2b39      	cmp	r3, #57	@ 0x39
 80071fa:	d1da      	bne.n	80071b2 <_dtoa_r+0xa32>
 80071fc:	2339      	movs	r3, #57	@ 0x39
 80071fe:	f88b 3000 	strb.w	r3, [fp]
 8007202:	4633      	mov	r3, r6
 8007204:	461e      	mov	r6, r3
 8007206:	3b01      	subs	r3, #1
 8007208:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800720c:	2a39      	cmp	r2, #57	@ 0x39
 800720e:	d04e      	beq.n	80072ae <_dtoa_r+0xb2e>
 8007210:	3201      	adds	r2, #1
 8007212:	701a      	strb	r2, [r3, #0]
 8007214:	e501      	b.n	8006c1a <_dtoa_r+0x49a>
 8007216:	2a00      	cmp	r2, #0
 8007218:	dd03      	ble.n	8007222 <_dtoa_r+0xaa2>
 800721a:	2b39      	cmp	r3, #57	@ 0x39
 800721c:	d0ee      	beq.n	80071fc <_dtoa_r+0xa7c>
 800721e:	3301      	adds	r3, #1
 8007220:	e7c9      	b.n	80071b6 <_dtoa_r+0xa36>
 8007222:	9a00      	ldr	r2, [sp, #0]
 8007224:	9908      	ldr	r1, [sp, #32]
 8007226:	f802 3c01 	strb.w	r3, [r2, #-1]
 800722a:	428a      	cmp	r2, r1
 800722c:	d028      	beq.n	8007280 <_dtoa_r+0xb00>
 800722e:	9902      	ldr	r1, [sp, #8]
 8007230:	2300      	movs	r3, #0
 8007232:	220a      	movs	r2, #10
 8007234:	4648      	mov	r0, r9
 8007236:	f000 fd21 	bl	8007c7c <__multadd>
 800723a:	42af      	cmp	r7, r5
 800723c:	9002      	str	r0, [sp, #8]
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	f04f 020a 	mov.w	r2, #10
 8007246:	4639      	mov	r1, r7
 8007248:	4648      	mov	r0, r9
 800724a:	d107      	bne.n	800725c <_dtoa_r+0xadc>
 800724c:	f000 fd16 	bl	8007c7c <__multadd>
 8007250:	4607      	mov	r7, r0
 8007252:	4605      	mov	r5, r0
 8007254:	9b00      	ldr	r3, [sp, #0]
 8007256:	3301      	adds	r3, #1
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	e777      	b.n	800714c <_dtoa_r+0x9cc>
 800725c:	f000 fd0e 	bl	8007c7c <__multadd>
 8007260:	4629      	mov	r1, r5
 8007262:	4607      	mov	r7, r0
 8007264:	2300      	movs	r3, #0
 8007266:	220a      	movs	r2, #10
 8007268:	4648      	mov	r0, r9
 800726a:	f000 fd07 	bl	8007c7c <__multadd>
 800726e:	4605      	mov	r5, r0
 8007270:	e7f0      	b.n	8007254 <_dtoa_r+0xad4>
 8007272:	f1bb 0f00 	cmp.w	fp, #0
 8007276:	bfcc      	ite	gt
 8007278:	465e      	movgt	r6, fp
 800727a:	2601      	movle	r6, #1
 800727c:	4456      	add	r6, sl
 800727e:	2700      	movs	r7, #0
 8007280:	9902      	ldr	r1, [sp, #8]
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	2201      	movs	r2, #1
 8007286:	4648      	mov	r0, r9
 8007288:	f000 fee6 	bl	8008058 <__lshift>
 800728c:	4621      	mov	r1, r4
 800728e:	9002      	str	r0, [sp, #8]
 8007290:	f000 ff4e 	bl	8008130 <__mcmp>
 8007294:	2800      	cmp	r0, #0
 8007296:	dcb4      	bgt.n	8007202 <_dtoa_r+0xa82>
 8007298:	d102      	bne.n	80072a0 <_dtoa_r+0xb20>
 800729a:	9b00      	ldr	r3, [sp, #0]
 800729c:	07db      	lsls	r3, r3, #31
 800729e:	d4b0      	bmi.n	8007202 <_dtoa_r+0xa82>
 80072a0:	4633      	mov	r3, r6
 80072a2:	461e      	mov	r6, r3
 80072a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072a8:	2a30      	cmp	r2, #48	@ 0x30
 80072aa:	d0fa      	beq.n	80072a2 <_dtoa_r+0xb22>
 80072ac:	e4b5      	b.n	8006c1a <_dtoa_r+0x49a>
 80072ae:	459a      	cmp	sl, r3
 80072b0:	d1a8      	bne.n	8007204 <_dtoa_r+0xa84>
 80072b2:	2331      	movs	r3, #49	@ 0x31
 80072b4:	f108 0801 	add.w	r8, r8, #1
 80072b8:	f88a 3000 	strb.w	r3, [sl]
 80072bc:	e4ad      	b.n	8006c1a <_dtoa_r+0x49a>
 80072be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800731c <_dtoa_r+0xb9c>
 80072c4:	b11b      	cbz	r3, 80072ce <_dtoa_r+0xb4e>
 80072c6:	f10a 0308 	add.w	r3, sl, #8
 80072ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80072cc:	6013      	str	r3, [r2, #0]
 80072ce:	4650      	mov	r0, sl
 80072d0:	b017      	add	sp, #92	@ 0x5c
 80072d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d6:	9b07      	ldr	r3, [sp, #28]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	f77f ae2e 	ble.w	8006f3a <_dtoa_r+0x7ba>
 80072de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072e0:	9308      	str	r3, [sp, #32]
 80072e2:	2001      	movs	r0, #1
 80072e4:	e64d      	b.n	8006f82 <_dtoa_r+0x802>
 80072e6:	f1bb 0f00 	cmp.w	fp, #0
 80072ea:	f77f aed9 	ble.w	80070a0 <_dtoa_r+0x920>
 80072ee:	4656      	mov	r6, sl
 80072f0:	9802      	ldr	r0, [sp, #8]
 80072f2:	4621      	mov	r1, r4
 80072f4:	f7ff f9ba 	bl	800666c <quorem>
 80072f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80072fc:	f806 3b01 	strb.w	r3, [r6], #1
 8007300:	eba6 020a 	sub.w	r2, r6, sl
 8007304:	4593      	cmp	fp, r2
 8007306:	ddb4      	ble.n	8007272 <_dtoa_r+0xaf2>
 8007308:	9902      	ldr	r1, [sp, #8]
 800730a:	2300      	movs	r3, #0
 800730c:	220a      	movs	r2, #10
 800730e:	4648      	mov	r0, r9
 8007310:	f000 fcb4 	bl	8007c7c <__multadd>
 8007314:	9002      	str	r0, [sp, #8]
 8007316:	e7eb      	b.n	80072f0 <_dtoa_r+0xb70>
 8007318:	08009355 	.word	0x08009355
 800731c:	080092f0 	.word	0x080092f0

08007320 <_free_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4605      	mov	r5, r0
 8007324:	2900      	cmp	r1, #0
 8007326:	d041      	beq.n	80073ac <_free_r+0x8c>
 8007328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800732c:	1f0c      	subs	r4, r1, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	bfb8      	it	lt
 8007332:	18e4      	addlt	r4, r4, r3
 8007334:	f000 fc34 	bl	8007ba0 <__malloc_lock>
 8007338:	4a1d      	ldr	r2, [pc, #116]	@ (80073b0 <_free_r+0x90>)
 800733a:	6813      	ldr	r3, [r2, #0]
 800733c:	b933      	cbnz	r3, 800734c <_free_r+0x2c>
 800733e:	6063      	str	r3, [r4, #4]
 8007340:	6014      	str	r4, [r2, #0]
 8007342:	4628      	mov	r0, r5
 8007344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007348:	f000 bc30 	b.w	8007bac <__malloc_unlock>
 800734c:	42a3      	cmp	r3, r4
 800734e:	d908      	bls.n	8007362 <_free_r+0x42>
 8007350:	6820      	ldr	r0, [r4, #0]
 8007352:	1821      	adds	r1, r4, r0
 8007354:	428b      	cmp	r3, r1
 8007356:	bf01      	itttt	eq
 8007358:	6819      	ldreq	r1, [r3, #0]
 800735a:	685b      	ldreq	r3, [r3, #4]
 800735c:	1809      	addeq	r1, r1, r0
 800735e:	6021      	streq	r1, [r4, #0]
 8007360:	e7ed      	b.n	800733e <_free_r+0x1e>
 8007362:	461a      	mov	r2, r3
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	b10b      	cbz	r3, 800736c <_free_r+0x4c>
 8007368:	42a3      	cmp	r3, r4
 800736a:	d9fa      	bls.n	8007362 <_free_r+0x42>
 800736c:	6811      	ldr	r1, [r2, #0]
 800736e:	1850      	adds	r0, r2, r1
 8007370:	42a0      	cmp	r0, r4
 8007372:	d10b      	bne.n	800738c <_free_r+0x6c>
 8007374:	6820      	ldr	r0, [r4, #0]
 8007376:	4401      	add	r1, r0
 8007378:	1850      	adds	r0, r2, r1
 800737a:	4283      	cmp	r3, r0
 800737c:	6011      	str	r1, [r2, #0]
 800737e:	d1e0      	bne.n	8007342 <_free_r+0x22>
 8007380:	6818      	ldr	r0, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	6053      	str	r3, [r2, #4]
 8007386:	4408      	add	r0, r1
 8007388:	6010      	str	r0, [r2, #0]
 800738a:	e7da      	b.n	8007342 <_free_r+0x22>
 800738c:	d902      	bls.n	8007394 <_free_r+0x74>
 800738e:	230c      	movs	r3, #12
 8007390:	602b      	str	r3, [r5, #0]
 8007392:	e7d6      	b.n	8007342 <_free_r+0x22>
 8007394:	6820      	ldr	r0, [r4, #0]
 8007396:	1821      	adds	r1, r4, r0
 8007398:	428b      	cmp	r3, r1
 800739a:	bf04      	itt	eq
 800739c:	6819      	ldreq	r1, [r3, #0]
 800739e:	685b      	ldreq	r3, [r3, #4]
 80073a0:	6063      	str	r3, [r4, #4]
 80073a2:	bf04      	itt	eq
 80073a4:	1809      	addeq	r1, r1, r0
 80073a6:	6021      	streq	r1, [r4, #0]
 80073a8:	6054      	str	r4, [r2, #4]
 80073aa:	e7ca      	b.n	8007342 <_free_r+0x22>
 80073ac:	bd38      	pop	{r3, r4, r5, pc}
 80073ae:	bf00      	nop
 80073b0:	200009a0 	.word	0x200009a0

080073b4 <rshift>:
 80073b4:	6903      	ldr	r3, [r0, #16]
 80073b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80073ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80073be:	ea4f 1261 	mov.w	r2, r1, asr #5
 80073c2:	f100 0414 	add.w	r4, r0, #20
 80073c6:	dd45      	ble.n	8007454 <rshift+0xa0>
 80073c8:	f011 011f 	ands.w	r1, r1, #31
 80073cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80073d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80073d4:	d10c      	bne.n	80073f0 <rshift+0x3c>
 80073d6:	f100 0710 	add.w	r7, r0, #16
 80073da:	4629      	mov	r1, r5
 80073dc:	42b1      	cmp	r1, r6
 80073de:	d334      	bcc.n	800744a <rshift+0x96>
 80073e0:	1a9b      	subs	r3, r3, r2
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	1eea      	subs	r2, r5, #3
 80073e6:	4296      	cmp	r6, r2
 80073e8:	bf38      	it	cc
 80073ea:	2300      	movcc	r3, #0
 80073ec:	4423      	add	r3, r4
 80073ee:	e015      	b.n	800741c <rshift+0x68>
 80073f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80073f4:	f1c1 0820 	rsb	r8, r1, #32
 80073f8:	40cf      	lsrs	r7, r1
 80073fa:	f105 0e04 	add.w	lr, r5, #4
 80073fe:	46a1      	mov	r9, r4
 8007400:	4576      	cmp	r6, lr
 8007402:	46f4      	mov	ip, lr
 8007404:	d815      	bhi.n	8007432 <rshift+0x7e>
 8007406:	1a9a      	subs	r2, r3, r2
 8007408:	0092      	lsls	r2, r2, #2
 800740a:	3a04      	subs	r2, #4
 800740c:	3501      	adds	r5, #1
 800740e:	42ae      	cmp	r6, r5
 8007410:	bf38      	it	cc
 8007412:	2200      	movcc	r2, #0
 8007414:	18a3      	adds	r3, r4, r2
 8007416:	50a7      	str	r7, [r4, r2]
 8007418:	b107      	cbz	r7, 800741c <rshift+0x68>
 800741a:	3304      	adds	r3, #4
 800741c:	1b1a      	subs	r2, r3, r4
 800741e:	42a3      	cmp	r3, r4
 8007420:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007424:	bf08      	it	eq
 8007426:	2300      	moveq	r3, #0
 8007428:	6102      	str	r2, [r0, #16]
 800742a:	bf08      	it	eq
 800742c:	6143      	streq	r3, [r0, #20]
 800742e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007432:	f8dc c000 	ldr.w	ip, [ip]
 8007436:	fa0c fc08 	lsl.w	ip, ip, r8
 800743a:	ea4c 0707 	orr.w	r7, ip, r7
 800743e:	f849 7b04 	str.w	r7, [r9], #4
 8007442:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007446:	40cf      	lsrs	r7, r1
 8007448:	e7da      	b.n	8007400 <rshift+0x4c>
 800744a:	f851 cb04 	ldr.w	ip, [r1], #4
 800744e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007452:	e7c3      	b.n	80073dc <rshift+0x28>
 8007454:	4623      	mov	r3, r4
 8007456:	e7e1      	b.n	800741c <rshift+0x68>

08007458 <__hexdig_fun>:
 8007458:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800745c:	2b09      	cmp	r3, #9
 800745e:	d802      	bhi.n	8007466 <__hexdig_fun+0xe>
 8007460:	3820      	subs	r0, #32
 8007462:	b2c0      	uxtb	r0, r0
 8007464:	4770      	bx	lr
 8007466:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800746a:	2b05      	cmp	r3, #5
 800746c:	d801      	bhi.n	8007472 <__hexdig_fun+0x1a>
 800746e:	3847      	subs	r0, #71	@ 0x47
 8007470:	e7f7      	b.n	8007462 <__hexdig_fun+0xa>
 8007472:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007476:	2b05      	cmp	r3, #5
 8007478:	d801      	bhi.n	800747e <__hexdig_fun+0x26>
 800747a:	3827      	subs	r0, #39	@ 0x27
 800747c:	e7f1      	b.n	8007462 <__hexdig_fun+0xa>
 800747e:	2000      	movs	r0, #0
 8007480:	4770      	bx	lr
	...

08007484 <__gethex>:
 8007484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007488:	b085      	sub	sp, #20
 800748a:	468a      	mov	sl, r1
 800748c:	9302      	str	r3, [sp, #8]
 800748e:	680b      	ldr	r3, [r1, #0]
 8007490:	9001      	str	r0, [sp, #4]
 8007492:	4690      	mov	r8, r2
 8007494:	1c9c      	adds	r4, r3, #2
 8007496:	46a1      	mov	r9, r4
 8007498:	f814 0b01 	ldrb.w	r0, [r4], #1
 800749c:	2830      	cmp	r0, #48	@ 0x30
 800749e:	d0fa      	beq.n	8007496 <__gethex+0x12>
 80074a0:	eba9 0303 	sub.w	r3, r9, r3
 80074a4:	f1a3 0b02 	sub.w	fp, r3, #2
 80074a8:	f7ff ffd6 	bl	8007458 <__hexdig_fun>
 80074ac:	4605      	mov	r5, r0
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d168      	bne.n	8007584 <__gethex+0x100>
 80074b2:	49a0      	ldr	r1, [pc, #640]	@ (8007734 <__gethex+0x2b0>)
 80074b4:	2201      	movs	r2, #1
 80074b6:	4648      	mov	r0, r9
 80074b8:	f7fe ffa3 	bl	8006402 <strncmp>
 80074bc:	4607      	mov	r7, r0
 80074be:	2800      	cmp	r0, #0
 80074c0:	d167      	bne.n	8007592 <__gethex+0x10e>
 80074c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80074c6:	4626      	mov	r6, r4
 80074c8:	f7ff ffc6 	bl	8007458 <__hexdig_fun>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d062      	beq.n	8007596 <__gethex+0x112>
 80074d0:	4623      	mov	r3, r4
 80074d2:	7818      	ldrb	r0, [r3, #0]
 80074d4:	2830      	cmp	r0, #48	@ 0x30
 80074d6:	4699      	mov	r9, r3
 80074d8:	f103 0301 	add.w	r3, r3, #1
 80074dc:	d0f9      	beq.n	80074d2 <__gethex+0x4e>
 80074de:	f7ff ffbb 	bl	8007458 <__hexdig_fun>
 80074e2:	fab0 f580 	clz	r5, r0
 80074e6:	096d      	lsrs	r5, r5, #5
 80074e8:	f04f 0b01 	mov.w	fp, #1
 80074ec:	464a      	mov	r2, r9
 80074ee:	4616      	mov	r6, r2
 80074f0:	3201      	adds	r2, #1
 80074f2:	7830      	ldrb	r0, [r6, #0]
 80074f4:	f7ff ffb0 	bl	8007458 <__hexdig_fun>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	d1f8      	bne.n	80074ee <__gethex+0x6a>
 80074fc:	498d      	ldr	r1, [pc, #564]	@ (8007734 <__gethex+0x2b0>)
 80074fe:	2201      	movs	r2, #1
 8007500:	4630      	mov	r0, r6
 8007502:	f7fe ff7e 	bl	8006402 <strncmp>
 8007506:	2800      	cmp	r0, #0
 8007508:	d13f      	bne.n	800758a <__gethex+0x106>
 800750a:	b944      	cbnz	r4, 800751e <__gethex+0x9a>
 800750c:	1c74      	adds	r4, r6, #1
 800750e:	4622      	mov	r2, r4
 8007510:	4616      	mov	r6, r2
 8007512:	3201      	adds	r2, #1
 8007514:	7830      	ldrb	r0, [r6, #0]
 8007516:	f7ff ff9f 	bl	8007458 <__hexdig_fun>
 800751a:	2800      	cmp	r0, #0
 800751c:	d1f8      	bne.n	8007510 <__gethex+0x8c>
 800751e:	1ba4      	subs	r4, r4, r6
 8007520:	00a7      	lsls	r7, r4, #2
 8007522:	7833      	ldrb	r3, [r6, #0]
 8007524:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007528:	2b50      	cmp	r3, #80	@ 0x50
 800752a:	d13e      	bne.n	80075aa <__gethex+0x126>
 800752c:	7873      	ldrb	r3, [r6, #1]
 800752e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007530:	d033      	beq.n	800759a <__gethex+0x116>
 8007532:	2b2d      	cmp	r3, #45	@ 0x2d
 8007534:	d034      	beq.n	80075a0 <__gethex+0x11c>
 8007536:	1c71      	adds	r1, r6, #1
 8007538:	2400      	movs	r4, #0
 800753a:	7808      	ldrb	r0, [r1, #0]
 800753c:	f7ff ff8c 	bl	8007458 <__hexdig_fun>
 8007540:	1e43      	subs	r3, r0, #1
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b18      	cmp	r3, #24
 8007546:	d830      	bhi.n	80075aa <__gethex+0x126>
 8007548:	f1a0 0210 	sub.w	r2, r0, #16
 800754c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007550:	f7ff ff82 	bl	8007458 <__hexdig_fun>
 8007554:	f100 3cff 	add.w	ip, r0, #4294967295
 8007558:	fa5f fc8c 	uxtb.w	ip, ip
 800755c:	f1bc 0f18 	cmp.w	ip, #24
 8007560:	f04f 030a 	mov.w	r3, #10
 8007564:	d91e      	bls.n	80075a4 <__gethex+0x120>
 8007566:	b104      	cbz	r4, 800756a <__gethex+0xe6>
 8007568:	4252      	negs	r2, r2
 800756a:	4417      	add	r7, r2
 800756c:	f8ca 1000 	str.w	r1, [sl]
 8007570:	b1ed      	cbz	r5, 80075ae <__gethex+0x12a>
 8007572:	f1bb 0f00 	cmp.w	fp, #0
 8007576:	bf0c      	ite	eq
 8007578:	2506      	moveq	r5, #6
 800757a:	2500      	movne	r5, #0
 800757c:	4628      	mov	r0, r5
 800757e:	b005      	add	sp, #20
 8007580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007584:	2500      	movs	r5, #0
 8007586:	462c      	mov	r4, r5
 8007588:	e7b0      	b.n	80074ec <__gethex+0x68>
 800758a:	2c00      	cmp	r4, #0
 800758c:	d1c7      	bne.n	800751e <__gethex+0x9a>
 800758e:	4627      	mov	r7, r4
 8007590:	e7c7      	b.n	8007522 <__gethex+0x9e>
 8007592:	464e      	mov	r6, r9
 8007594:	462f      	mov	r7, r5
 8007596:	2501      	movs	r5, #1
 8007598:	e7c3      	b.n	8007522 <__gethex+0x9e>
 800759a:	2400      	movs	r4, #0
 800759c:	1cb1      	adds	r1, r6, #2
 800759e:	e7cc      	b.n	800753a <__gethex+0xb6>
 80075a0:	2401      	movs	r4, #1
 80075a2:	e7fb      	b.n	800759c <__gethex+0x118>
 80075a4:	fb03 0002 	mla	r0, r3, r2, r0
 80075a8:	e7ce      	b.n	8007548 <__gethex+0xc4>
 80075aa:	4631      	mov	r1, r6
 80075ac:	e7de      	b.n	800756c <__gethex+0xe8>
 80075ae:	eba6 0309 	sub.w	r3, r6, r9
 80075b2:	3b01      	subs	r3, #1
 80075b4:	4629      	mov	r1, r5
 80075b6:	2b07      	cmp	r3, #7
 80075b8:	dc0a      	bgt.n	80075d0 <__gethex+0x14c>
 80075ba:	9801      	ldr	r0, [sp, #4]
 80075bc:	f000 fafc 	bl	8007bb8 <_Balloc>
 80075c0:	4604      	mov	r4, r0
 80075c2:	b940      	cbnz	r0, 80075d6 <__gethex+0x152>
 80075c4:	4b5c      	ldr	r3, [pc, #368]	@ (8007738 <__gethex+0x2b4>)
 80075c6:	4602      	mov	r2, r0
 80075c8:	21e4      	movs	r1, #228	@ 0xe4
 80075ca:	485c      	ldr	r0, [pc, #368]	@ (800773c <__gethex+0x2b8>)
 80075cc:	f7ff f830 	bl	8006630 <__assert_func>
 80075d0:	3101      	adds	r1, #1
 80075d2:	105b      	asrs	r3, r3, #1
 80075d4:	e7ef      	b.n	80075b6 <__gethex+0x132>
 80075d6:	f100 0a14 	add.w	sl, r0, #20
 80075da:	2300      	movs	r3, #0
 80075dc:	4655      	mov	r5, sl
 80075de:	469b      	mov	fp, r3
 80075e0:	45b1      	cmp	r9, r6
 80075e2:	d337      	bcc.n	8007654 <__gethex+0x1d0>
 80075e4:	f845 bb04 	str.w	fp, [r5], #4
 80075e8:	eba5 050a 	sub.w	r5, r5, sl
 80075ec:	10ad      	asrs	r5, r5, #2
 80075ee:	6125      	str	r5, [r4, #16]
 80075f0:	4658      	mov	r0, fp
 80075f2:	f000 fbd3 	bl	8007d9c <__hi0bits>
 80075f6:	016d      	lsls	r5, r5, #5
 80075f8:	f8d8 6000 	ldr.w	r6, [r8]
 80075fc:	1a2d      	subs	r5, r5, r0
 80075fe:	42b5      	cmp	r5, r6
 8007600:	dd54      	ble.n	80076ac <__gethex+0x228>
 8007602:	1bad      	subs	r5, r5, r6
 8007604:	4629      	mov	r1, r5
 8007606:	4620      	mov	r0, r4
 8007608:	f000 ff5f 	bl	80084ca <__any_on>
 800760c:	4681      	mov	r9, r0
 800760e:	b178      	cbz	r0, 8007630 <__gethex+0x1ac>
 8007610:	1e6b      	subs	r3, r5, #1
 8007612:	1159      	asrs	r1, r3, #5
 8007614:	f003 021f 	and.w	r2, r3, #31
 8007618:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800761c:	f04f 0901 	mov.w	r9, #1
 8007620:	fa09 f202 	lsl.w	r2, r9, r2
 8007624:	420a      	tst	r2, r1
 8007626:	d003      	beq.n	8007630 <__gethex+0x1ac>
 8007628:	454b      	cmp	r3, r9
 800762a:	dc36      	bgt.n	800769a <__gethex+0x216>
 800762c:	f04f 0902 	mov.w	r9, #2
 8007630:	4629      	mov	r1, r5
 8007632:	4620      	mov	r0, r4
 8007634:	f7ff febe 	bl	80073b4 <rshift>
 8007638:	442f      	add	r7, r5
 800763a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800763e:	42bb      	cmp	r3, r7
 8007640:	da42      	bge.n	80076c8 <__gethex+0x244>
 8007642:	9801      	ldr	r0, [sp, #4]
 8007644:	4621      	mov	r1, r4
 8007646:	f000 faf7 	bl	8007c38 <_Bfree>
 800764a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800764c:	2300      	movs	r3, #0
 800764e:	6013      	str	r3, [r2, #0]
 8007650:	25a3      	movs	r5, #163	@ 0xa3
 8007652:	e793      	b.n	800757c <__gethex+0xf8>
 8007654:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007658:	2a2e      	cmp	r2, #46	@ 0x2e
 800765a:	d012      	beq.n	8007682 <__gethex+0x1fe>
 800765c:	2b20      	cmp	r3, #32
 800765e:	d104      	bne.n	800766a <__gethex+0x1e6>
 8007660:	f845 bb04 	str.w	fp, [r5], #4
 8007664:	f04f 0b00 	mov.w	fp, #0
 8007668:	465b      	mov	r3, fp
 800766a:	7830      	ldrb	r0, [r6, #0]
 800766c:	9303      	str	r3, [sp, #12]
 800766e:	f7ff fef3 	bl	8007458 <__hexdig_fun>
 8007672:	9b03      	ldr	r3, [sp, #12]
 8007674:	f000 000f 	and.w	r0, r0, #15
 8007678:	4098      	lsls	r0, r3
 800767a:	ea4b 0b00 	orr.w	fp, fp, r0
 800767e:	3304      	adds	r3, #4
 8007680:	e7ae      	b.n	80075e0 <__gethex+0x15c>
 8007682:	45b1      	cmp	r9, r6
 8007684:	d8ea      	bhi.n	800765c <__gethex+0x1d8>
 8007686:	492b      	ldr	r1, [pc, #172]	@ (8007734 <__gethex+0x2b0>)
 8007688:	9303      	str	r3, [sp, #12]
 800768a:	2201      	movs	r2, #1
 800768c:	4630      	mov	r0, r6
 800768e:	f7fe feb8 	bl	8006402 <strncmp>
 8007692:	9b03      	ldr	r3, [sp, #12]
 8007694:	2800      	cmp	r0, #0
 8007696:	d1e1      	bne.n	800765c <__gethex+0x1d8>
 8007698:	e7a2      	b.n	80075e0 <__gethex+0x15c>
 800769a:	1ea9      	subs	r1, r5, #2
 800769c:	4620      	mov	r0, r4
 800769e:	f000 ff14 	bl	80084ca <__any_on>
 80076a2:	2800      	cmp	r0, #0
 80076a4:	d0c2      	beq.n	800762c <__gethex+0x1a8>
 80076a6:	f04f 0903 	mov.w	r9, #3
 80076aa:	e7c1      	b.n	8007630 <__gethex+0x1ac>
 80076ac:	da09      	bge.n	80076c2 <__gethex+0x23e>
 80076ae:	1b75      	subs	r5, r6, r5
 80076b0:	4621      	mov	r1, r4
 80076b2:	9801      	ldr	r0, [sp, #4]
 80076b4:	462a      	mov	r2, r5
 80076b6:	f000 fccf 	bl	8008058 <__lshift>
 80076ba:	1b7f      	subs	r7, r7, r5
 80076bc:	4604      	mov	r4, r0
 80076be:	f100 0a14 	add.w	sl, r0, #20
 80076c2:	f04f 0900 	mov.w	r9, #0
 80076c6:	e7b8      	b.n	800763a <__gethex+0x1b6>
 80076c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80076cc:	42bd      	cmp	r5, r7
 80076ce:	dd6f      	ble.n	80077b0 <__gethex+0x32c>
 80076d0:	1bed      	subs	r5, r5, r7
 80076d2:	42ae      	cmp	r6, r5
 80076d4:	dc34      	bgt.n	8007740 <__gethex+0x2bc>
 80076d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80076da:	2b02      	cmp	r3, #2
 80076dc:	d022      	beq.n	8007724 <__gethex+0x2a0>
 80076de:	2b03      	cmp	r3, #3
 80076e0:	d024      	beq.n	800772c <__gethex+0x2a8>
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d115      	bne.n	8007712 <__gethex+0x28e>
 80076e6:	42ae      	cmp	r6, r5
 80076e8:	d113      	bne.n	8007712 <__gethex+0x28e>
 80076ea:	2e01      	cmp	r6, #1
 80076ec:	d10b      	bne.n	8007706 <__gethex+0x282>
 80076ee:	9a02      	ldr	r2, [sp, #8]
 80076f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80076f4:	6013      	str	r3, [r2, #0]
 80076f6:	2301      	movs	r3, #1
 80076f8:	6123      	str	r3, [r4, #16]
 80076fa:	f8ca 3000 	str.w	r3, [sl]
 80076fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007700:	2562      	movs	r5, #98	@ 0x62
 8007702:	601c      	str	r4, [r3, #0]
 8007704:	e73a      	b.n	800757c <__gethex+0xf8>
 8007706:	1e71      	subs	r1, r6, #1
 8007708:	4620      	mov	r0, r4
 800770a:	f000 fede 	bl	80084ca <__any_on>
 800770e:	2800      	cmp	r0, #0
 8007710:	d1ed      	bne.n	80076ee <__gethex+0x26a>
 8007712:	9801      	ldr	r0, [sp, #4]
 8007714:	4621      	mov	r1, r4
 8007716:	f000 fa8f 	bl	8007c38 <_Bfree>
 800771a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800771c:	2300      	movs	r3, #0
 800771e:	6013      	str	r3, [r2, #0]
 8007720:	2550      	movs	r5, #80	@ 0x50
 8007722:	e72b      	b.n	800757c <__gethex+0xf8>
 8007724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1f3      	bne.n	8007712 <__gethex+0x28e>
 800772a:	e7e0      	b.n	80076ee <__gethex+0x26a>
 800772c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1dd      	bne.n	80076ee <__gethex+0x26a>
 8007732:	e7ee      	b.n	8007712 <__gethex+0x28e>
 8007734:	08009205 	.word	0x08009205
 8007738:	08009355 	.word	0x08009355
 800773c:	08009366 	.word	0x08009366
 8007740:	1e6f      	subs	r7, r5, #1
 8007742:	f1b9 0f00 	cmp.w	r9, #0
 8007746:	d130      	bne.n	80077aa <__gethex+0x326>
 8007748:	b127      	cbz	r7, 8007754 <__gethex+0x2d0>
 800774a:	4639      	mov	r1, r7
 800774c:	4620      	mov	r0, r4
 800774e:	f000 febc 	bl	80084ca <__any_on>
 8007752:	4681      	mov	r9, r0
 8007754:	117a      	asrs	r2, r7, #5
 8007756:	2301      	movs	r3, #1
 8007758:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800775c:	f007 071f 	and.w	r7, r7, #31
 8007760:	40bb      	lsls	r3, r7
 8007762:	4213      	tst	r3, r2
 8007764:	4629      	mov	r1, r5
 8007766:	4620      	mov	r0, r4
 8007768:	bf18      	it	ne
 800776a:	f049 0902 	orrne.w	r9, r9, #2
 800776e:	f7ff fe21 	bl	80073b4 <rshift>
 8007772:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007776:	1b76      	subs	r6, r6, r5
 8007778:	2502      	movs	r5, #2
 800777a:	f1b9 0f00 	cmp.w	r9, #0
 800777e:	d047      	beq.n	8007810 <__gethex+0x38c>
 8007780:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007784:	2b02      	cmp	r3, #2
 8007786:	d015      	beq.n	80077b4 <__gethex+0x330>
 8007788:	2b03      	cmp	r3, #3
 800778a:	d017      	beq.n	80077bc <__gethex+0x338>
 800778c:	2b01      	cmp	r3, #1
 800778e:	d109      	bne.n	80077a4 <__gethex+0x320>
 8007790:	f019 0f02 	tst.w	r9, #2
 8007794:	d006      	beq.n	80077a4 <__gethex+0x320>
 8007796:	f8da 3000 	ldr.w	r3, [sl]
 800779a:	ea49 0903 	orr.w	r9, r9, r3
 800779e:	f019 0f01 	tst.w	r9, #1
 80077a2:	d10e      	bne.n	80077c2 <__gethex+0x33e>
 80077a4:	f045 0510 	orr.w	r5, r5, #16
 80077a8:	e032      	b.n	8007810 <__gethex+0x38c>
 80077aa:	f04f 0901 	mov.w	r9, #1
 80077ae:	e7d1      	b.n	8007754 <__gethex+0x2d0>
 80077b0:	2501      	movs	r5, #1
 80077b2:	e7e2      	b.n	800777a <__gethex+0x2f6>
 80077b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077b6:	f1c3 0301 	rsb	r3, r3, #1
 80077ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80077bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d0f0      	beq.n	80077a4 <__gethex+0x320>
 80077c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80077c6:	f104 0314 	add.w	r3, r4, #20
 80077ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80077ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80077d2:	f04f 0c00 	mov.w	ip, #0
 80077d6:	4618      	mov	r0, r3
 80077d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80077e0:	d01b      	beq.n	800781a <__gethex+0x396>
 80077e2:	3201      	adds	r2, #1
 80077e4:	6002      	str	r2, [r0, #0]
 80077e6:	2d02      	cmp	r5, #2
 80077e8:	f104 0314 	add.w	r3, r4, #20
 80077ec:	d13c      	bne.n	8007868 <__gethex+0x3e4>
 80077ee:	f8d8 2000 	ldr.w	r2, [r8]
 80077f2:	3a01      	subs	r2, #1
 80077f4:	42b2      	cmp	r2, r6
 80077f6:	d109      	bne.n	800780c <__gethex+0x388>
 80077f8:	1171      	asrs	r1, r6, #5
 80077fa:	2201      	movs	r2, #1
 80077fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007800:	f006 061f 	and.w	r6, r6, #31
 8007804:	fa02 f606 	lsl.w	r6, r2, r6
 8007808:	421e      	tst	r6, r3
 800780a:	d13a      	bne.n	8007882 <__gethex+0x3fe>
 800780c:	f045 0520 	orr.w	r5, r5, #32
 8007810:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007812:	601c      	str	r4, [r3, #0]
 8007814:	9b02      	ldr	r3, [sp, #8]
 8007816:	601f      	str	r7, [r3, #0]
 8007818:	e6b0      	b.n	800757c <__gethex+0xf8>
 800781a:	4299      	cmp	r1, r3
 800781c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007820:	d8d9      	bhi.n	80077d6 <__gethex+0x352>
 8007822:	68a3      	ldr	r3, [r4, #8]
 8007824:	459b      	cmp	fp, r3
 8007826:	db17      	blt.n	8007858 <__gethex+0x3d4>
 8007828:	6861      	ldr	r1, [r4, #4]
 800782a:	9801      	ldr	r0, [sp, #4]
 800782c:	3101      	adds	r1, #1
 800782e:	f000 f9c3 	bl	8007bb8 <_Balloc>
 8007832:	4681      	mov	r9, r0
 8007834:	b918      	cbnz	r0, 800783e <__gethex+0x3ba>
 8007836:	4b1a      	ldr	r3, [pc, #104]	@ (80078a0 <__gethex+0x41c>)
 8007838:	4602      	mov	r2, r0
 800783a:	2184      	movs	r1, #132	@ 0x84
 800783c:	e6c5      	b.n	80075ca <__gethex+0x146>
 800783e:	6922      	ldr	r2, [r4, #16]
 8007840:	3202      	adds	r2, #2
 8007842:	f104 010c 	add.w	r1, r4, #12
 8007846:	0092      	lsls	r2, r2, #2
 8007848:	300c      	adds	r0, #12
 800784a:	f7fe feda 	bl	8006602 <memcpy>
 800784e:	4621      	mov	r1, r4
 8007850:	9801      	ldr	r0, [sp, #4]
 8007852:	f000 f9f1 	bl	8007c38 <_Bfree>
 8007856:	464c      	mov	r4, r9
 8007858:	6923      	ldr	r3, [r4, #16]
 800785a:	1c5a      	adds	r2, r3, #1
 800785c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007860:	6122      	str	r2, [r4, #16]
 8007862:	2201      	movs	r2, #1
 8007864:	615a      	str	r2, [r3, #20]
 8007866:	e7be      	b.n	80077e6 <__gethex+0x362>
 8007868:	6922      	ldr	r2, [r4, #16]
 800786a:	455a      	cmp	r2, fp
 800786c:	dd0b      	ble.n	8007886 <__gethex+0x402>
 800786e:	2101      	movs	r1, #1
 8007870:	4620      	mov	r0, r4
 8007872:	f7ff fd9f 	bl	80073b4 <rshift>
 8007876:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800787a:	3701      	adds	r7, #1
 800787c:	42bb      	cmp	r3, r7
 800787e:	f6ff aee0 	blt.w	8007642 <__gethex+0x1be>
 8007882:	2501      	movs	r5, #1
 8007884:	e7c2      	b.n	800780c <__gethex+0x388>
 8007886:	f016 061f 	ands.w	r6, r6, #31
 800788a:	d0fa      	beq.n	8007882 <__gethex+0x3fe>
 800788c:	4453      	add	r3, sl
 800788e:	f1c6 0620 	rsb	r6, r6, #32
 8007892:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007896:	f000 fa81 	bl	8007d9c <__hi0bits>
 800789a:	42b0      	cmp	r0, r6
 800789c:	dbe7      	blt.n	800786e <__gethex+0x3ea>
 800789e:	e7f0      	b.n	8007882 <__gethex+0x3fe>
 80078a0:	08009355 	.word	0x08009355

080078a4 <L_shift>:
 80078a4:	f1c2 0208 	rsb	r2, r2, #8
 80078a8:	0092      	lsls	r2, r2, #2
 80078aa:	b570      	push	{r4, r5, r6, lr}
 80078ac:	f1c2 0620 	rsb	r6, r2, #32
 80078b0:	6843      	ldr	r3, [r0, #4]
 80078b2:	6804      	ldr	r4, [r0, #0]
 80078b4:	fa03 f506 	lsl.w	r5, r3, r6
 80078b8:	432c      	orrs	r4, r5
 80078ba:	40d3      	lsrs	r3, r2
 80078bc:	6004      	str	r4, [r0, #0]
 80078be:	f840 3f04 	str.w	r3, [r0, #4]!
 80078c2:	4288      	cmp	r0, r1
 80078c4:	d3f4      	bcc.n	80078b0 <L_shift+0xc>
 80078c6:	bd70      	pop	{r4, r5, r6, pc}

080078c8 <__match>:
 80078c8:	b530      	push	{r4, r5, lr}
 80078ca:	6803      	ldr	r3, [r0, #0]
 80078cc:	3301      	adds	r3, #1
 80078ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078d2:	b914      	cbnz	r4, 80078da <__match+0x12>
 80078d4:	6003      	str	r3, [r0, #0]
 80078d6:	2001      	movs	r0, #1
 80078d8:	bd30      	pop	{r4, r5, pc}
 80078da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80078e2:	2d19      	cmp	r5, #25
 80078e4:	bf98      	it	ls
 80078e6:	3220      	addls	r2, #32
 80078e8:	42a2      	cmp	r2, r4
 80078ea:	d0f0      	beq.n	80078ce <__match+0x6>
 80078ec:	2000      	movs	r0, #0
 80078ee:	e7f3      	b.n	80078d8 <__match+0x10>

080078f0 <__hexnan>:
 80078f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f4:	680b      	ldr	r3, [r1, #0]
 80078f6:	6801      	ldr	r1, [r0, #0]
 80078f8:	115e      	asrs	r6, r3, #5
 80078fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80078fe:	f013 031f 	ands.w	r3, r3, #31
 8007902:	b087      	sub	sp, #28
 8007904:	bf18      	it	ne
 8007906:	3604      	addne	r6, #4
 8007908:	2500      	movs	r5, #0
 800790a:	1f37      	subs	r7, r6, #4
 800790c:	4682      	mov	sl, r0
 800790e:	4690      	mov	r8, r2
 8007910:	9301      	str	r3, [sp, #4]
 8007912:	f846 5c04 	str.w	r5, [r6, #-4]
 8007916:	46b9      	mov	r9, r7
 8007918:	463c      	mov	r4, r7
 800791a:	9502      	str	r5, [sp, #8]
 800791c:	46ab      	mov	fp, r5
 800791e:	784a      	ldrb	r2, [r1, #1]
 8007920:	1c4b      	adds	r3, r1, #1
 8007922:	9303      	str	r3, [sp, #12]
 8007924:	b342      	cbz	r2, 8007978 <__hexnan+0x88>
 8007926:	4610      	mov	r0, r2
 8007928:	9105      	str	r1, [sp, #20]
 800792a:	9204      	str	r2, [sp, #16]
 800792c:	f7ff fd94 	bl	8007458 <__hexdig_fun>
 8007930:	2800      	cmp	r0, #0
 8007932:	d151      	bne.n	80079d8 <__hexnan+0xe8>
 8007934:	9a04      	ldr	r2, [sp, #16]
 8007936:	9905      	ldr	r1, [sp, #20]
 8007938:	2a20      	cmp	r2, #32
 800793a:	d818      	bhi.n	800796e <__hexnan+0x7e>
 800793c:	9b02      	ldr	r3, [sp, #8]
 800793e:	459b      	cmp	fp, r3
 8007940:	dd13      	ble.n	800796a <__hexnan+0x7a>
 8007942:	454c      	cmp	r4, r9
 8007944:	d206      	bcs.n	8007954 <__hexnan+0x64>
 8007946:	2d07      	cmp	r5, #7
 8007948:	dc04      	bgt.n	8007954 <__hexnan+0x64>
 800794a:	462a      	mov	r2, r5
 800794c:	4649      	mov	r1, r9
 800794e:	4620      	mov	r0, r4
 8007950:	f7ff ffa8 	bl	80078a4 <L_shift>
 8007954:	4544      	cmp	r4, r8
 8007956:	d952      	bls.n	80079fe <__hexnan+0x10e>
 8007958:	2300      	movs	r3, #0
 800795a:	f1a4 0904 	sub.w	r9, r4, #4
 800795e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007962:	f8cd b008 	str.w	fp, [sp, #8]
 8007966:	464c      	mov	r4, r9
 8007968:	461d      	mov	r5, r3
 800796a:	9903      	ldr	r1, [sp, #12]
 800796c:	e7d7      	b.n	800791e <__hexnan+0x2e>
 800796e:	2a29      	cmp	r2, #41	@ 0x29
 8007970:	d157      	bne.n	8007a22 <__hexnan+0x132>
 8007972:	3102      	adds	r1, #2
 8007974:	f8ca 1000 	str.w	r1, [sl]
 8007978:	f1bb 0f00 	cmp.w	fp, #0
 800797c:	d051      	beq.n	8007a22 <__hexnan+0x132>
 800797e:	454c      	cmp	r4, r9
 8007980:	d206      	bcs.n	8007990 <__hexnan+0xa0>
 8007982:	2d07      	cmp	r5, #7
 8007984:	dc04      	bgt.n	8007990 <__hexnan+0xa0>
 8007986:	462a      	mov	r2, r5
 8007988:	4649      	mov	r1, r9
 800798a:	4620      	mov	r0, r4
 800798c:	f7ff ff8a 	bl	80078a4 <L_shift>
 8007990:	4544      	cmp	r4, r8
 8007992:	d936      	bls.n	8007a02 <__hexnan+0x112>
 8007994:	f1a8 0204 	sub.w	r2, r8, #4
 8007998:	4623      	mov	r3, r4
 800799a:	f853 1b04 	ldr.w	r1, [r3], #4
 800799e:	f842 1f04 	str.w	r1, [r2, #4]!
 80079a2:	429f      	cmp	r7, r3
 80079a4:	d2f9      	bcs.n	800799a <__hexnan+0xaa>
 80079a6:	1b3b      	subs	r3, r7, r4
 80079a8:	f023 0303 	bic.w	r3, r3, #3
 80079ac:	3304      	adds	r3, #4
 80079ae:	3401      	adds	r4, #1
 80079b0:	3e03      	subs	r6, #3
 80079b2:	42b4      	cmp	r4, r6
 80079b4:	bf88      	it	hi
 80079b6:	2304      	movhi	r3, #4
 80079b8:	4443      	add	r3, r8
 80079ba:	2200      	movs	r2, #0
 80079bc:	f843 2b04 	str.w	r2, [r3], #4
 80079c0:	429f      	cmp	r7, r3
 80079c2:	d2fb      	bcs.n	80079bc <__hexnan+0xcc>
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	b91b      	cbnz	r3, 80079d0 <__hexnan+0xe0>
 80079c8:	4547      	cmp	r7, r8
 80079ca:	d128      	bne.n	8007a1e <__hexnan+0x12e>
 80079cc:	2301      	movs	r3, #1
 80079ce:	603b      	str	r3, [r7, #0]
 80079d0:	2005      	movs	r0, #5
 80079d2:	b007      	add	sp, #28
 80079d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d8:	3501      	adds	r5, #1
 80079da:	2d08      	cmp	r5, #8
 80079dc:	f10b 0b01 	add.w	fp, fp, #1
 80079e0:	dd06      	ble.n	80079f0 <__hexnan+0x100>
 80079e2:	4544      	cmp	r4, r8
 80079e4:	d9c1      	bls.n	800796a <__hexnan+0x7a>
 80079e6:	2300      	movs	r3, #0
 80079e8:	f844 3c04 	str.w	r3, [r4, #-4]
 80079ec:	2501      	movs	r5, #1
 80079ee:	3c04      	subs	r4, #4
 80079f0:	6822      	ldr	r2, [r4, #0]
 80079f2:	f000 000f 	and.w	r0, r0, #15
 80079f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80079fa:	6020      	str	r0, [r4, #0]
 80079fc:	e7b5      	b.n	800796a <__hexnan+0x7a>
 80079fe:	2508      	movs	r5, #8
 8007a00:	e7b3      	b.n	800796a <__hexnan+0x7a>
 8007a02:	9b01      	ldr	r3, [sp, #4]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d0dd      	beq.n	80079c4 <__hexnan+0xd4>
 8007a08:	f1c3 0320 	rsb	r3, r3, #32
 8007a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a10:	40da      	lsrs	r2, r3
 8007a12:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007a16:	4013      	ands	r3, r2
 8007a18:	f846 3c04 	str.w	r3, [r6, #-4]
 8007a1c:	e7d2      	b.n	80079c4 <__hexnan+0xd4>
 8007a1e:	3f04      	subs	r7, #4
 8007a20:	e7d0      	b.n	80079c4 <__hexnan+0xd4>
 8007a22:	2004      	movs	r0, #4
 8007a24:	e7d5      	b.n	80079d2 <__hexnan+0xe2>
	...

08007a28 <malloc>:
 8007a28:	4b02      	ldr	r3, [pc, #8]	@ (8007a34 <malloc+0xc>)
 8007a2a:	4601      	mov	r1, r0
 8007a2c:	6818      	ldr	r0, [r3, #0]
 8007a2e:	f000 b825 	b.w	8007a7c <_malloc_r>
 8007a32:	bf00      	nop
 8007a34:	20000188 	.word	0x20000188

08007a38 <sbrk_aligned>:
 8007a38:	b570      	push	{r4, r5, r6, lr}
 8007a3a:	4e0f      	ldr	r6, [pc, #60]	@ (8007a78 <sbrk_aligned+0x40>)
 8007a3c:	460c      	mov	r4, r1
 8007a3e:	6831      	ldr	r1, [r6, #0]
 8007a40:	4605      	mov	r5, r0
 8007a42:	b911      	cbnz	r1, 8007a4a <sbrk_aligned+0x12>
 8007a44:	f000 ff9e 	bl	8008984 <_sbrk_r>
 8007a48:	6030      	str	r0, [r6, #0]
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 ff99 	bl	8008984 <_sbrk_r>
 8007a52:	1c43      	adds	r3, r0, #1
 8007a54:	d103      	bne.n	8007a5e <sbrk_aligned+0x26>
 8007a56:	f04f 34ff 	mov.w	r4, #4294967295
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	bd70      	pop	{r4, r5, r6, pc}
 8007a5e:	1cc4      	adds	r4, r0, #3
 8007a60:	f024 0403 	bic.w	r4, r4, #3
 8007a64:	42a0      	cmp	r0, r4
 8007a66:	d0f8      	beq.n	8007a5a <sbrk_aligned+0x22>
 8007a68:	1a21      	subs	r1, r4, r0
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	f000 ff8a 	bl	8008984 <_sbrk_r>
 8007a70:	3001      	adds	r0, #1
 8007a72:	d1f2      	bne.n	8007a5a <sbrk_aligned+0x22>
 8007a74:	e7ef      	b.n	8007a56 <sbrk_aligned+0x1e>
 8007a76:	bf00      	nop
 8007a78:	2000099c 	.word	0x2000099c

08007a7c <_malloc_r>:
 8007a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a80:	1ccd      	adds	r5, r1, #3
 8007a82:	f025 0503 	bic.w	r5, r5, #3
 8007a86:	3508      	adds	r5, #8
 8007a88:	2d0c      	cmp	r5, #12
 8007a8a:	bf38      	it	cc
 8007a8c:	250c      	movcc	r5, #12
 8007a8e:	2d00      	cmp	r5, #0
 8007a90:	4606      	mov	r6, r0
 8007a92:	db01      	blt.n	8007a98 <_malloc_r+0x1c>
 8007a94:	42a9      	cmp	r1, r5
 8007a96:	d904      	bls.n	8007aa2 <_malloc_r+0x26>
 8007a98:	230c      	movs	r3, #12
 8007a9a:	6033      	str	r3, [r6, #0]
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aa2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b78 <_malloc_r+0xfc>
 8007aa6:	f000 f87b 	bl	8007ba0 <__malloc_lock>
 8007aaa:	f8d8 3000 	ldr.w	r3, [r8]
 8007aae:	461c      	mov	r4, r3
 8007ab0:	bb44      	cbnz	r4, 8007b04 <_malloc_r+0x88>
 8007ab2:	4629      	mov	r1, r5
 8007ab4:	4630      	mov	r0, r6
 8007ab6:	f7ff ffbf 	bl	8007a38 <sbrk_aligned>
 8007aba:	1c43      	adds	r3, r0, #1
 8007abc:	4604      	mov	r4, r0
 8007abe:	d158      	bne.n	8007b72 <_malloc_r+0xf6>
 8007ac0:	f8d8 4000 	ldr.w	r4, [r8]
 8007ac4:	4627      	mov	r7, r4
 8007ac6:	2f00      	cmp	r7, #0
 8007ac8:	d143      	bne.n	8007b52 <_malloc_r+0xd6>
 8007aca:	2c00      	cmp	r4, #0
 8007acc:	d04b      	beq.n	8007b66 <_malloc_r+0xea>
 8007ace:	6823      	ldr	r3, [r4, #0]
 8007ad0:	4639      	mov	r1, r7
 8007ad2:	4630      	mov	r0, r6
 8007ad4:	eb04 0903 	add.w	r9, r4, r3
 8007ad8:	f000 ff54 	bl	8008984 <_sbrk_r>
 8007adc:	4581      	cmp	r9, r0
 8007ade:	d142      	bne.n	8007b66 <_malloc_r+0xea>
 8007ae0:	6821      	ldr	r1, [r4, #0]
 8007ae2:	1a6d      	subs	r5, r5, r1
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f7ff ffa6 	bl	8007a38 <sbrk_aligned>
 8007aec:	3001      	adds	r0, #1
 8007aee:	d03a      	beq.n	8007b66 <_malloc_r+0xea>
 8007af0:	6823      	ldr	r3, [r4, #0]
 8007af2:	442b      	add	r3, r5
 8007af4:	6023      	str	r3, [r4, #0]
 8007af6:	f8d8 3000 	ldr.w	r3, [r8]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	bb62      	cbnz	r2, 8007b58 <_malloc_r+0xdc>
 8007afe:	f8c8 7000 	str.w	r7, [r8]
 8007b02:	e00f      	b.n	8007b24 <_malloc_r+0xa8>
 8007b04:	6822      	ldr	r2, [r4, #0]
 8007b06:	1b52      	subs	r2, r2, r5
 8007b08:	d420      	bmi.n	8007b4c <_malloc_r+0xd0>
 8007b0a:	2a0b      	cmp	r2, #11
 8007b0c:	d917      	bls.n	8007b3e <_malloc_r+0xc2>
 8007b0e:	1961      	adds	r1, r4, r5
 8007b10:	42a3      	cmp	r3, r4
 8007b12:	6025      	str	r5, [r4, #0]
 8007b14:	bf18      	it	ne
 8007b16:	6059      	strne	r1, [r3, #4]
 8007b18:	6863      	ldr	r3, [r4, #4]
 8007b1a:	bf08      	it	eq
 8007b1c:	f8c8 1000 	streq.w	r1, [r8]
 8007b20:	5162      	str	r2, [r4, r5]
 8007b22:	604b      	str	r3, [r1, #4]
 8007b24:	4630      	mov	r0, r6
 8007b26:	f000 f841 	bl	8007bac <__malloc_unlock>
 8007b2a:	f104 000b 	add.w	r0, r4, #11
 8007b2e:	1d23      	adds	r3, r4, #4
 8007b30:	f020 0007 	bic.w	r0, r0, #7
 8007b34:	1ac2      	subs	r2, r0, r3
 8007b36:	bf1c      	itt	ne
 8007b38:	1a1b      	subne	r3, r3, r0
 8007b3a:	50a3      	strne	r3, [r4, r2]
 8007b3c:	e7af      	b.n	8007a9e <_malloc_r+0x22>
 8007b3e:	6862      	ldr	r2, [r4, #4]
 8007b40:	42a3      	cmp	r3, r4
 8007b42:	bf0c      	ite	eq
 8007b44:	f8c8 2000 	streq.w	r2, [r8]
 8007b48:	605a      	strne	r2, [r3, #4]
 8007b4a:	e7eb      	b.n	8007b24 <_malloc_r+0xa8>
 8007b4c:	4623      	mov	r3, r4
 8007b4e:	6864      	ldr	r4, [r4, #4]
 8007b50:	e7ae      	b.n	8007ab0 <_malloc_r+0x34>
 8007b52:	463c      	mov	r4, r7
 8007b54:	687f      	ldr	r7, [r7, #4]
 8007b56:	e7b6      	b.n	8007ac6 <_malloc_r+0x4a>
 8007b58:	461a      	mov	r2, r3
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	42a3      	cmp	r3, r4
 8007b5e:	d1fb      	bne.n	8007b58 <_malloc_r+0xdc>
 8007b60:	2300      	movs	r3, #0
 8007b62:	6053      	str	r3, [r2, #4]
 8007b64:	e7de      	b.n	8007b24 <_malloc_r+0xa8>
 8007b66:	230c      	movs	r3, #12
 8007b68:	6033      	str	r3, [r6, #0]
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	f000 f81e 	bl	8007bac <__malloc_unlock>
 8007b70:	e794      	b.n	8007a9c <_malloc_r+0x20>
 8007b72:	6005      	str	r5, [r0, #0]
 8007b74:	e7d6      	b.n	8007b24 <_malloc_r+0xa8>
 8007b76:	bf00      	nop
 8007b78:	200009a0 	.word	0x200009a0

08007b7c <__ascii_mbtowc>:
 8007b7c:	b082      	sub	sp, #8
 8007b7e:	b901      	cbnz	r1, 8007b82 <__ascii_mbtowc+0x6>
 8007b80:	a901      	add	r1, sp, #4
 8007b82:	b142      	cbz	r2, 8007b96 <__ascii_mbtowc+0x1a>
 8007b84:	b14b      	cbz	r3, 8007b9a <__ascii_mbtowc+0x1e>
 8007b86:	7813      	ldrb	r3, [r2, #0]
 8007b88:	600b      	str	r3, [r1, #0]
 8007b8a:	7812      	ldrb	r2, [r2, #0]
 8007b8c:	1e10      	subs	r0, r2, #0
 8007b8e:	bf18      	it	ne
 8007b90:	2001      	movne	r0, #1
 8007b92:	b002      	add	sp, #8
 8007b94:	4770      	bx	lr
 8007b96:	4610      	mov	r0, r2
 8007b98:	e7fb      	b.n	8007b92 <__ascii_mbtowc+0x16>
 8007b9a:	f06f 0001 	mvn.w	r0, #1
 8007b9e:	e7f8      	b.n	8007b92 <__ascii_mbtowc+0x16>

08007ba0 <__malloc_lock>:
 8007ba0:	4801      	ldr	r0, [pc, #4]	@ (8007ba8 <__malloc_lock+0x8>)
 8007ba2:	f7fe bd24 	b.w	80065ee <__retarget_lock_acquire_recursive>
 8007ba6:	bf00      	nop
 8007ba8:	20000998 	.word	0x20000998

08007bac <__malloc_unlock>:
 8007bac:	4801      	ldr	r0, [pc, #4]	@ (8007bb4 <__malloc_unlock+0x8>)
 8007bae:	f7fe bd1f 	b.w	80065f0 <__retarget_lock_release_recursive>
 8007bb2:	bf00      	nop
 8007bb4:	20000998 	.word	0x20000998

08007bb8 <_Balloc>:
 8007bb8:	b570      	push	{r4, r5, r6, lr}
 8007bba:	69c6      	ldr	r6, [r0, #28]
 8007bbc:	4604      	mov	r4, r0
 8007bbe:	460d      	mov	r5, r1
 8007bc0:	b976      	cbnz	r6, 8007be0 <_Balloc+0x28>
 8007bc2:	2010      	movs	r0, #16
 8007bc4:	f7ff ff30 	bl	8007a28 <malloc>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	61e0      	str	r0, [r4, #28]
 8007bcc:	b920      	cbnz	r0, 8007bd8 <_Balloc+0x20>
 8007bce:	4b18      	ldr	r3, [pc, #96]	@ (8007c30 <_Balloc+0x78>)
 8007bd0:	4818      	ldr	r0, [pc, #96]	@ (8007c34 <_Balloc+0x7c>)
 8007bd2:	216b      	movs	r1, #107	@ 0x6b
 8007bd4:	f7fe fd2c 	bl	8006630 <__assert_func>
 8007bd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bdc:	6006      	str	r6, [r0, #0]
 8007bde:	60c6      	str	r6, [r0, #12]
 8007be0:	69e6      	ldr	r6, [r4, #28]
 8007be2:	68f3      	ldr	r3, [r6, #12]
 8007be4:	b183      	cbz	r3, 8007c08 <_Balloc+0x50>
 8007be6:	69e3      	ldr	r3, [r4, #28]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007bee:	b9b8      	cbnz	r0, 8007c20 <_Balloc+0x68>
 8007bf0:	2101      	movs	r1, #1
 8007bf2:	fa01 f605 	lsl.w	r6, r1, r5
 8007bf6:	1d72      	adds	r2, r6, #5
 8007bf8:	0092      	lsls	r2, r2, #2
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f000 fed9 	bl	80089b2 <_calloc_r>
 8007c00:	b160      	cbz	r0, 8007c1c <_Balloc+0x64>
 8007c02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c06:	e00e      	b.n	8007c26 <_Balloc+0x6e>
 8007c08:	2221      	movs	r2, #33	@ 0x21
 8007c0a:	2104      	movs	r1, #4
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	f000 fed0 	bl	80089b2 <_calloc_r>
 8007c12:	69e3      	ldr	r3, [r4, #28]
 8007c14:	60f0      	str	r0, [r6, #12]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d1e4      	bne.n	8007be6 <_Balloc+0x2e>
 8007c1c:	2000      	movs	r0, #0
 8007c1e:	bd70      	pop	{r4, r5, r6, pc}
 8007c20:	6802      	ldr	r2, [r0, #0]
 8007c22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c26:	2300      	movs	r3, #0
 8007c28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c2c:	e7f7      	b.n	8007c1e <_Balloc+0x66>
 8007c2e:	bf00      	nop
 8007c30:	0800923b 	.word	0x0800923b
 8007c34:	080093c6 	.word	0x080093c6

08007c38 <_Bfree>:
 8007c38:	b570      	push	{r4, r5, r6, lr}
 8007c3a:	69c6      	ldr	r6, [r0, #28]
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	b976      	cbnz	r6, 8007c60 <_Bfree+0x28>
 8007c42:	2010      	movs	r0, #16
 8007c44:	f7ff fef0 	bl	8007a28 <malloc>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	61e8      	str	r0, [r5, #28]
 8007c4c:	b920      	cbnz	r0, 8007c58 <_Bfree+0x20>
 8007c4e:	4b09      	ldr	r3, [pc, #36]	@ (8007c74 <_Bfree+0x3c>)
 8007c50:	4809      	ldr	r0, [pc, #36]	@ (8007c78 <_Bfree+0x40>)
 8007c52:	218f      	movs	r1, #143	@ 0x8f
 8007c54:	f7fe fcec 	bl	8006630 <__assert_func>
 8007c58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c5c:	6006      	str	r6, [r0, #0]
 8007c5e:	60c6      	str	r6, [r0, #12]
 8007c60:	b13c      	cbz	r4, 8007c72 <_Bfree+0x3a>
 8007c62:	69eb      	ldr	r3, [r5, #28]
 8007c64:	6862      	ldr	r2, [r4, #4]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c6c:	6021      	str	r1, [r4, #0]
 8007c6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c72:	bd70      	pop	{r4, r5, r6, pc}
 8007c74:	0800923b 	.word	0x0800923b
 8007c78:	080093c6 	.word	0x080093c6

08007c7c <__multadd>:
 8007c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c80:	690d      	ldr	r5, [r1, #16]
 8007c82:	4607      	mov	r7, r0
 8007c84:	460c      	mov	r4, r1
 8007c86:	461e      	mov	r6, r3
 8007c88:	f101 0c14 	add.w	ip, r1, #20
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	f8dc 3000 	ldr.w	r3, [ip]
 8007c92:	b299      	uxth	r1, r3
 8007c94:	fb02 6101 	mla	r1, r2, r1, r6
 8007c98:	0c1e      	lsrs	r6, r3, #16
 8007c9a:	0c0b      	lsrs	r3, r1, #16
 8007c9c:	fb02 3306 	mla	r3, r2, r6, r3
 8007ca0:	b289      	uxth	r1, r1
 8007ca2:	3001      	adds	r0, #1
 8007ca4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ca8:	4285      	cmp	r5, r0
 8007caa:	f84c 1b04 	str.w	r1, [ip], #4
 8007cae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007cb2:	dcec      	bgt.n	8007c8e <__multadd+0x12>
 8007cb4:	b30e      	cbz	r6, 8007cfa <__multadd+0x7e>
 8007cb6:	68a3      	ldr	r3, [r4, #8]
 8007cb8:	42ab      	cmp	r3, r5
 8007cba:	dc19      	bgt.n	8007cf0 <__multadd+0x74>
 8007cbc:	6861      	ldr	r1, [r4, #4]
 8007cbe:	4638      	mov	r0, r7
 8007cc0:	3101      	adds	r1, #1
 8007cc2:	f7ff ff79 	bl	8007bb8 <_Balloc>
 8007cc6:	4680      	mov	r8, r0
 8007cc8:	b928      	cbnz	r0, 8007cd6 <__multadd+0x5a>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8007d00 <__multadd+0x84>)
 8007cce:	480d      	ldr	r0, [pc, #52]	@ (8007d04 <__multadd+0x88>)
 8007cd0:	21ba      	movs	r1, #186	@ 0xba
 8007cd2:	f7fe fcad 	bl	8006630 <__assert_func>
 8007cd6:	6922      	ldr	r2, [r4, #16]
 8007cd8:	3202      	adds	r2, #2
 8007cda:	f104 010c 	add.w	r1, r4, #12
 8007cde:	0092      	lsls	r2, r2, #2
 8007ce0:	300c      	adds	r0, #12
 8007ce2:	f7fe fc8e 	bl	8006602 <memcpy>
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	4638      	mov	r0, r7
 8007cea:	f7ff ffa5 	bl	8007c38 <_Bfree>
 8007cee:	4644      	mov	r4, r8
 8007cf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007cf4:	3501      	adds	r5, #1
 8007cf6:	615e      	str	r6, [r3, #20]
 8007cf8:	6125      	str	r5, [r4, #16]
 8007cfa:	4620      	mov	r0, r4
 8007cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d00:	08009355 	.word	0x08009355
 8007d04:	080093c6 	.word	0x080093c6

08007d08 <__s2b>:
 8007d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d0c:	460c      	mov	r4, r1
 8007d0e:	4615      	mov	r5, r2
 8007d10:	461f      	mov	r7, r3
 8007d12:	2209      	movs	r2, #9
 8007d14:	3308      	adds	r3, #8
 8007d16:	4606      	mov	r6, r0
 8007d18:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	2201      	movs	r2, #1
 8007d20:	429a      	cmp	r2, r3
 8007d22:	db09      	blt.n	8007d38 <__s2b+0x30>
 8007d24:	4630      	mov	r0, r6
 8007d26:	f7ff ff47 	bl	8007bb8 <_Balloc>
 8007d2a:	b940      	cbnz	r0, 8007d3e <__s2b+0x36>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	4b19      	ldr	r3, [pc, #100]	@ (8007d94 <__s2b+0x8c>)
 8007d30:	4819      	ldr	r0, [pc, #100]	@ (8007d98 <__s2b+0x90>)
 8007d32:	21d3      	movs	r1, #211	@ 0xd3
 8007d34:	f7fe fc7c 	bl	8006630 <__assert_func>
 8007d38:	0052      	lsls	r2, r2, #1
 8007d3a:	3101      	adds	r1, #1
 8007d3c:	e7f0      	b.n	8007d20 <__s2b+0x18>
 8007d3e:	9b08      	ldr	r3, [sp, #32]
 8007d40:	6143      	str	r3, [r0, #20]
 8007d42:	2d09      	cmp	r5, #9
 8007d44:	f04f 0301 	mov.w	r3, #1
 8007d48:	6103      	str	r3, [r0, #16]
 8007d4a:	dd16      	ble.n	8007d7a <__s2b+0x72>
 8007d4c:	f104 0909 	add.w	r9, r4, #9
 8007d50:	46c8      	mov	r8, r9
 8007d52:	442c      	add	r4, r5
 8007d54:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007d58:	4601      	mov	r1, r0
 8007d5a:	3b30      	subs	r3, #48	@ 0x30
 8007d5c:	220a      	movs	r2, #10
 8007d5e:	4630      	mov	r0, r6
 8007d60:	f7ff ff8c 	bl	8007c7c <__multadd>
 8007d64:	45a0      	cmp	r8, r4
 8007d66:	d1f5      	bne.n	8007d54 <__s2b+0x4c>
 8007d68:	f1a5 0408 	sub.w	r4, r5, #8
 8007d6c:	444c      	add	r4, r9
 8007d6e:	1b2d      	subs	r5, r5, r4
 8007d70:	1963      	adds	r3, r4, r5
 8007d72:	42bb      	cmp	r3, r7
 8007d74:	db04      	blt.n	8007d80 <__s2b+0x78>
 8007d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d7a:	340a      	adds	r4, #10
 8007d7c:	2509      	movs	r5, #9
 8007d7e:	e7f6      	b.n	8007d6e <__s2b+0x66>
 8007d80:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007d84:	4601      	mov	r1, r0
 8007d86:	3b30      	subs	r3, #48	@ 0x30
 8007d88:	220a      	movs	r2, #10
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ff76 	bl	8007c7c <__multadd>
 8007d90:	e7ee      	b.n	8007d70 <__s2b+0x68>
 8007d92:	bf00      	nop
 8007d94:	08009355 	.word	0x08009355
 8007d98:	080093c6 	.word	0x080093c6

08007d9c <__hi0bits>:
 8007d9c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007da0:	4603      	mov	r3, r0
 8007da2:	bf36      	itet	cc
 8007da4:	0403      	lslcc	r3, r0, #16
 8007da6:	2000      	movcs	r0, #0
 8007da8:	2010      	movcc	r0, #16
 8007daa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007dae:	bf3c      	itt	cc
 8007db0:	021b      	lslcc	r3, r3, #8
 8007db2:	3008      	addcc	r0, #8
 8007db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007db8:	bf3c      	itt	cc
 8007dba:	011b      	lslcc	r3, r3, #4
 8007dbc:	3004      	addcc	r0, #4
 8007dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc2:	bf3c      	itt	cc
 8007dc4:	009b      	lslcc	r3, r3, #2
 8007dc6:	3002      	addcc	r0, #2
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	db05      	blt.n	8007dd8 <__hi0bits+0x3c>
 8007dcc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007dd0:	f100 0001 	add.w	r0, r0, #1
 8007dd4:	bf08      	it	eq
 8007dd6:	2020      	moveq	r0, #32
 8007dd8:	4770      	bx	lr

08007dda <__lo0bits>:
 8007dda:	6803      	ldr	r3, [r0, #0]
 8007ddc:	4602      	mov	r2, r0
 8007dde:	f013 0007 	ands.w	r0, r3, #7
 8007de2:	d00b      	beq.n	8007dfc <__lo0bits+0x22>
 8007de4:	07d9      	lsls	r1, r3, #31
 8007de6:	d421      	bmi.n	8007e2c <__lo0bits+0x52>
 8007de8:	0798      	lsls	r0, r3, #30
 8007dea:	bf49      	itett	mi
 8007dec:	085b      	lsrmi	r3, r3, #1
 8007dee:	089b      	lsrpl	r3, r3, #2
 8007df0:	2001      	movmi	r0, #1
 8007df2:	6013      	strmi	r3, [r2, #0]
 8007df4:	bf5c      	itt	pl
 8007df6:	6013      	strpl	r3, [r2, #0]
 8007df8:	2002      	movpl	r0, #2
 8007dfa:	4770      	bx	lr
 8007dfc:	b299      	uxth	r1, r3
 8007dfe:	b909      	cbnz	r1, 8007e04 <__lo0bits+0x2a>
 8007e00:	0c1b      	lsrs	r3, r3, #16
 8007e02:	2010      	movs	r0, #16
 8007e04:	b2d9      	uxtb	r1, r3
 8007e06:	b909      	cbnz	r1, 8007e0c <__lo0bits+0x32>
 8007e08:	3008      	adds	r0, #8
 8007e0a:	0a1b      	lsrs	r3, r3, #8
 8007e0c:	0719      	lsls	r1, r3, #28
 8007e0e:	bf04      	itt	eq
 8007e10:	091b      	lsreq	r3, r3, #4
 8007e12:	3004      	addeq	r0, #4
 8007e14:	0799      	lsls	r1, r3, #30
 8007e16:	bf04      	itt	eq
 8007e18:	089b      	lsreq	r3, r3, #2
 8007e1a:	3002      	addeq	r0, #2
 8007e1c:	07d9      	lsls	r1, r3, #31
 8007e1e:	d403      	bmi.n	8007e28 <__lo0bits+0x4e>
 8007e20:	085b      	lsrs	r3, r3, #1
 8007e22:	f100 0001 	add.w	r0, r0, #1
 8007e26:	d003      	beq.n	8007e30 <__lo0bits+0x56>
 8007e28:	6013      	str	r3, [r2, #0]
 8007e2a:	4770      	bx	lr
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	4770      	bx	lr
 8007e30:	2020      	movs	r0, #32
 8007e32:	4770      	bx	lr

08007e34 <__i2b>:
 8007e34:	b510      	push	{r4, lr}
 8007e36:	460c      	mov	r4, r1
 8007e38:	2101      	movs	r1, #1
 8007e3a:	f7ff febd 	bl	8007bb8 <_Balloc>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	b928      	cbnz	r0, 8007e4e <__i2b+0x1a>
 8007e42:	4b05      	ldr	r3, [pc, #20]	@ (8007e58 <__i2b+0x24>)
 8007e44:	4805      	ldr	r0, [pc, #20]	@ (8007e5c <__i2b+0x28>)
 8007e46:	f240 1145 	movw	r1, #325	@ 0x145
 8007e4a:	f7fe fbf1 	bl	8006630 <__assert_func>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	6144      	str	r4, [r0, #20]
 8007e52:	6103      	str	r3, [r0, #16]
 8007e54:	bd10      	pop	{r4, pc}
 8007e56:	bf00      	nop
 8007e58:	08009355 	.word	0x08009355
 8007e5c:	080093c6 	.word	0x080093c6

08007e60 <__multiply>:
 8007e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e64:	4617      	mov	r7, r2
 8007e66:	690a      	ldr	r2, [r1, #16]
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	bfa8      	it	ge
 8007e6e:	463b      	movge	r3, r7
 8007e70:	4689      	mov	r9, r1
 8007e72:	bfa4      	itt	ge
 8007e74:	460f      	movge	r7, r1
 8007e76:	4699      	movge	r9, r3
 8007e78:	693d      	ldr	r5, [r7, #16]
 8007e7a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	6879      	ldr	r1, [r7, #4]
 8007e82:	eb05 060a 	add.w	r6, r5, sl
 8007e86:	42b3      	cmp	r3, r6
 8007e88:	b085      	sub	sp, #20
 8007e8a:	bfb8      	it	lt
 8007e8c:	3101      	addlt	r1, #1
 8007e8e:	f7ff fe93 	bl	8007bb8 <_Balloc>
 8007e92:	b930      	cbnz	r0, 8007ea2 <__multiply+0x42>
 8007e94:	4602      	mov	r2, r0
 8007e96:	4b41      	ldr	r3, [pc, #260]	@ (8007f9c <__multiply+0x13c>)
 8007e98:	4841      	ldr	r0, [pc, #260]	@ (8007fa0 <__multiply+0x140>)
 8007e9a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007e9e:	f7fe fbc7 	bl	8006630 <__assert_func>
 8007ea2:	f100 0414 	add.w	r4, r0, #20
 8007ea6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007eaa:	4623      	mov	r3, r4
 8007eac:	2200      	movs	r2, #0
 8007eae:	4573      	cmp	r3, lr
 8007eb0:	d320      	bcc.n	8007ef4 <__multiply+0x94>
 8007eb2:	f107 0814 	add.w	r8, r7, #20
 8007eb6:	f109 0114 	add.w	r1, r9, #20
 8007eba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007ebe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007ec2:	9302      	str	r3, [sp, #8]
 8007ec4:	1beb      	subs	r3, r5, r7
 8007ec6:	3b15      	subs	r3, #21
 8007ec8:	f023 0303 	bic.w	r3, r3, #3
 8007ecc:	3304      	adds	r3, #4
 8007ece:	3715      	adds	r7, #21
 8007ed0:	42bd      	cmp	r5, r7
 8007ed2:	bf38      	it	cc
 8007ed4:	2304      	movcc	r3, #4
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	9b02      	ldr	r3, [sp, #8]
 8007eda:	9103      	str	r1, [sp, #12]
 8007edc:	428b      	cmp	r3, r1
 8007ede:	d80c      	bhi.n	8007efa <__multiply+0x9a>
 8007ee0:	2e00      	cmp	r6, #0
 8007ee2:	dd03      	ble.n	8007eec <__multiply+0x8c>
 8007ee4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d055      	beq.n	8007f98 <__multiply+0x138>
 8007eec:	6106      	str	r6, [r0, #16]
 8007eee:	b005      	add	sp, #20
 8007ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef4:	f843 2b04 	str.w	r2, [r3], #4
 8007ef8:	e7d9      	b.n	8007eae <__multiply+0x4e>
 8007efa:	f8b1 a000 	ldrh.w	sl, [r1]
 8007efe:	f1ba 0f00 	cmp.w	sl, #0
 8007f02:	d01f      	beq.n	8007f44 <__multiply+0xe4>
 8007f04:	46c4      	mov	ip, r8
 8007f06:	46a1      	mov	r9, r4
 8007f08:	2700      	movs	r7, #0
 8007f0a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007f0e:	f8d9 3000 	ldr.w	r3, [r9]
 8007f12:	fa1f fb82 	uxth.w	fp, r2
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f1c:	443b      	add	r3, r7
 8007f1e:	f8d9 7000 	ldr.w	r7, [r9]
 8007f22:	0c12      	lsrs	r2, r2, #16
 8007f24:	0c3f      	lsrs	r7, r7, #16
 8007f26:	fb0a 7202 	mla	r2, sl, r2, r7
 8007f2a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f34:	4565      	cmp	r5, ip
 8007f36:	f849 3b04 	str.w	r3, [r9], #4
 8007f3a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007f3e:	d8e4      	bhi.n	8007f0a <__multiply+0xaa>
 8007f40:	9b01      	ldr	r3, [sp, #4]
 8007f42:	50e7      	str	r7, [r4, r3]
 8007f44:	9b03      	ldr	r3, [sp, #12]
 8007f46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007f4a:	3104      	adds	r1, #4
 8007f4c:	f1b9 0f00 	cmp.w	r9, #0
 8007f50:	d020      	beq.n	8007f94 <__multiply+0x134>
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	4647      	mov	r7, r8
 8007f56:	46a4      	mov	ip, r4
 8007f58:	f04f 0a00 	mov.w	sl, #0
 8007f5c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007f60:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007f64:	fb09 220b 	mla	r2, r9, fp, r2
 8007f68:	4452      	add	r2, sl
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f70:	f84c 3b04 	str.w	r3, [ip], #4
 8007f74:	f857 3b04 	ldr.w	r3, [r7], #4
 8007f78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f7c:	f8bc 3000 	ldrh.w	r3, [ip]
 8007f80:	fb09 330a 	mla	r3, r9, sl, r3
 8007f84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007f88:	42bd      	cmp	r5, r7
 8007f8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f8e:	d8e5      	bhi.n	8007f5c <__multiply+0xfc>
 8007f90:	9a01      	ldr	r2, [sp, #4]
 8007f92:	50a3      	str	r3, [r4, r2]
 8007f94:	3404      	adds	r4, #4
 8007f96:	e79f      	b.n	8007ed8 <__multiply+0x78>
 8007f98:	3e01      	subs	r6, #1
 8007f9a:	e7a1      	b.n	8007ee0 <__multiply+0x80>
 8007f9c:	08009355 	.word	0x08009355
 8007fa0:	080093c6 	.word	0x080093c6

08007fa4 <__pow5mult>:
 8007fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fa8:	4615      	mov	r5, r2
 8007faa:	f012 0203 	ands.w	r2, r2, #3
 8007fae:	4607      	mov	r7, r0
 8007fb0:	460e      	mov	r6, r1
 8007fb2:	d007      	beq.n	8007fc4 <__pow5mult+0x20>
 8007fb4:	4c25      	ldr	r4, [pc, #148]	@ (800804c <__pow5mult+0xa8>)
 8007fb6:	3a01      	subs	r2, #1
 8007fb8:	2300      	movs	r3, #0
 8007fba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007fbe:	f7ff fe5d 	bl	8007c7c <__multadd>
 8007fc2:	4606      	mov	r6, r0
 8007fc4:	10ad      	asrs	r5, r5, #2
 8007fc6:	d03d      	beq.n	8008044 <__pow5mult+0xa0>
 8007fc8:	69fc      	ldr	r4, [r7, #28]
 8007fca:	b97c      	cbnz	r4, 8007fec <__pow5mult+0x48>
 8007fcc:	2010      	movs	r0, #16
 8007fce:	f7ff fd2b 	bl	8007a28 <malloc>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	61f8      	str	r0, [r7, #28]
 8007fd6:	b928      	cbnz	r0, 8007fe4 <__pow5mult+0x40>
 8007fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8008050 <__pow5mult+0xac>)
 8007fda:	481e      	ldr	r0, [pc, #120]	@ (8008054 <__pow5mult+0xb0>)
 8007fdc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007fe0:	f7fe fb26 	bl	8006630 <__assert_func>
 8007fe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007fe8:	6004      	str	r4, [r0, #0]
 8007fea:	60c4      	str	r4, [r0, #12]
 8007fec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007ff0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ff4:	b94c      	cbnz	r4, 800800a <__pow5mult+0x66>
 8007ff6:	f240 2171 	movw	r1, #625	@ 0x271
 8007ffa:	4638      	mov	r0, r7
 8007ffc:	f7ff ff1a 	bl	8007e34 <__i2b>
 8008000:	2300      	movs	r3, #0
 8008002:	f8c8 0008 	str.w	r0, [r8, #8]
 8008006:	4604      	mov	r4, r0
 8008008:	6003      	str	r3, [r0, #0]
 800800a:	f04f 0900 	mov.w	r9, #0
 800800e:	07eb      	lsls	r3, r5, #31
 8008010:	d50a      	bpl.n	8008028 <__pow5mult+0x84>
 8008012:	4631      	mov	r1, r6
 8008014:	4622      	mov	r2, r4
 8008016:	4638      	mov	r0, r7
 8008018:	f7ff ff22 	bl	8007e60 <__multiply>
 800801c:	4631      	mov	r1, r6
 800801e:	4680      	mov	r8, r0
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff fe09 	bl	8007c38 <_Bfree>
 8008026:	4646      	mov	r6, r8
 8008028:	106d      	asrs	r5, r5, #1
 800802a:	d00b      	beq.n	8008044 <__pow5mult+0xa0>
 800802c:	6820      	ldr	r0, [r4, #0]
 800802e:	b938      	cbnz	r0, 8008040 <__pow5mult+0x9c>
 8008030:	4622      	mov	r2, r4
 8008032:	4621      	mov	r1, r4
 8008034:	4638      	mov	r0, r7
 8008036:	f7ff ff13 	bl	8007e60 <__multiply>
 800803a:	6020      	str	r0, [r4, #0]
 800803c:	f8c0 9000 	str.w	r9, [r0]
 8008040:	4604      	mov	r4, r0
 8008042:	e7e4      	b.n	800800e <__pow5mult+0x6a>
 8008044:	4630      	mov	r0, r6
 8008046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800804a:	bf00      	nop
 800804c:	08009584 	.word	0x08009584
 8008050:	0800923b 	.word	0x0800923b
 8008054:	080093c6 	.word	0x080093c6

08008058 <__lshift>:
 8008058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800805c:	460c      	mov	r4, r1
 800805e:	6849      	ldr	r1, [r1, #4]
 8008060:	6923      	ldr	r3, [r4, #16]
 8008062:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008066:	68a3      	ldr	r3, [r4, #8]
 8008068:	4607      	mov	r7, r0
 800806a:	4691      	mov	r9, r2
 800806c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008070:	f108 0601 	add.w	r6, r8, #1
 8008074:	42b3      	cmp	r3, r6
 8008076:	db0b      	blt.n	8008090 <__lshift+0x38>
 8008078:	4638      	mov	r0, r7
 800807a:	f7ff fd9d 	bl	8007bb8 <_Balloc>
 800807e:	4605      	mov	r5, r0
 8008080:	b948      	cbnz	r0, 8008096 <__lshift+0x3e>
 8008082:	4602      	mov	r2, r0
 8008084:	4b28      	ldr	r3, [pc, #160]	@ (8008128 <__lshift+0xd0>)
 8008086:	4829      	ldr	r0, [pc, #164]	@ (800812c <__lshift+0xd4>)
 8008088:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800808c:	f7fe fad0 	bl	8006630 <__assert_func>
 8008090:	3101      	adds	r1, #1
 8008092:	005b      	lsls	r3, r3, #1
 8008094:	e7ee      	b.n	8008074 <__lshift+0x1c>
 8008096:	2300      	movs	r3, #0
 8008098:	f100 0114 	add.w	r1, r0, #20
 800809c:	f100 0210 	add.w	r2, r0, #16
 80080a0:	4618      	mov	r0, r3
 80080a2:	4553      	cmp	r3, sl
 80080a4:	db33      	blt.n	800810e <__lshift+0xb6>
 80080a6:	6920      	ldr	r0, [r4, #16]
 80080a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80080ac:	f104 0314 	add.w	r3, r4, #20
 80080b0:	f019 091f 	ands.w	r9, r9, #31
 80080b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80080b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80080bc:	d02b      	beq.n	8008116 <__lshift+0xbe>
 80080be:	f1c9 0e20 	rsb	lr, r9, #32
 80080c2:	468a      	mov	sl, r1
 80080c4:	2200      	movs	r2, #0
 80080c6:	6818      	ldr	r0, [r3, #0]
 80080c8:	fa00 f009 	lsl.w	r0, r0, r9
 80080cc:	4310      	orrs	r0, r2
 80080ce:	f84a 0b04 	str.w	r0, [sl], #4
 80080d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80080d6:	459c      	cmp	ip, r3
 80080d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80080dc:	d8f3      	bhi.n	80080c6 <__lshift+0x6e>
 80080de:	ebac 0304 	sub.w	r3, ip, r4
 80080e2:	3b15      	subs	r3, #21
 80080e4:	f023 0303 	bic.w	r3, r3, #3
 80080e8:	3304      	adds	r3, #4
 80080ea:	f104 0015 	add.w	r0, r4, #21
 80080ee:	4560      	cmp	r0, ip
 80080f0:	bf88      	it	hi
 80080f2:	2304      	movhi	r3, #4
 80080f4:	50ca      	str	r2, [r1, r3]
 80080f6:	b10a      	cbz	r2, 80080fc <__lshift+0xa4>
 80080f8:	f108 0602 	add.w	r6, r8, #2
 80080fc:	3e01      	subs	r6, #1
 80080fe:	4638      	mov	r0, r7
 8008100:	612e      	str	r6, [r5, #16]
 8008102:	4621      	mov	r1, r4
 8008104:	f7ff fd98 	bl	8007c38 <_Bfree>
 8008108:	4628      	mov	r0, r5
 800810a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800810e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008112:	3301      	adds	r3, #1
 8008114:	e7c5      	b.n	80080a2 <__lshift+0x4a>
 8008116:	3904      	subs	r1, #4
 8008118:	f853 2b04 	ldr.w	r2, [r3], #4
 800811c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008120:	459c      	cmp	ip, r3
 8008122:	d8f9      	bhi.n	8008118 <__lshift+0xc0>
 8008124:	e7ea      	b.n	80080fc <__lshift+0xa4>
 8008126:	bf00      	nop
 8008128:	08009355 	.word	0x08009355
 800812c:	080093c6 	.word	0x080093c6

08008130 <__mcmp>:
 8008130:	690a      	ldr	r2, [r1, #16]
 8008132:	4603      	mov	r3, r0
 8008134:	6900      	ldr	r0, [r0, #16]
 8008136:	1a80      	subs	r0, r0, r2
 8008138:	b530      	push	{r4, r5, lr}
 800813a:	d10e      	bne.n	800815a <__mcmp+0x2a>
 800813c:	3314      	adds	r3, #20
 800813e:	3114      	adds	r1, #20
 8008140:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008144:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008148:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800814c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008150:	4295      	cmp	r5, r2
 8008152:	d003      	beq.n	800815c <__mcmp+0x2c>
 8008154:	d205      	bcs.n	8008162 <__mcmp+0x32>
 8008156:	f04f 30ff 	mov.w	r0, #4294967295
 800815a:	bd30      	pop	{r4, r5, pc}
 800815c:	42a3      	cmp	r3, r4
 800815e:	d3f3      	bcc.n	8008148 <__mcmp+0x18>
 8008160:	e7fb      	b.n	800815a <__mcmp+0x2a>
 8008162:	2001      	movs	r0, #1
 8008164:	e7f9      	b.n	800815a <__mcmp+0x2a>
	...

08008168 <__mdiff>:
 8008168:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800816c:	4689      	mov	r9, r1
 800816e:	4606      	mov	r6, r0
 8008170:	4611      	mov	r1, r2
 8008172:	4648      	mov	r0, r9
 8008174:	4614      	mov	r4, r2
 8008176:	f7ff ffdb 	bl	8008130 <__mcmp>
 800817a:	1e05      	subs	r5, r0, #0
 800817c:	d112      	bne.n	80081a4 <__mdiff+0x3c>
 800817e:	4629      	mov	r1, r5
 8008180:	4630      	mov	r0, r6
 8008182:	f7ff fd19 	bl	8007bb8 <_Balloc>
 8008186:	4602      	mov	r2, r0
 8008188:	b928      	cbnz	r0, 8008196 <__mdiff+0x2e>
 800818a:	4b3f      	ldr	r3, [pc, #252]	@ (8008288 <__mdiff+0x120>)
 800818c:	f240 2137 	movw	r1, #567	@ 0x237
 8008190:	483e      	ldr	r0, [pc, #248]	@ (800828c <__mdiff+0x124>)
 8008192:	f7fe fa4d 	bl	8006630 <__assert_func>
 8008196:	2301      	movs	r3, #1
 8008198:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800819c:	4610      	mov	r0, r2
 800819e:	b003      	add	sp, #12
 80081a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a4:	bfbc      	itt	lt
 80081a6:	464b      	movlt	r3, r9
 80081a8:	46a1      	movlt	r9, r4
 80081aa:	4630      	mov	r0, r6
 80081ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80081b0:	bfba      	itte	lt
 80081b2:	461c      	movlt	r4, r3
 80081b4:	2501      	movlt	r5, #1
 80081b6:	2500      	movge	r5, #0
 80081b8:	f7ff fcfe 	bl	8007bb8 <_Balloc>
 80081bc:	4602      	mov	r2, r0
 80081be:	b918      	cbnz	r0, 80081c8 <__mdiff+0x60>
 80081c0:	4b31      	ldr	r3, [pc, #196]	@ (8008288 <__mdiff+0x120>)
 80081c2:	f240 2145 	movw	r1, #581	@ 0x245
 80081c6:	e7e3      	b.n	8008190 <__mdiff+0x28>
 80081c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80081cc:	6926      	ldr	r6, [r4, #16]
 80081ce:	60c5      	str	r5, [r0, #12]
 80081d0:	f109 0310 	add.w	r3, r9, #16
 80081d4:	f109 0514 	add.w	r5, r9, #20
 80081d8:	f104 0e14 	add.w	lr, r4, #20
 80081dc:	f100 0b14 	add.w	fp, r0, #20
 80081e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80081e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80081e8:	9301      	str	r3, [sp, #4]
 80081ea:	46d9      	mov	r9, fp
 80081ec:	f04f 0c00 	mov.w	ip, #0
 80081f0:	9b01      	ldr	r3, [sp, #4]
 80081f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80081f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80081fa:	9301      	str	r3, [sp, #4]
 80081fc:	fa1f f38a 	uxth.w	r3, sl
 8008200:	4619      	mov	r1, r3
 8008202:	b283      	uxth	r3, r0
 8008204:	1acb      	subs	r3, r1, r3
 8008206:	0c00      	lsrs	r0, r0, #16
 8008208:	4463      	add	r3, ip
 800820a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800820e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008212:	b29b      	uxth	r3, r3
 8008214:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008218:	4576      	cmp	r6, lr
 800821a:	f849 3b04 	str.w	r3, [r9], #4
 800821e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008222:	d8e5      	bhi.n	80081f0 <__mdiff+0x88>
 8008224:	1b33      	subs	r3, r6, r4
 8008226:	3b15      	subs	r3, #21
 8008228:	f023 0303 	bic.w	r3, r3, #3
 800822c:	3415      	adds	r4, #21
 800822e:	3304      	adds	r3, #4
 8008230:	42a6      	cmp	r6, r4
 8008232:	bf38      	it	cc
 8008234:	2304      	movcc	r3, #4
 8008236:	441d      	add	r5, r3
 8008238:	445b      	add	r3, fp
 800823a:	461e      	mov	r6, r3
 800823c:	462c      	mov	r4, r5
 800823e:	4544      	cmp	r4, r8
 8008240:	d30e      	bcc.n	8008260 <__mdiff+0xf8>
 8008242:	f108 0103 	add.w	r1, r8, #3
 8008246:	1b49      	subs	r1, r1, r5
 8008248:	f021 0103 	bic.w	r1, r1, #3
 800824c:	3d03      	subs	r5, #3
 800824e:	45a8      	cmp	r8, r5
 8008250:	bf38      	it	cc
 8008252:	2100      	movcc	r1, #0
 8008254:	440b      	add	r3, r1
 8008256:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800825a:	b191      	cbz	r1, 8008282 <__mdiff+0x11a>
 800825c:	6117      	str	r7, [r2, #16]
 800825e:	e79d      	b.n	800819c <__mdiff+0x34>
 8008260:	f854 1b04 	ldr.w	r1, [r4], #4
 8008264:	46e6      	mov	lr, ip
 8008266:	0c08      	lsrs	r0, r1, #16
 8008268:	fa1c fc81 	uxtah	ip, ip, r1
 800826c:	4471      	add	r1, lr
 800826e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008272:	b289      	uxth	r1, r1
 8008274:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008278:	f846 1b04 	str.w	r1, [r6], #4
 800827c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008280:	e7dd      	b.n	800823e <__mdiff+0xd6>
 8008282:	3f01      	subs	r7, #1
 8008284:	e7e7      	b.n	8008256 <__mdiff+0xee>
 8008286:	bf00      	nop
 8008288:	08009355 	.word	0x08009355
 800828c:	080093c6 	.word	0x080093c6

08008290 <__ulp>:
 8008290:	b082      	sub	sp, #8
 8008292:	ed8d 0b00 	vstr	d0, [sp]
 8008296:	9a01      	ldr	r2, [sp, #4]
 8008298:	4b0f      	ldr	r3, [pc, #60]	@ (80082d8 <__ulp+0x48>)
 800829a:	4013      	ands	r3, r2
 800829c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	dc08      	bgt.n	80082b6 <__ulp+0x26>
 80082a4:	425b      	negs	r3, r3
 80082a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80082aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80082ae:	da04      	bge.n	80082ba <__ulp+0x2a>
 80082b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80082b4:	4113      	asrs	r3, r2
 80082b6:	2200      	movs	r2, #0
 80082b8:	e008      	b.n	80082cc <__ulp+0x3c>
 80082ba:	f1a2 0314 	sub.w	r3, r2, #20
 80082be:	2b1e      	cmp	r3, #30
 80082c0:	bfda      	itte	le
 80082c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80082c6:	40da      	lsrle	r2, r3
 80082c8:	2201      	movgt	r2, #1
 80082ca:	2300      	movs	r3, #0
 80082cc:	4619      	mov	r1, r3
 80082ce:	4610      	mov	r0, r2
 80082d0:	ec41 0b10 	vmov	d0, r0, r1
 80082d4:	b002      	add	sp, #8
 80082d6:	4770      	bx	lr
 80082d8:	7ff00000 	.word	0x7ff00000

080082dc <__b2d>:
 80082dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e0:	6906      	ldr	r6, [r0, #16]
 80082e2:	f100 0814 	add.w	r8, r0, #20
 80082e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80082ea:	1f37      	subs	r7, r6, #4
 80082ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80082f0:	4610      	mov	r0, r2
 80082f2:	f7ff fd53 	bl	8007d9c <__hi0bits>
 80082f6:	f1c0 0320 	rsb	r3, r0, #32
 80082fa:	280a      	cmp	r0, #10
 80082fc:	600b      	str	r3, [r1, #0]
 80082fe:	491b      	ldr	r1, [pc, #108]	@ (800836c <__b2d+0x90>)
 8008300:	dc15      	bgt.n	800832e <__b2d+0x52>
 8008302:	f1c0 0c0b 	rsb	ip, r0, #11
 8008306:	fa22 f30c 	lsr.w	r3, r2, ip
 800830a:	45b8      	cmp	r8, r7
 800830c:	ea43 0501 	orr.w	r5, r3, r1
 8008310:	bf34      	ite	cc
 8008312:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008316:	2300      	movcs	r3, #0
 8008318:	3015      	adds	r0, #21
 800831a:	fa02 f000 	lsl.w	r0, r2, r0
 800831e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008322:	4303      	orrs	r3, r0
 8008324:	461c      	mov	r4, r3
 8008326:	ec45 4b10 	vmov	d0, r4, r5
 800832a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800832e:	45b8      	cmp	r8, r7
 8008330:	bf3a      	itte	cc
 8008332:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008336:	f1a6 0708 	subcc.w	r7, r6, #8
 800833a:	2300      	movcs	r3, #0
 800833c:	380b      	subs	r0, #11
 800833e:	d012      	beq.n	8008366 <__b2d+0x8a>
 8008340:	f1c0 0120 	rsb	r1, r0, #32
 8008344:	fa23 f401 	lsr.w	r4, r3, r1
 8008348:	4082      	lsls	r2, r0
 800834a:	4322      	orrs	r2, r4
 800834c:	4547      	cmp	r7, r8
 800834e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008352:	bf8c      	ite	hi
 8008354:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008358:	2200      	movls	r2, #0
 800835a:	4083      	lsls	r3, r0
 800835c:	40ca      	lsrs	r2, r1
 800835e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008362:	4313      	orrs	r3, r2
 8008364:	e7de      	b.n	8008324 <__b2d+0x48>
 8008366:	ea42 0501 	orr.w	r5, r2, r1
 800836a:	e7db      	b.n	8008324 <__b2d+0x48>
 800836c:	3ff00000 	.word	0x3ff00000

08008370 <__d2b>:
 8008370:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008374:	460f      	mov	r7, r1
 8008376:	2101      	movs	r1, #1
 8008378:	ec59 8b10 	vmov	r8, r9, d0
 800837c:	4616      	mov	r6, r2
 800837e:	f7ff fc1b 	bl	8007bb8 <_Balloc>
 8008382:	4604      	mov	r4, r0
 8008384:	b930      	cbnz	r0, 8008394 <__d2b+0x24>
 8008386:	4602      	mov	r2, r0
 8008388:	4b23      	ldr	r3, [pc, #140]	@ (8008418 <__d2b+0xa8>)
 800838a:	4824      	ldr	r0, [pc, #144]	@ (800841c <__d2b+0xac>)
 800838c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008390:	f7fe f94e 	bl	8006630 <__assert_func>
 8008394:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008398:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800839c:	b10d      	cbz	r5, 80083a2 <__d2b+0x32>
 800839e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083a2:	9301      	str	r3, [sp, #4]
 80083a4:	f1b8 0300 	subs.w	r3, r8, #0
 80083a8:	d023      	beq.n	80083f2 <__d2b+0x82>
 80083aa:	4668      	mov	r0, sp
 80083ac:	9300      	str	r3, [sp, #0]
 80083ae:	f7ff fd14 	bl	8007dda <__lo0bits>
 80083b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80083b6:	b1d0      	cbz	r0, 80083ee <__d2b+0x7e>
 80083b8:	f1c0 0320 	rsb	r3, r0, #32
 80083bc:	fa02 f303 	lsl.w	r3, r2, r3
 80083c0:	430b      	orrs	r3, r1
 80083c2:	40c2      	lsrs	r2, r0
 80083c4:	6163      	str	r3, [r4, #20]
 80083c6:	9201      	str	r2, [sp, #4]
 80083c8:	9b01      	ldr	r3, [sp, #4]
 80083ca:	61a3      	str	r3, [r4, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	bf0c      	ite	eq
 80083d0:	2201      	moveq	r2, #1
 80083d2:	2202      	movne	r2, #2
 80083d4:	6122      	str	r2, [r4, #16]
 80083d6:	b1a5      	cbz	r5, 8008402 <__d2b+0x92>
 80083d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80083dc:	4405      	add	r5, r0
 80083de:	603d      	str	r5, [r7, #0]
 80083e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80083e4:	6030      	str	r0, [r6, #0]
 80083e6:	4620      	mov	r0, r4
 80083e8:	b003      	add	sp, #12
 80083ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083ee:	6161      	str	r1, [r4, #20]
 80083f0:	e7ea      	b.n	80083c8 <__d2b+0x58>
 80083f2:	a801      	add	r0, sp, #4
 80083f4:	f7ff fcf1 	bl	8007dda <__lo0bits>
 80083f8:	9b01      	ldr	r3, [sp, #4]
 80083fa:	6163      	str	r3, [r4, #20]
 80083fc:	3020      	adds	r0, #32
 80083fe:	2201      	movs	r2, #1
 8008400:	e7e8      	b.n	80083d4 <__d2b+0x64>
 8008402:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008406:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800840a:	6038      	str	r0, [r7, #0]
 800840c:	6918      	ldr	r0, [r3, #16]
 800840e:	f7ff fcc5 	bl	8007d9c <__hi0bits>
 8008412:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008416:	e7e5      	b.n	80083e4 <__d2b+0x74>
 8008418:	08009355 	.word	0x08009355
 800841c:	080093c6 	.word	0x080093c6

08008420 <__ratio>:
 8008420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008424:	b085      	sub	sp, #20
 8008426:	e9cd 1000 	strd	r1, r0, [sp]
 800842a:	a902      	add	r1, sp, #8
 800842c:	f7ff ff56 	bl	80082dc <__b2d>
 8008430:	9800      	ldr	r0, [sp, #0]
 8008432:	a903      	add	r1, sp, #12
 8008434:	ec55 4b10 	vmov	r4, r5, d0
 8008438:	f7ff ff50 	bl	80082dc <__b2d>
 800843c:	9b01      	ldr	r3, [sp, #4]
 800843e:	6919      	ldr	r1, [r3, #16]
 8008440:	9b00      	ldr	r3, [sp, #0]
 8008442:	691b      	ldr	r3, [r3, #16]
 8008444:	1ac9      	subs	r1, r1, r3
 8008446:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800844a:	1a9b      	subs	r3, r3, r2
 800844c:	ec5b ab10 	vmov	sl, fp, d0
 8008450:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008454:	2b00      	cmp	r3, #0
 8008456:	bfce      	itee	gt
 8008458:	462a      	movgt	r2, r5
 800845a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800845e:	465a      	movle	r2, fp
 8008460:	462f      	mov	r7, r5
 8008462:	46d9      	mov	r9, fp
 8008464:	bfcc      	ite	gt
 8008466:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800846a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800846e:	464b      	mov	r3, r9
 8008470:	4652      	mov	r2, sl
 8008472:	4620      	mov	r0, r4
 8008474:	4639      	mov	r1, r7
 8008476:	f7f8 f9f1 	bl	800085c <__aeabi_ddiv>
 800847a:	ec41 0b10 	vmov	d0, r0, r1
 800847e:	b005      	add	sp, #20
 8008480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008484 <__copybits>:
 8008484:	3901      	subs	r1, #1
 8008486:	b570      	push	{r4, r5, r6, lr}
 8008488:	1149      	asrs	r1, r1, #5
 800848a:	6914      	ldr	r4, [r2, #16]
 800848c:	3101      	adds	r1, #1
 800848e:	f102 0314 	add.w	r3, r2, #20
 8008492:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008496:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800849a:	1f05      	subs	r5, r0, #4
 800849c:	42a3      	cmp	r3, r4
 800849e:	d30c      	bcc.n	80084ba <__copybits+0x36>
 80084a0:	1aa3      	subs	r3, r4, r2
 80084a2:	3b11      	subs	r3, #17
 80084a4:	f023 0303 	bic.w	r3, r3, #3
 80084a8:	3211      	adds	r2, #17
 80084aa:	42a2      	cmp	r2, r4
 80084ac:	bf88      	it	hi
 80084ae:	2300      	movhi	r3, #0
 80084b0:	4418      	add	r0, r3
 80084b2:	2300      	movs	r3, #0
 80084b4:	4288      	cmp	r0, r1
 80084b6:	d305      	bcc.n	80084c4 <__copybits+0x40>
 80084b8:	bd70      	pop	{r4, r5, r6, pc}
 80084ba:	f853 6b04 	ldr.w	r6, [r3], #4
 80084be:	f845 6f04 	str.w	r6, [r5, #4]!
 80084c2:	e7eb      	b.n	800849c <__copybits+0x18>
 80084c4:	f840 3b04 	str.w	r3, [r0], #4
 80084c8:	e7f4      	b.n	80084b4 <__copybits+0x30>

080084ca <__any_on>:
 80084ca:	f100 0214 	add.w	r2, r0, #20
 80084ce:	6900      	ldr	r0, [r0, #16]
 80084d0:	114b      	asrs	r3, r1, #5
 80084d2:	4298      	cmp	r0, r3
 80084d4:	b510      	push	{r4, lr}
 80084d6:	db11      	blt.n	80084fc <__any_on+0x32>
 80084d8:	dd0a      	ble.n	80084f0 <__any_on+0x26>
 80084da:	f011 011f 	ands.w	r1, r1, #31
 80084de:	d007      	beq.n	80084f0 <__any_on+0x26>
 80084e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80084e4:	fa24 f001 	lsr.w	r0, r4, r1
 80084e8:	fa00 f101 	lsl.w	r1, r0, r1
 80084ec:	428c      	cmp	r4, r1
 80084ee:	d10b      	bne.n	8008508 <__any_on+0x3e>
 80084f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d803      	bhi.n	8008500 <__any_on+0x36>
 80084f8:	2000      	movs	r0, #0
 80084fa:	bd10      	pop	{r4, pc}
 80084fc:	4603      	mov	r3, r0
 80084fe:	e7f7      	b.n	80084f0 <__any_on+0x26>
 8008500:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008504:	2900      	cmp	r1, #0
 8008506:	d0f5      	beq.n	80084f4 <__any_on+0x2a>
 8008508:	2001      	movs	r0, #1
 800850a:	e7f6      	b.n	80084fa <__any_on+0x30>

0800850c <__ascii_wctomb>:
 800850c:	4603      	mov	r3, r0
 800850e:	4608      	mov	r0, r1
 8008510:	b141      	cbz	r1, 8008524 <__ascii_wctomb+0x18>
 8008512:	2aff      	cmp	r2, #255	@ 0xff
 8008514:	d904      	bls.n	8008520 <__ascii_wctomb+0x14>
 8008516:	228a      	movs	r2, #138	@ 0x8a
 8008518:	601a      	str	r2, [r3, #0]
 800851a:	f04f 30ff 	mov.w	r0, #4294967295
 800851e:	4770      	bx	lr
 8008520:	700a      	strb	r2, [r1, #0]
 8008522:	2001      	movs	r0, #1
 8008524:	4770      	bx	lr

08008526 <__ssputs_r>:
 8008526:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800852a:	688e      	ldr	r6, [r1, #8]
 800852c:	461f      	mov	r7, r3
 800852e:	42be      	cmp	r6, r7
 8008530:	680b      	ldr	r3, [r1, #0]
 8008532:	4682      	mov	sl, r0
 8008534:	460c      	mov	r4, r1
 8008536:	4690      	mov	r8, r2
 8008538:	d82d      	bhi.n	8008596 <__ssputs_r+0x70>
 800853a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800853e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008542:	d026      	beq.n	8008592 <__ssputs_r+0x6c>
 8008544:	6965      	ldr	r5, [r4, #20]
 8008546:	6909      	ldr	r1, [r1, #16]
 8008548:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800854c:	eba3 0901 	sub.w	r9, r3, r1
 8008550:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008554:	1c7b      	adds	r3, r7, #1
 8008556:	444b      	add	r3, r9
 8008558:	106d      	asrs	r5, r5, #1
 800855a:	429d      	cmp	r5, r3
 800855c:	bf38      	it	cc
 800855e:	461d      	movcc	r5, r3
 8008560:	0553      	lsls	r3, r2, #21
 8008562:	d527      	bpl.n	80085b4 <__ssputs_r+0x8e>
 8008564:	4629      	mov	r1, r5
 8008566:	f7ff fa89 	bl	8007a7c <_malloc_r>
 800856a:	4606      	mov	r6, r0
 800856c:	b360      	cbz	r0, 80085c8 <__ssputs_r+0xa2>
 800856e:	6921      	ldr	r1, [r4, #16]
 8008570:	464a      	mov	r2, r9
 8008572:	f7fe f846 	bl	8006602 <memcpy>
 8008576:	89a3      	ldrh	r3, [r4, #12]
 8008578:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800857c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	6126      	str	r6, [r4, #16]
 8008584:	6165      	str	r5, [r4, #20]
 8008586:	444e      	add	r6, r9
 8008588:	eba5 0509 	sub.w	r5, r5, r9
 800858c:	6026      	str	r6, [r4, #0]
 800858e:	60a5      	str	r5, [r4, #8]
 8008590:	463e      	mov	r6, r7
 8008592:	42be      	cmp	r6, r7
 8008594:	d900      	bls.n	8008598 <__ssputs_r+0x72>
 8008596:	463e      	mov	r6, r7
 8008598:	6820      	ldr	r0, [r4, #0]
 800859a:	4632      	mov	r2, r6
 800859c:	4641      	mov	r1, r8
 800859e:	f000 f9d7 	bl	8008950 <memmove>
 80085a2:	68a3      	ldr	r3, [r4, #8]
 80085a4:	1b9b      	subs	r3, r3, r6
 80085a6:	60a3      	str	r3, [r4, #8]
 80085a8:	6823      	ldr	r3, [r4, #0]
 80085aa:	4433      	add	r3, r6
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	2000      	movs	r0, #0
 80085b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085b4:	462a      	mov	r2, r5
 80085b6:	f000 fa10 	bl	80089da <_realloc_r>
 80085ba:	4606      	mov	r6, r0
 80085bc:	2800      	cmp	r0, #0
 80085be:	d1e0      	bne.n	8008582 <__ssputs_r+0x5c>
 80085c0:	6921      	ldr	r1, [r4, #16]
 80085c2:	4650      	mov	r0, sl
 80085c4:	f7fe feac 	bl	8007320 <_free_r>
 80085c8:	230c      	movs	r3, #12
 80085ca:	f8ca 3000 	str.w	r3, [sl]
 80085ce:	89a3      	ldrh	r3, [r4, #12]
 80085d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085d4:	81a3      	strh	r3, [r4, #12]
 80085d6:	f04f 30ff 	mov.w	r0, #4294967295
 80085da:	e7e9      	b.n	80085b0 <__ssputs_r+0x8a>

080085dc <_svfiprintf_r>:
 80085dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e0:	4698      	mov	r8, r3
 80085e2:	898b      	ldrh	r3, [r1, #12]
 80085e4:	061b      	lsls	r3, r3, #24
 80085e6:	b09d      	sub	sp, #116	@ 0x74
 80085e8:	4607      	mov	r7, r0
 80085ea:	460d      	mov	r5, r1
 80085ec:	4614      	mov	r4, r2
 80085ee:	d510      	bpl.n	8008612 <_svfiprintf_r+0x36>
 80085f0:	690b      	ldr	r3, [r1, #16]
 80085f2:	b973      	cbnz	r3, 8008612 <_svfiprintf_r+0x36>
 80085f4:	2140      	movs	r1, #64	@ 0x40
 80085f6:	f7ff fa41 	bl	8007a7c <_malloc_r>
 80085fa:	6028      	str	r0, [r5, #0]
 80085fc:	6128      	str	r0, [r5, #16]
 80085fe:	b930      	cbnz	r0, 800860e <_svfiprintf_r+0x32>
 8008600:	230c      	movs	r3, #12
 8008602:	603b      	str	r3, [r7, #0]
 8008604:	f04f 30ff 	mov.w	r0, #4294967295
 8008608:	b01d      	add	sp, #116	@ 0x74
 800860a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800860e:	2340      	movs	r3, #64	@ 0x40
 8008610:	616b      	str	r3, [r5, #20]
 8008612:	2300      	movs	r3, #0
 8008614:	9309      	str	r3, [sp, #36]	@ 0x24
 8008616:	2320      	movs	r3, #32
 8008618:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800861c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008620:	2330      	movs	r3, #48	@ 0x30
 8008622:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80087c0 <_svfiprintf_r+0x1e4>
 8008626:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800862a:	f04f 0901 	mov.w	r9, #1
 800862e:	4623      	mov	r3, r4
 8008630:	469a      	mov	sl, r3
 8008632:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008636:	b10a      	cbz	r2, 800863c <_svfiprintf_r+0x60>
 8008638:	2a25      	cmp	r2, #37	@ 0x25
 800863a:	d1f9      	bne.n	8008630 <_svfiprintf_r+0x54>
 800863c:	ebba 0b04 	subs.w	fp, sl, r4
 8008640:	d00b      	beq.n	800865a <_svfiprintf_r+0x7e>
 8008642:	465b      	mov	r3, fp
 8008644:	4622      	mov	r2, r4
 8008646:	4629      	mov	r1, r5
 8008648:	4638      	mov	r0, r7
 800864a:	f7ff ff6c 	bl	8008526 <__ssputs_r>
 800864e:	3001      	adds	r0, #1
 8008650:	f000 80a7 	beq.w	80087a2 <_svfiprintf_r+0x1c6>
 8008654:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008656:	445a      	add	r2, fp
 8008658:	9209      	str	r2, [sp, #36]	@ 0x24
 800865a:	f89a 3000 	ldrb.w	r3, [sl]
 800865e:	2b00      	cmp	r3, #0
 8008660:	f000 809f 	beq.w	80087a2 <_svfiprintf_r+0x1c6>
 8008664:	2300      	movs	r3, #0
 8008666:	f04f 32ff 	mov.w	r2, #4294967295
 800866a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800866e:	f10a 0a01 	add.w	sl, sl, #1
 8008672:	9304      	str	r3, [sp, #16]
 8008674:	9307      	str	r3, [sp, #28]
 8008676:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800867a:	931a      	str	r3, [sp, #104]	@ 0x68
 800867c:	4654      	mov	r4, sl
 800867e:	2205      	movs	r2, #5
 8008680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008684:	484e      	ldr	r0, [pc, #312]	@ (80087c0 <_svfiprintf_r+0x1e4>)
 8008686:	f7f7 fdab 	bl	80001e0 <memchr>
 800868a:	9a04      	ldr	r2, [sp, #16]
 800868c:	b9d8      	cbnz	r0, 80086c6 <_svfiprintf_r+0xea>
 800868e:	06d0      	lsls	r0, r2, #27
 8008690:	bf44      	itt	mi
 8008692:	2320      	movmi	r3, #32
 8008694:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008698:	0711      	lsls	r1, r2, #28
 800869a:	bf44      	itt	mi
 800869c:	232b      	movmi	r3, #43	@ 0x2b
 800869e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086a2:	f89a 3000 	ldrb.w	r3, [sl]
 80086a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80086a8:	d015      	beq.n	80086d6 <_svfiprintf_r+0xfa>
 80086aa:	9a07      	ldr	r2, [sp, #28]
 80086ac:	4654      	mov	r4, sl
 80086ae:	2000      	movs	r0, #0
 80086b0:	f04f 0c0a 	mov.w	ip, #10
 80086b4:	4621      	mov	r1, r4
 80086b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086ba:	3b30      	subs	r3, #48	@ 0x30
 80086bc:	2b09      	cmp	r3, #9
 80086be:	d94b      	bls.n	8008758 <_svfiprintf_r+0x17c>
 80086c0:	b1b0      	cbz	r0, 80086f0 <_svfiprintf_r+0x114>
 80086c2:	9207      	str	r2, [sp, #28]
 80086c4:	e014      	b.n	80086f0 <_svfiprintf_r+0x114>
 80086c6:	eba0 0308 	sub.w	r3, r0, r8
 80086ca:	fa09 f303 	lsl.w	r3, r9, r3
 80086ce:	4313      	orrs	r3, r2
 80086d0:	9304      	str	r3, [sp, #16]
 80086d2:	46a2      	mov	sl, r4
 80086d4:	e7d2      	b.n	800867c <_svfiprintf_r+0xa0>
 80086d6:	9b03      	ldr	r3, [sp, #12]
 80086d8:	1d19      	adds	r1, r3, #4
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	9103      	str	r1, [sp, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	bfbb      	ittet	lt
 80086e2:	425b      	neglt	r3, r3
 80086e4:	f042 0202 	orrlt.w	r2, r2, #2
 80086e8:	9307      	strge	r3, [sp, #28]
 80086ea:	9307      	strlt	r3, [sp, #28]
 80086ec:	bfb8      	it	lt
 80086ee:	9204      	strlt	r2, [sp, #16]
 80086f0:	7823      	ldrb	r3, [r4, #0]
 80086f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80086f4:	d10a      	bne.n	800870c <_svfiprintf_r+0x130>
 80086f6:	7863      	ldrb	r3, [r4, #1]
 80086f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80086fa:	d132      	bne.n	8008762 <_svfiprintf_r+0x186>
 80086fc:	9b03      	ldr	r3, [sp, #12]
 80086fe:	1d1a      	adds	r2, r3, #4
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	9203      	str	r2, [sp, #12]
 8008704:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008708:	3402      	adds	r4, #2
 800870a:	9305      	str	r3, [sp, #20]
 800870c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80087d0 <_svfiprintf_r+0x1f4>
 8008710:	7821      	ldrb	r1, [r4, #0]
 8008712:	2203      	movs	r2, #3
 8008714:	4650      	mov	r0, sl
 8008716:	f7f7 fd63 	bl	80001e0 <memchr>
 800871a:	b138      	cbz	r0, 800872c <_svfiprintf_r+0x150>
 800871c:	9b04      	ldr	r3, [sp, #16]
 800871e:	eba0 000a 	sub.w	r0, r0, sl
 8008722:	2240      	movs	r2, #64	@ 0x40
 8008724:	4082      	lsls	r2, r0
 8008726:	4313      	orrs	r3, r2
 8008728:	3401      	adds	r4, #1
 800872a:	9304      	str	r3, [sp, #16]
 800872c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008730:	4824      	ldr	r0, [pc, #144]	@ (80087c4 <_svfiprintf_r+0x1e8>)
 8008732:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008736:	2206      	movs	r2, #6
 8008738:	f7f7 fd52 	bl	80001e0 <memchr>
 800873c:	2800      	cmp	r0, #0
 800873e:	d036      	beq.n	80087ae <_svfiprintf_r+0x1d2>
 8008740:	4b21      	ldr	r3, [pc, #132]	@ (80087c8 <_svfiprintf_r+0x1ec>)
 8008742:	bb1b      	cbnz	r3, 800878c <_svfiprintf_r+0x1b0>
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	3307      	adds	r3, #7
 8008748:	f023 0307 	bic.w	r3, r3, #7
 800874c:	3308      	adds	r3, #8
 800874e:	9303      	str	r3, [sp, #12]
 8008750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008752:	4433      	add	r3, r6
 8008754:	9309      	str	r3, [sp, #36]	@ 0x24
 8008756:	e76a      	b.n	800862e <_svfiprintf_r+0x52>
 8008758:	fb0c 3202 	mla	r2, ip, r2, r3
 800875c:	460c      	mov	r4, r1
 800875e:	2001      	movs	r0, #1
 8008760:	e7a8      	b.n	80086b4 <_svfiprintf_r+0xd8>
 8008762:	2300      	movs	r3, #0
 8008764:	3401      	adds	r4, #1
 8008766:	9305      	str	r3, [sp, #20]
 8008768:	4619      	mov	r1, r3
 800876a:	f04f 0c0a 	mov.w	ip, #10
 800876e:	4620      	mov	r0, r4
 8008770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008774:	3a30      	subs	r2, #48	@ 0x30
 8008776:	2a09      	cmp	r2, #9
 8008778:	d903      	bls.n	8008782 <_svfiprintf_r+0x1a6>
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0c6      	beq.n	800870c <_svfiprintf_r+0x130>
 800877e:	9105      	str	r1, [sp, #20]
 8008780:	e7c4      	b.n	800870c <_svfiprintf_r+0x130>
 8008782:	fb0c 2101 	mla	r1, ip, r1, r2
 8008786:	4604      	mov	r4, r0
 8008788:	2301      	movs	r3, #1
 800878a:	e7f0      	b.n	800876e <_svfiprintf_r+0x192>
 800878c:	ab03      	add	r3, sp, #12
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	462a      	mov	r2, r5
 8008792:	4b0e      	ldr	r3, [pc, #56]	@ (80087cc <_svfiprintf_r+0x1f0>)
 8008794:	a904      	add	r1, sp, #16
 8008796:	4638      	mov	r0, r7
 8008798:	f7fd f94e 	bl	8005a38 <_printf_float>
 800879c:	1c42      	adds	r2, r0, #1
 800879e:	4606      	mov	r6, r0
 80087a0:	d1d6      	bne.n	8008750 <_svfiprintf_r+0x174>
 80087a2:	89ab      	ldrh	r3, [r5, #12]
 80087a4:	065b      	lsls	r3, r3, #25
 80087a6:	f53f af2d 	bmi.w	8008604 <_svfiprintf_r+0x28>
 80087aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087ac:	e72c      	b.n	8008608 <_svfiprintf_r+0x2c>
 80087ae:	ab03      	add	r3, sp, #12
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	462a      	mov	r2, r5
 80087b4:	4b05      	ldr	r3, [pc, #20]	@ (80087cc <_svfiprintf_r+0x1f0>)
 80087b6:	a904      	add	r1, sp, #16
 80087b8:	4638      	mov	r0, r7
 80087ba:	f7fd fbd5 	bl	8005f68 <_printf_i>
 80087be:	e7ed      	b.n	800879c <_svfiprintf_r+0x1c0>
 80087c0:	0800941f 	.word	0x0800941f
 80087c4:	08009429 	.word	0x08009429
 80087c8:	08005a39 	.word	0x08005a39
 80087cc:	08008527 	.word	0x08008527
 80087d0:	08009425 	.word	0x08009425

080087d4 <__sflush_r>:
 80087d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087dc:	0716      	lsls	r6, r2, #28
 80087de:	4605      	mov	r5, r0
 80087e0:	460c      	mov	r4, r1
 80087e2:	d454      	bmi.n	800888e <__sflush_r+0xba>
 80087e4:	684b      	ldr	r3, [r1, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	dc02      	bgt.n	80087f0 <__sflush_r+0x1c>
 80087ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	dd48      	ble.n	8008882 <__sflush_r+0xae>
 80087f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087f2:	2e00      	cmp	r6, #0
 80087f4:	d045      	beq.n	8008882 <__sflush_r+0xae>
 80087f6:	2300      	movs	r3, #0
 80087f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087fc:	682f      	ldr	r7, [r5, #0]
 80087fe:	6a21      	ldr	r1, [r4, #32]
 8008800:	602b      	str	r3, [r5, #0]
 8008802:	d030      	beq.n	8008866 <__sflush_r+0x92>
 8008804:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008806:	89a3      	ldrh	r3, [r4, #12]
 8008808:	0759      	lsls	r1, r3, #29
 800880a:	d505      	bpl.n	8008818 <__sflush_r+0x44>
 800880c:	6863      	ldr	r3, [r4, #4]
 800880e:	1ad2      	subs	r2, r2, r3
 8008810:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008812:	b10b      	cbz	r3, 8008818 <__sflush_r+0x44>
 8008814:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008816:	1ad2      	subs	r2, r2, r3
 8008818:	2300      	movs	r3, #0
 800881a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800881c:	6a21      	ldr	r1, [r4, #32]
 800881e:	4628      	mov	r0, r5
 8008820:	47b0      	blx	r6
 8008822:	1c43      	adds	r3, r0, #1
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	d106      	bne.n	8008836 <__sflush_r+0x62>
 8008828:	6829      	ldr	r1, [r5, #0]
 800882a:	291d      	cmp	r1, #29
 800882c:	d82b      	bhi.n	8008886 <__sflush_r+0xb2>
 800882e:	4a2a      	ldr	r2, [pc, #168]	@ (80088d8 <__sflush_r+0x104>)
 8008830:	40ca      	lsrs	r2, r1
 8008832:	07d6      	lsls	r6, r2, #31
 8008834:	d527      	bpl.n	8008886 <__sflush_r+0xb2>
 8008836:	2200      	movs	r2, #0
 8008838:	6062      	str	r2, [r4, #4]
 800883a:	04d9      	lsls	r1, r3, #19
 800883c:	6922      	ldr	r2, [r4, #16]
 800883e:	6022      	str	r2, [r4, #0]
 8008840:	d504      	bpl.n	800884c <__sflush_r+0x78>
 8008842:	1c42      	adds	r2, r0, #1
 8008844:	d101      	bne.n	800884a <__sflush_r+0x76>
 8008846:	682b      	ldr	r3, [r5, #0]
 8008848:	b903      	cbnz	r3, 800884c <__sflush_r+0x78>
 800884a:	6560      	str	r0, [r4, #84]	@ 0x54
 800884c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800884e:	602f      	str	r7, [r5, #0]
 8008850:	b1b9      	cbz	r1, 8008882 <__sflush_r+0xae>
 8008852:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008856:	4299      	cmp	r1, r3
 8008858:	d002      	beq.n	8008860 <__sflush_r+0x8c>
 800885a:	4628      	mov	r0, r5
 800885c:	f7fe fd60 	bl	8007320 <_free_r>
 8008860:	2300      	movs	r3, #0
 8008862:	6363      	str	r3, [r4, #52]	@ 0x34
 8008864:	e00d      	b.n	8008882 <__sflush_r+0xae>
 8008866:	2301      	movs	r3, #1
 8008868:	4628      	mov	r0, r5
 800886a:	47b0      	blx	r6
 800886c:	4602      	mov	r2, r0
 800886e:	1c50      	adds	r0, r2, #1
 8008870:	d1c9      	bne.n	8008806 <__sflush_r+0x32>
 8008872:	682b      	ldr	r3, [r5, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d0c6      	beq.n	8008806 <__sflush_r+0x32>
 8008878:	2b1d      	cmp	r3, #29
 800887a:	d001      	beq.n	8008880 <__sflush_r+0xac>
 800887c:	2b16      	cmp	r3, #22
 800887e:	d11e      	bne.n	80088be <__sflush_r+0xea>
 8008880:	602f      	str	r7, [r5, #0]
 8008882:	2000      	movs	r0, #0
 8008884:	e022      	b.n	80088cc <__sflush_r+0xf8>
 8008886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800888a:	b21b      	sxth	r3, r3
 800888c:	e01b      	b.n	80088c6 <__sflush_r+0xf2>
 800888e:	690f      	ldr	r7, [r1, #16]
 8008890:	2f00      	cmp	r7, #0
 8008892:	d0f6      	beq.n	8008882 <__sflush_r+0xae>
 8008894:	0793      	lsls	r3, r2, #30
 8008896:	680e      	ldr	r6, [r1, #0]
 8008898:	bf08      	it	eq
 800889a:	694b      	ldreq	r3, [r1, #20]
 800889c:	600f      	str	r7, [r1, #0]
 800889e:	bf18      	it	ne
 80088a0:	2300      	movne	r3, #0
 80088a2:	eba6 0807 	sub.w	r8, r6, r7
 80088a6:	608b      	str	r3, [r1, #8]
 80088a8:	f1b8 0f00 	cmp.w	r8, #0
 80088ac:	dde9      	ble.n	8008882 <__sflush_r+0xae>
 80088ae:	6a21      	ldr	r1, [r4, #32]
 80088b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80088b2:	4643      	mov	r3, r8
 80088b4:	463a      	mov	r2, r7
 80088b6:	4628      	mov	r0, r5
 80088b8:	47b0      	blx	r6
 80088ba:	2800      	cmp	r0, #0
 80088bc:	dc08      	bgt.n	80088d0 <__sflush_r+0xfc>
 80088be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088c6:	81a3      	strh	r3, [r4, #12]
 80088c8:	f04f 30ff 	mov.w	r0, #4294967295
 80088cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d0:	4407      	add	r7, r0
 80088d2:	eba8 0800 	sub.w	r8, r8, r0
 80088d6:	e7e7      	b.n	80088a8 <__sflush_r+0xd4>
 80088d8:	20400001 	.word	0x20400001

080088dc <_fflush_r>:
 80088dc:	b538      	push	{r3, r4, r5, lr}
 80088de:	690b      	ldr	r3, [r1, #16]
 80088e0:	4605      	mov	r5, r0
 80088e2:	460c      	mov	r4, r1
 80088e4:	b913      	cbnz	r3, 80088ec <_fflush_r+0x10>
 80088e6:	2500      	movs	r5, #0
 80088e8:	4628      	mov	r0, r5
 80088ea:	bd38      	pop	{r3, r4, r5, pc}
 80088ec:	b118      	cbz	r0, 80088f6 <_fflush_r+0x1a>
 80088ee:	6a03      	ldr	r3, [r0, #32]
 80088f0:	b90b      	cbnz	r3, 80088f6 <_fflush_r+0x1a>
 80088f2:	f7fd fce3 	bl	80062bc <__sinit>
 80088f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0f3      	beq.n	80088e6 <_fflush_r+0xa>
 80088fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008900:	07d0      	lsls	r0, r2, #31
 8008902:	d404      	bmi.n	800890e <_fflush_r+0x32>
 8008904:	0599      	lsls	r1, r3, #22
 8008906:	d402      	bmi.n	800890e <_fflush_r+0x32>
 8008908:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800890a:	f7fd fe70 	bl	80065ee <__retarget_lock_acquire_recursive>
 800890e:	4628      	mov	r0, r5
 8008910:	4621      	mov	r1, r4
 8008912:	f7ff ff5f 	bl	80087d4 <__sflush_r>
 8008916:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008918:	07da      	lsls	r2, r3, #31
 800891a:	4605      	mov	r5, r0
 800891c:	d4e4      	bmi.n	80088e8 <_fflush_r+0xc>
 800891e:	89a3      	ldrh	r3, [r4, #12]
 8008920:	059b      	lsls	r3, r3, #22
 8008922:	d4e1      	bmi.n	80088e8 <_fflush_r+0xc>
 8008924:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008926:	f7fd fe63 	bl	80065f0 <__retarget_lock_release_recursive>
 800892a:	e7dd      	b.n	80088e8 <_fflush_r+0xc>

0800892c <fiprintf>:
 800892c:	b40e      	push	{r1, r2, r3}
 800892e:	b503      	push	{r0, r1, lr}
 8008930:	4601      	mov	r1, r0
 8008932:	ab03      	add	r3, sp, #12
 8008934:	4805      	ldr	r0, [pc, #20]	@ (800894c <fiprintf+0x20>)
 8008936:	f853 2b04 	ldr.w	r2, [r3], #4
 800893a:	6800      	ldr	r0, [r0, #0]
 800893c:	9301      	str	r3, [sp, #4]
 800893e:	f000 f8a3 	bl	8008a88 <_vfiprintf_r>
 8008942:	b002      	add	sp, #8
 8008944:	f85d eb04 	ldr.w	lr, [sp], #4
 8008948:	b003      	add	sp, #12
 800894a:	4770      	bx	lr
 800894c:	20000188 	.word	0x20000188

08008950 <memmove>:
 8008950:	4288      	cmp	r0, r1
 8008952:	b510      	push	{r4, lr}
 8008954:	eb01 0402 	add.w	r4, r1, r2
 8008958:	d902      	bls.n	8008960 <memmove+0x10>
 800895a:	4284      	cmp	r4, r0
 800895c:	4623      	mov	r3, r4
 800895e:	d807      	bhi.n	8008970 <memmove+0x20>
 8008960:	1e43      	subs	r3, r0, #1
 8008962:	42a1      	cmp	r1, r4
 8008964:	d008      	beq.n	8008978 <memmove+0x28>
 8008966:	f811 2b01 	ldrb.w	r2, [r1], #1
 800896a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800896e:	e7f8      	b.n	8008962 <memmove+0x12>
 8008970:	4402      	add	r2, r0
 8008972:	4601      	mov	r1, r0
 8008974:	428a      	cmp	r2, r1
 8008976:	d100      	bne.n	800897a <memmove+0x2a>
 8008978:	bd10      	pop	{r4, pc}
 800897a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800897e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008982:	e7f7      	b.n	8008974 <memmove+0x24>

08008984 <_sbrk_r>:
 8008984:	b538      	push	{r3, r4, r5, lr}
 8008986:	4d06      	ldr	r5, [pc, #24]	@ (80089a0 <_sbrk_r+0x1c>)
 8008988:	2300      	movs	r3, #0
 800898a:	4604      	mov	r4, r0
 800898c:	4608      	mov	r0, r1
 800898e:	602b      	str	r3, [r5, #0]
 8008990:	f7f9 fd24 	bl	80023dc <_sbrk>
 8008994:	1c43      	adds	r3, r0, #1
 8008996:	d102      	bne.n	800899e <_sbrk_r+0x1a>
 8008998:	682b      	ldr	r3, [r5, #0]
 800899a:	b103      	cbz	r3, 800899e <_sbrk_r+0x1a>
 800899c:	6023      	str	r3, [r4, #0]
 800899e:	bd38      	pop	{r3, r4, r5, pc}
 80089a0:	20000994 	.word	0x20000994

080089a4 <abort>:
 80089a4:	b508      	push	{r3, lr}
 80089a6:	2006      	movs	r0, #6
 80089a8:	f000 fa42 	bl	8008e30 <raise>
 80089ac:	2001      	movs	r0, #1
 80089ae:	f7f9 fc9d 	bl	80022ec <_exit>

080089b2 <_calloc_r>:
 80089b2:	b570      	push	{r4, r5, r6, lr}
 80089b4:	fba1 5402 	umull	r5, r4, r1, r2
 80089b8:	b934      	cbnz	r4, 80089c8 <_calloc_r+0x16>
 80089ba:	4629      	mov	r1, r5
 80089bc:	f7ff f85e 	bl	8007a7c <_malloc_r>
 80089c0:	4606      	mov	r6, r0
 80089c2:	b928      	cbnz	r0, 80089d0 <_calloc_r+0x1e>
 80089c4:	4630      	mov	r0, r6
 80089c6:	bd70      	pop	{r4, r5, r6, pc}
 80089c8:	220c      	movs	r2, #12
 80089ca:	6002      	str	r2, [r0, #0]
 80089cc:	2600      	movs	r6, #0
 80089ce:	e7f9      	b.n	80089c4 <_calloc_r+0x12>
 80089d0:	462a      	mov	r2, r5
 80089d2:	4621      	mov	r1, r4
 80089d4:	f7fd fd0d 	bl	80063f2 <memset>
 80089d8:	e7f4      	b.n	80089c4 <_calloc_r+0x12>

080089da <_realloc_r>:
 80089da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089de:	4607      	mov	r7, r0
 80089e0:	4614      	mov	r4, r2
 80089e2:	460d      	mov	r5, r1
 80089e4:	b921      	cbnz	r1, 80089f0 <_realloc_r+0x16>
 80089e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089ea:	4611      	mov	r1, r2
 80089ec:	f7ff b846 	b.w	8007a7c <_malloc_r>
 80089f0:	b92a      	cbnz	r2, 80089fe <_realloc_r+0x24>
 80089f2:	f7fe fc95 	bl	8007320 <_free_r>
 80089f6:	4625      	mov	r5, r4
 80089f8:	4628      	mov	r0, r5
 80089fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089fe:	f000 fa33 	bl	8008e68 <_malloc_usable_size_r>
 8008a02:	4284      	cmp	r4, r0
 8008a04:	4606      	mov	r6, r0
 8008a06:	d802      	bhi.n	8008a0e <_realloc_r+0x34>
 8008a08:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a0c:	d8f4      	bhi.n	80089f8 <_realloc_r+0x1e>
 8008a0e:	4621      	mov	r1, r4
 8008a10:	4638      	mov	r0, r7
 8008a12:	f7ff f833 	bl	8007a7c <_malloc_r>
 8008a16:	4680      	mov	r8, r0
 8008a18:	b908      	cbnz	r0, 8008a1e <_realloc_r+0x44>
 8008a1a:	4645      	mov	r5, r8
 8008a1c:	e7ec      	b.n	80089f8 <_realloc_r+0x1e>
 8008a1e:	42b4      	cmp	r4, r6
 8008a20:	4622      	mov	r2, r4
 8008a22:	4629      	mov	r1, r5
 8008a24:	bf28      	it	cs
 8008a26:	4632      	movcs	r2, r6
 8008a28:	f7fd fdeb 	bl	8006602 <memcpy>
 8008a2c:	4629      	mov	r1, r5
 8008a2e:	4638      	mov	r0, r7
 8008a30:	f7fe fc76 	bl	8007320 <_free_r>
 8008a34:	e7f1      	b.n	8008a1a <_realloc_r+0x40>

08008a36 <__sfputc_r>:
 8008a36:	6893      	ldr	r3, [r2, #8]
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	b410      	push	{r4}
 8008a3e:	6093      	str	r3, [r2, #8]
 8008a40:	da08      	bge.n	8008a54 <__sfputc_r+0x1e>
 8008a42:	6994      	ldr	r4, [r2, #24]
 8008a44:	42a3      	cmp	r3, r4
 8008a46:	db01      	blt.n	8008a4c <__sfputc_r+0x16>
 8008a48:	290a      	cmp	r1, #10
 8008a4a:	d103      	bne.n	8008a54 <__sfputc_r+0x1e>
 8008a4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a50:	f000 b932 	b.w	8008cb8 <__swbuf_r>
 8008a54:	6813      	ldr	r3, [r2, #0]
 8008a56:	1c58      	adds	r0, r3, #1
 8008a58:	6010      	str	r0, [r2, #0]
 8008a5a:	7019      	strb	r1, [r3, #0]
 8008a5c:	4608      	mov	r0, r1
 8008a5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a62:	4770      	bx	lr

08008a64 <__sfputs_r>:
 8008a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a66:	4606      	mov	r6, r0
 8008a68:	460f      	mov	r7, r1
 8008a6a:	4614      	mov	r4, r2
 8008a6c:	18d5      	adds	r5, r2, r3
 8008a6e:	42ac      	cmp	r4, r5
 8008a70:	d101      	bne.n	8008a76 <__sfputs_r+0x12>
 8008a72:	2000      	movs	r0, #0
 8008a74:	e007      	b.n	8008a86 <__sfputs_r+0x22>
 8008a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a7a:	463a      	mov	r2, r7
 8008a7c:	4630      	mov	r0, r6
 8008a7e:	f7ff ffda 	bl	8008a36 <__sfputc_r>
 8008a82:	1c43      	adds	r3, r0, #1
 8008a84:	d1f3      	bne.n	8008a6e <__sfputs_r+0xa>
 8008a86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a88 <_vfiprintf_r>:
 8008a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a8c:	460d      	mov	r5, r1
 8008a8e:	b09d      	sub	sp, #116	@ 0x74
 8008a90:	4614      	mov	r4, r2
 8008a92:	4698      	mov	r8, r3
 8008a94:	4606      	mov	r6, r0
 8008a96:	b118      	cbz	r0, 8008aa0 <_vfiprintf_r+0x18>
 8008a98:	6a03      	ldr	r3, [r0, #32]
 8008a9a:	b90b      	cbnz	r3, 8008aa0 <_vfiprintf_r+0x18>
 8008a9c:	f7fd fc0e 	bl	80062bc <__sinit>
 8008aa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008aa2:	07d9      	lsls	r1, r3, #31
 8008aa4:	d405      	bmi.n	8008ab2 <_vfiprintf_r+0x2a>
 8008aa6:	89ab      	ldrh	r3, [r5, #12]
 8008aa8:	059a      	lsls	r2, r3, #22
 8008aaa:	d402      	bmi.n	8008ab2 <_vfiprintf_r+0x2a>
 8008aac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008aae:	f7fd fd9e 	bl	80065ee <__retarget_lock_acquire_recursive>
 8008ab2:	89ab      	ldrh	r3, [r5, #12]
 8008ab4:	071b      	lsls	r3, r3, #28
 8008ab6:	d501      	bpl.n	8008abc <_vfiprintf_r+0x34>
 8008ab8:	692b      	ldr	r3, [r5, #16]
 8008aba:	b99b      	cbnz	r3, 8008ae4 <_vfiprintf_r+0x5c>
 8008abc:	4629      	mov	r1, r5
 8008abe:	4630      	mov	r0, r6
 8008ac0:	f000 f938 	bl	8008d34 <__swsetup_r>
 8008ac4:	b170      	cbz	r0, 8008ae4 <_vfiprintf_r+0x5c>
 8008ac6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ac8:	07dc      	lsls	r4, r3, #31
 8008aca:	d504      	bpl.n	8008ad6 <_vfiprintf_r+0x4e>
 8008acc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad0:	b01d      	add	sp, #116	@ 0x74
 8008ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ad6:	89ab      	ldrh	r3, [r5, #12]
 8008ad8:	0598      	lsls	r0, r3, #22
 8008ada:	d4f7      	bmi.n	8008acc <_vfiprintf_r+0x44>
 8008adc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ade:	f7fd fd87 	bl	80065f0 <__retarget_lock_release_recursive>
 8008ae2:	e7f3      	b.n	8008acc <_vfiprintf_r+0x44>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ae8:	2320      	movs	r3, #32
 8008aea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008aee:	f8cd 800c 	str.w	r8, [sp, #12]
 8008af2:	2330      	movs	r3, #48	@ 0x30
 8008af4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ca4 <_vfiprintf_r+0x21c>
 8008af8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008afc:	f04f 0901 	mov.w	r9, #1
 8008b00:	4623      	mov	r3, r4
 8008b02:	469a      	mov	sl, r3
 8008b04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b08:	b10a      	cbz	r2, 8008b0e <_vfiprintf_r+0x86>
 8008b0a:	2a25      	cmp	r2, #37	@ 0x25
 8008b0c:	d1f9      	bne.n	8008b02 <_vfiprintf_r+0x7a>
 8008b0e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b12:	d00b      	beq.n	8008b2c <_vfiprintf_r+0xa4>
 8008b14:	465b      	mov	r3, fp
 8008b16:	4622      	mov	r2, r4
 8008b18:	4629      	mov	r1, r5
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	f7ff ffa2 	bl	8008a64 <__sfputs_r>
 8008b20:	3001      	adds	r0, #1
 8008b22:	f000 80a7 	beq.w	8008c74 <_vfiprintf_r+0x1ec>
 8008b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b28:	445a      	add	r2, fp
 8008b2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 809f 	beq.w	8008c74 <_vfiprintf_r+0x1ec>
 8008b36:	2300      	movs	r3, #0
 8008b38:	f04f 32ff 	mov.w	r2, #4294967295
 8008b3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b40:	f10a 0a01 	add.w	sl, sl, #1
 8008b44:	9304      	str	r3, [sp, #16]
 8008b46:	9307      	str	r3, [sp, #28]
 8008b48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b4e:	4654      	mov	r4, sl
 8008b50:	2205      	movs	r2, #5
 8008b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b56:	4853      	ldr	r0, [pc, #332]	@ (8008ca4 <_vfiprintf_r+0x21c>)
 8008b58:	f7f7 fb42 	bl	80001e0 <memchr>
 8008b5c:	9a04      	ldr	r2, [sp, #16]
 8008b5e:	b9d8      	cbnz	r0, 8008b98 <_vfiprintf_r+0x110>
 8008b60:	06d1      	lsls	r1, r2, #27
 8008b62:	bf44      	itt	mi
 8008b64:	2320      	movmi	r3, #32
 8008b66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b6a:	0713      	lsls	r3, r2, #28
 8008b6c:	bf44      	itt	mi
 8008b6e:	232b      	movmi	r3, #43	@ 0x2b
 8008b70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b74:	f89a 3000 	ldrb.w	r3, [sl]
 8008b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b7a:	d015      	beq.n	8008ba8 <_vfiprintf_r+0x120>
 8008b7c:	9a07      	ldr	r2, [sp, #28]
 8008b7e:	4654      	mov	r4, sl
 8008b80:	2000      	movs	r0, #0
 8008b82:	f04f 0c0a 	mov.w	ip, #10
 8008b86:	4621      	mov	r1, r4
 8008b88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b8c:	3b30      	subs	r3, #48	@ 0x30
 8008b8e:	2b09      	cmp	r3, #9
 8008b90:	d94b      	bls.n	8008c2a <_vfiprintf_r+0x1a2>
 8008b92:	b1b0      	cbz	r0, 8008bc2 <_vfiprintf_r+0x13a>
 8008b94:	9207      	str	r2, [sp, #28]
 8008b96:	e014      	b.n	8008bc2 <_vfiprintf_r+0x13a>
 8008b98:	eba0 0308 	sub.w	r3, r0, r8
 8008b9c:	fa09 f303 	lsl.w	r3, r9, r3
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	9304      	str	r3, [sp, #16]
 8008ba4:	46a2      	mov	sl, r4
 8008ba6:	e7d2      	b.n	8008b4e <_vfiprintf_r+0xc6>
 8008ba8:	9b03      	ldr	r3, [sp, #12]
 8008baa:	1d19      	adds	r1, r3, #4
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	9103      	str	r1, [sp, #12]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	bfbb      	ittet	lt
 8008bb4:	425b      	neglt	r3, r3
 8008bb6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bba:	9307      	strge	r3, [sp, #28]
 8008bbc:	9307      	strlt	r3, [sp, #28]
 8008bbe:	bfb8      	it	lt
 8008bc0:	9204      	strlt	r2, [sp, #16]
 8008bc2:	7823      	ldrb	r3, [r4, #0]
 8008bc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bc6:	d10a      	bne.n	8008bde <_vfiprintf_r+0x156>
 8008bc8:	7863      	ldrb	r3, [r4, #1]
 8008bca:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bcc:	d132      	bne.n	8008c34 <_vfiprintf_r+0x1ac>
 8008bce:	9b03      	ldr	r3, [sp, #12]
 8008bd0:	1d1a      	adds	r2, r3, #4
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	9203      	str	r2, [sp, #12]
 8008bd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008bda:	3402      	adds	r4, #2
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008cb4 <_vfiprintf_r+0x22c>
 8008be2:	7821      	ldrb	r1, [r4, #0]
 8008be4:	2203      	movs	r2, #3
 8008be6:	4650      	mov	r0, sl
 8008be8:	f7f7 fafa 	bl	80001e0 <memchr>
 8008bec:	b138      	cbz	r0, 8008bfe <_vfiprintf_r+0x176>
 8008bee:	9b04      	ldr	r3, [sp, #16]
 8008bf0:	eba0 000a 	sub.w	r0, r0, sl
 8008bf4:	2240      	movs	r2, #64	@ 0x40
 8008bf6:	4082      	lsls	r2, r0
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	3401      	adds	r4, #1
 8008bfc:	9304      	str	r3, [sp, #16]
 8008bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c02:	4829      	ldr	r0, [pc, #164]	@ (8008ca8 <_vfiprintf_r+0x220>)
 8008c04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008c08:	2206      	movs	r2, #6
 8008c0a:	f7f7 fae9 	bl	80001e0 <memchr>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d03f      	beq.n	8008c92 <_vfiprintf_r+0x20a>
 8008c12:	4b26      	ldr	r3, [pc, #152]	@ (8008cac <_vfiprintf_r+0x224>)
 8008c14:	bb1b      	cbnz	r3, 8008c5e <_vfiprintf_r+0x1d6>
 8008c16:	9b03      	ldr	r3, [sp, #12]
 8008c18:	3307      	adds	r3, #7
 8008c1a:	f023 0307 	bic.w	r3, r3, #7
 8008c1e:	3308      	adds	r3, #8
 8008c20:	9303      	str	r3, [sp, #12]
 8008c22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c24:	443b      	add	r3, r7
 8008c26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c28:	e76a      	b.n	8008b00 <_vfiprintf_r+0x78>
 8008c2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c2e:	460c      	mov	r4, r1
 8008c30:	2001      	movs	r0, #1
 8008c32:	e7a8      	b.n	8008b86 <_vfiprintf_r+0xfe>
 8008c34:	2300      	movs	r3, #0
 8008c36:	3401      	adds	r4, #1
 8008c38:	9305      	str	r3, [sp, #20]
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	f04f 0c0a 	mov.w	ip, #10
 8008c40:	4620      	mov	r0, r4
 8008c42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c46:	3a30      	subs	r2, #48	@ 0x30
 8008c48:	2a09      	cmp	r2, #9
 8008c4a:	d903      	bls.n	8008c54 <_vfiprintf_r+0x1cc>
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d0c6      	beq.n	8008bde <_vfiprintf_r+0x156>
 8008c50:	9105      	str	r1, [sp, #20]
 8008c52:	e7c4      	b.n	8008bde <_vfiprintf_r+0x156>
 8008c54:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c58:	4604      	mov	r4, r0
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	e7f0      	b.n	8008c40 <_vfiprintf_r+0x1b8>
 8008c5e:	ab03      	add	r3, sp, #12
 8008c60:	9300      	str	r3, [sp, #0]
 8008c62:	462a      	mov	r2, r5
 8008c64:	4b12      	ldr	r3, [pc, #72]	@ (8008cb0 <_vfiprintf_r+0x228>)
 8008c66:	a904      	add	r1, sp, #16
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f7fc fee5 	bl	8005a38 <_printf_float>
 8008c6e:	4607      	mov	r7, r0
 8008c70:	1c78      	adds	r0, r7, #1
 8008c72:	d1d6      	bne.n	8008c22 <_vfiprintf_r+0x19a>
 8008c74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c76:	07d9      	lsls	r1, r3, #31
 8008c78:	d405      	bmi.n	8008c86 <_vfiprintf_r+0x1fe>
 8008c7a:	89ab      	ldrh	r3, [r5, #12]
 8008c7c:	059a      	lsls	r2, r3, #22
 8008c7e:	d402      	bmi.n	8008c86 <_vfiprintf_r+0x1fe>
 8008c80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c82:	f7fd fcb5 	bl	80065f0 <__retarget_lock_release_recursive>
 8008c86:	89ab      	ldrh	r3, [r5, #12]
 8008c88:	065b      	lsls	r3, r3, #25
 8008c8a:	f53f af1f 	bmi.w	8008acc <_vfiprintf_r+0x44>
 8008c8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c90:	e71e      	b.n	8008ad0 <_vfiprintf_r+0x48>
 8008c92:	ab03      	add	r3, sp, #12
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	462a      	mov	r2, r5
 8008c98:	4b05      	ldr	r3, [pc, #20]	@ (8008cb0 <_vfiprintf_r+0x228>)
 8008c9a:	a904      	add	r1, sp, #16
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	f7fd f963 	bl	8005f68 <_printf_i>
 8008ca2:	e7e4      	b.n	8008c6e <_vfiprintf_r+0x1e6>
 8008ca4:	0800941f 	.word	0x0800941f
 8008ca8:	08009429 	.word	0x08009429
 8008cac:	08005a39 	.word	0x08005a39
 8008cb0:	08008a65 	.word	0x08008a65
 8008cb4:	08009425 	.word	0x08009425

08008cb8 <__swbuf_r>:
 8008cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cba:	460e      	mov	r6, r1
 8008cbc:	4614      	mov	r4, r2
 8008cbe:	4605      	mov	r5, r0
 8008cc0:	b118      	cbz	r0, 8008cca <__swbuf_r+0x12>
 8008cc2:	6a03      	ldr	r3, [r0, #32]
 8008cc4:	b90b      	cbnz	r3, 8008cca <__swbuf_r+0x12>
 8008cc6:	f7fd faf9 	bl	80062bc <__sinit>
 8008cca:	69a3      	ldr	r3, [r4, #24]
 8008ccc:	60a3      	str	r3, [r4, #8]
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	071a      	lsls	r2, r3, #28
 8008cd2:	d501      	bpl.n	8008cd8 <__swbuf_r+0x20>
 8008cd4:	6923      	ldr	r3, [r4, #16]
 8008cd6:	b943      	cbnz	r3, 8008cea <__swbuf_r+0x32>
 8008cd8:	4621      	mov	r1, r4
 8008cda:	4628      	mov	r0, r5
 8008cdc:	f000 f82a 	bl	8008d34 <__swsetup_r>
 8008ce0:	b118      	cbz	r0, 8008cea <__swbuf_r+0x32>
 8008ce2:	f04f 37ff 	mov.w	r7, #4294967295
 8008ce6:	4638      	mov	r0, r7
 8008ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cea:	6823      	ldr	r3, [r4, #0]
 8008cec:	6922      	ldr	r2, [r4, #16]
 8008cee:	1a98      	subs	r0, r3, r2
 8008cf0:	6963      	ldr	r3, [r4, #20]
 8008cf2:	b2f6      	uxtb	r6, r6
 8008cf4:	4283      	cmp	r3, r0
 8008cf6:	4637      	mov	r7, r6
 8008cf8:	dc05      	bgt.n	8008d06 <__swbuf_r+0x4e>
 8008cfa:	4621      	mov	r1, r4
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	f7ff fded 	bl	80088dc <_fflush_r>
 8008d02:	2800      	cmp	r0, #0
 8008d04:	d1ed      	bne.n	8008ce2 <__swbuf_r+0x2a>
 8008d06:	68a3      	ldr	r3, [r4, #8]
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	60a3      	str	r3, [r4, #8]
 8008d0c:	6823      	ldr	r3, [r4, #0]
 8008d0e:	1c5a      	adds	r2, r3, #1
 8008d10:	6022      	str	r2, [r4, #0]
 8008d12:	701e      	strb	r6, [r3, #0]
 8008d14:	6962      	ldr	r2, [r4, #20]
 8008d16:	1c43      	adds	r3, r0, #1
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	d004      	beq.n	8008d26 <__swbuf_r+0x6e>
 8008d1c:	89a3      	ldrh	r3, [r4, #12]
 8008d1e:	07db      	lsls	r3, r3, #31
 8008d20:	d5e1      	bpl.n	8008ce6 <__swbuf_r+0x2e>
 8008d22:	2e0a      	cmp	r6, #10
 8008d24:	d1df      	bne.n	8008ce6 <__swbuf_r+0x2e>
 8008d26:	4621      	mov	r1, r4
 8008d28:	4628      	mov	r0, r5
 8008d2a:	f7ff fdd7 	bl	80088dc <_fflush_r>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	d0d9      	beq.n	8008ce6 <__swbuf_r+0x2e>
 8008d32:	e7d6      	b.n	8008ce2 <__swbuf_r+0x2a>

08008d34 <__swsetup_r>:
 8008d34:	b538      	push	{r3, r4, r5, lr}
 8008d36:	4b29      	ldr	r3, [pc, #164]	@ (8008ddc <__swsetup_r+0xa8>)
 8008d38:	4605      	mov	r5, r0
 8008d3a:	6818      	ldr	r0, [r3, #0]
 8008d3c:	460c      	mov	r4, r1
 8008d3e:	b118      	cbz	r0, 8008d48 <__swsetup_r+0x14>
 8008d40:	6a03      	ldr	r3, [r0, #32]
 8008d42:	b90b      	cbnz	r3, 8008d48 <__swsetup_r+0x14>
 8008d44:	f7fd faba 	bl	80062bc <__sinit>
 8008d48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d4c:	0719      	lsls	r1, r3, #28
 8008d4e:	d422      	bmi.n	8008d96 <__swsetup_r+0x62>
 8008d50:	06da      	lsls	r2, r3, #27
 8008d52:	d407      	bmi.n	8008d64 <__swsetup_r+0x30>
 8008d54:	2209      	movs	r2, #9
 8008d56:	602a      	str	r2, [r5, #0]
 8008d58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d5c:	81a3      	strh	r3, [r4, #12]
 8008d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d62:	e033      	b.n	8008dcc <__swsetup_r+0x98>
 8008d64:	0758      	lsls	r0, r3, #29
 8008d66:	d512      	bpl.n	8008d8e <__swsetup_r+0x5a>
 8008d68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d6a:	b141      	cbz	r1, 8008d7e <__swsetup_r+0x4a>
 8008d6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d70:	4299      	cmp	r1, r3
 8008d72:	d002      	beq.n	8008d7a <__swsetup_r+0x46>
 8008d74:	4628      	mov	r0, r5
 8008d76:	f7fe fad3 	bl	8007320 <_free_r>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d7e:	89a3      	ldrh	r3, [r4, #12]
 8008d80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d84:	81a3      	strh	r3, [r4, #12]
 8008d86:	2300      	movs	r3, #0
 8008d88:	6063      	str	r3, [r4, #4]
 8008d8a:	6923      	ldr	r3, [r4, #16]
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	f043 0308 	orr.w	r3, r3, #8
 8008d94:	81a3      	strh	r3, [r4, #12]
 8008d96:	6923      	ldr	r3, [r4, #16]
 8008d98:	b94b      	cbnz	r3, 8008dae <__swsetup_r+0x7a>
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008da0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008da4:	d003      	beq.n	8008dae <__swsetup_r+0x7a>
 8008da6:	4621      	mov	r1, r4
 8008da8:	4628      	mov	r0, r5
 8008daa:	f000 f88b 	bl	8008ec4 <__smakebuf_r>
 8008dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008db2:	f013 0201 	ands.w	r2, r3, #1
 8008db6:	d00a      	beq.n	8008dce <__swsetup_r+0x9a>
 8008db8:	2200      	movs	r2, #0
 8008dba:	60a2      	str	r2, [r4, #8]
 8008dbc:	6962      	ldr	r2, [r4, #20]
 8008dbe:	4252      	negs	r2, r2
 8008dc0:	61a2      	str	r2, [r4, #24]
 8008dc2:	6922      	ldr	r2, [r4, #16]
 8008dc4:	b942      	cbnz	r2, 8008dd8 <__swsetup_r+0xa4>
 8008dc6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008dca:	d1c5      	bne.n	8008d58 <__swsetup_r+0x24>
 8008dcc:	bd38      	pop	{r3, r4, r5, pc}
 8008dce:	0799      	lsls	r1, r3, #30
 8008dd0:	bf58      	it	pl
 8008dd2:	6962      	ldrpl	r2, [r4, #20]
 8008dd4:	60a2      	str	r2, [r4, #8]
 8008dd6:	e7f4      	b.n	8008dc2 <__swsetup_r+0x8e>
 8008dd8:	2000      	movs	r0, #0
 8008dda:	e7f7      	b.n	8008dcc <__swsetup_r+0x98>
 8008ddc:	20000188 	.word	0x20000188

08008de0 <_raise_r>:
 8008de0:	291f      	cmp	r1, #31
 8008de2:	b538      	push	{r3, r4, r5, lr}
 8008de4:	4605      	mov	r5, r0
 8008de6:	460c      	mov	r4, r1
 8008de8:	d904      	bls.n	8008df4 <_raise_r+0x14>
 8008dea:	2316      	movs	r3, #22
 8008dec:	6003      	str	r3, [r0, #0]
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295
 8008df2:	bd38      	pop	{r3, r4, r5, pc}
 8008df4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008df6:	b112      	cbz	r2, 8008dfe <_raise_r+0x1e>
 8008df8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008dfc:	b94b      	cbnz	r3, 8008e12 <_raise_r+0x32>
 8008dfe:	4628      	mov	r0, r5
 8008e00:	f000 f830 	bl	8008e64 <_getpid_r>
 8008e04:	4622      	mov	r2, r4
 8008e06:	4601      	mov	r1, r0
 8008e08:	4628      	mov	r0, r5
 8008e0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e0e:	f000 b817 	b.w	8008e40 <_kill_r>
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d00a      	beq.n	8008e2c <_raise_r+0x4c>
 8008e16:	1c59      	adds	r1, r3, #1
 8008e18:	d103      	bne.n	8008e22 <_raise_r+0x42>
 8008e1a:	2316      	movs	r3, #22
 8008e1c:	6003      	str	r3, [r0, #0]
 8008e1e:	2001      	movs	r0, #1
 8008e20:	e7e7      	b.n	8008df2 <_raise_r+0x12>
 8008e22:	2100      	movs	r1, #0
 8008e24:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008e28:	4620      	mov	r0, r4
 8008e2a:	4798      	blx	r3
 8008e2c:	2000      	movs	r0, #0
 8008e2e:	e7e0      	b.n	8008df2 <_raise_r+0x12>

08008e30 <raise>:
 8008e30:	4b02      	ldr	r3, [pc, #8]	@ (8008e3c <raise+0xc>)
 8008e32:	4601      	mov	r1, r0
 8008e34:	6818      	ldr	r0, [r3, #0]
 8008e36:	f7ff bfd3 	b.w	8008de0 <_raise_r>
 8008e3a:	bf00      	nop
 8008e3c:	20000188 	.word	0x20000188

08008e40 <_kill_r>:
 8008e40:	b538      	push	{r3, r4, r5, lr}
 8008e42:	4d07      	ldr	r5, [pc, #28]	@ (8008e60 <_kill_r+0x20>)
 8008e44:	2300      	movs	r3, #0
 8008e46:	4604      	mov	r4, r0
 8008e48:	4608      	mov	r0, r1
 8008e4a:	4611      	mov	r1, r2
 8008e4c:	602b      	str	r3, [r5, #0]
 8008e4e:	f7f9 fa3d 	bl	80022cc <_kill>
 8008e52:	1c43      	adds	r3, r0, #1
 8008e54:	d102      	bne.n	8008e5c <_kill_r+0x1c>
 8008e56:	682b      	ldr	r3, [r5, #0]
 8008e58:	b103      	cbz	r3, 8008e5c <_kill_r+0x1c>
 8008e5a:	6023      	str	r3, [r4, #0]
 8008e5c:	bd38      	pop	{r3, r4, r5, pc}
 8008e5e:	bf00      	nop
 8008e60:	20000994 	.word	0x20000994

08008e64 <_getpid_r>:
 8008e64:	f7f9 ba2a 	b.w	80022bc <_getpid>

08008e68 <_malloc_usable_size_r>:
 8008e68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e6c:	1f18      	subs	r0, r3, #4
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	bfbc      	itt	lt
 8008e72:	580b      	ldrlt	r3, [r1, r0]
 8008e74:	18c0      	addlt	r0, r0, r3
 8008e76:	4770      	bx	lr

08008e78 <__swhatbuf_r>:
 8008e78:	b570      	push	{r4, r5, r6, lr}
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e80:	2900      	cmp	r1, #0
 8008e82:	b096      	sub	sp, #88	@ 0x58
 8008e84:	4615      	mov	r5, r2
 8008e86:	461e      	mov	r6, r3
 8008e88:	da0d      	bge.n	8008ea6 <__swhatbuf_r+0x2e>
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e90:	f04f 0100 	mov.w	r1, #0
 8008e94:	bf14      	ite	ne
 8008e96:	2340      	movne	r3, #64	@ 0x40
 8008e98:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e9c:	2000      	movs	r0, #0
 8008e9e:	6031      	str	r1, [r6, #0]
 8008ea0:	602b      	str	r3, [r5, #0]
 8008ea2:	b016      	add	sp, #88	@ 0x58
 8008ea4:	bd70      	pop	{r4, r5, r6, pc}
 8008ea6:	466a      	mov	r2, sp
 8008ea8:	f000 f848 	bl	8008f3c <_fstat_r>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	dbec      	blt.n	8008e8a <__swhatbuf_r+0x12>
 8008eb0:	9901      	ldr	r1, [sp, #4]
 8008eb2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008eb6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008eba:	4259      	negs	r1, r3
 8008ebc:	4159      	adcs	r1, r3
 8008ebe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ec2:	e7eb      	b.n	8008e9c <__swhatbuf_r+0x24>

08008ec4 <__smakebuf_r>:
 8008ec4:	898b      	ldrh	r3, [r1, #12]
 8008ec6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ec8:	079d      	lsls	r5, r3, #30
 8008eca:	4606      	mov	r6, r0
 8008ecc:	460c      	mov	r4, r1
 8008ece:	d507      	bpl.n	8008ee0 <__smakebuf_r+0x1c>
 8008ed0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ed4:	6023      	str	r3, [r4, #0]
 8008ed6:	6123      	str	r3, [r4, #16]
 8008ed8:	2301      	movs	r3, #1
 8008eda:	6163      	str	r3, [r4, #20]
 8008edc:	b003      	add	sp, #12
 8008ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ee0:	ab01      	add	r3, sp, #4
 8008ee2:	466a      	mov	r2, sp
 8008ee4:	f7ff ffc8 	bl	8008e78 <__swhatbuf_r>
 8008ee8:	9f00      	ldr	r7, [sp, #0]
 8008eea:	4605      	mov	r5, r0
 8008eec:	4639      	mov	r1, r7
 8008eee:	4630      	mov	r0, r6
 8008ef0:	f7fe fdc4 	bl	8007a7c <_malloc_r>
 8008ef4:	b948      	cbnz	r0, 8008f0a <__smakebuf_r+0x46>
 8008ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008efa:	059a      	lsls	r2, r3, #22
 8008efc:	d4ee      	bmi.n	8008edc <__smakebuf_r+0x18>
 8008efe:	f023 0303 	bic.w	r3, r3, #3
 8008f02:	f043 0302 	orr.w	r3, r3, #2
 8008f06:	81a3      	strh	r3, [r4, #12]
 8008f08:	e7e2      	b.n	8008ed0 <__smakebuf_r+0xc>
 8008f0a:	89a3      	ldrh	r3, [r4, #12]
 8008f0c:	6020      	str	r0, [r4, #0]
 8008f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f12:	81a3      	strh	r3, [r4, #12]
 8008f14:	9b01      	ldr	r3, [sp, #4]
 8008f16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f1a:	b15b      	cbz	r3, 8008f34 <__smakebuf_r+0x70>
 8008f1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f20:	4630      	mov	r0, r6
 8008f22:	f000 f81d 	bl	8008f60 <_isatty_r>
 8008f26:	b128      	cbz	r0, 8008f34 <__smakebuf_r+0x70>
 8008f28:	89a3      	ldrh	r3, [r4, #12]
 8008f2a:	f023 0303 	bic.w	r3, r3, #3
 8008f2e:	f043 0301 	orr.w	r3, r3, #1
 8008f32:	81a3      	strh	r3, [r4, #12]
 8008f34:	89a3      	ldrh	r3, [r4, #12]
 8008f36:	431d      	orrs	r5, r3
 8008f38:	81a5      	strh	r5, [r4, #12]
 8008f3a:	e7cf      	b.n	8008edc <__smakebuf_r+0x18>

08008f3c <_fstat_r>:
 8008f3c:	b538      	push	{r3, r4, r5, lr}
 8008f3e:	4d07      	ldr	r5, [pc, #28]	@ (8008f5c <_fstat_r+0x20>)
 8008f40:	2300      	movs	r3, #0
 8008f42:	4604      	mov	r4, r0
 8008f44:	4608      	mov	r0, r1
 8008f46:	4611      	mov	r1, r2
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	f7f9 fa1f 	bl	800238c <_fstat>
 8008f4e:	1c43      	adds	r3, r0, #1
 8008f50:	d102      	bne.n	8008f58 <_fstat_r+0x1c>
 8008f52:	682b      	ldr	r3, [r5, #0]
 8008f54:	b103      	cbz	r3, 8008f58 <_fstat_r+0x1c>
 8008f56:	6023      	str	r3, [r4, #0]
 8008f58:	bd38      	pop	{r3, r4, r5, pc}
 8008f5a:	bf00      	nop
 8008f5c:	20000994 	.word	0x20000994

08008f60 <_isatty_r>:
 8008f60:	b538      	push	{r3, r4, r5, lr}
 8008f62:	4d06      	ldr	r5, [pc, #24]	@ (8008f7c <_isatty_r+0x1c>)
 8008f64:	2300      	movs	r3, #0
 8008f66:	4604      	mov	r4, r0
 8008f68:	4608      	mov	r0, r1
 8008f6a:	602b      	str	r3, [r5, #0]
 8008f6c:	f7f9 fa1e 	bl	80023ac <_isatty>
 8008f70:	1c43      	adds	r3, r0, #1
 8008f72:	d102      	bne.n	8008f7a <_isatty_r+0x1a>
 8008f74:	682b      	ldr	r3, [r5, #0]
 8008f76:	b103      	cbz	r3, 8008f7a <_isatty_r+0x1a>
 8008f78:	6023      	str	r3, [r4, #0]
 8008f7a:	bd38      	pop	{r3, r4, r5, pc}
 8008f7c:	20000994 	.word	0x20000994

08008f80 <_init>:
 8008f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f82:	bf00      	nop
 8008f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f86:	bc08      	pop	{r3}
 8008f88:	469e      	mov	lr, r3
 8008f8a:	4770      	bx	lr

08008f8c <_fini>:
 8008f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8e:	bf00      	nop
 8008f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f92:	bc08      	pop	{r3}
 8008f94:	469e      	mov	lr, r3
 8008f96:	4770      	bx	lr
