{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568044455945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568044455950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 01:54:15 2019 " "Processing started: Tue Sep 10 01:54:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568044455950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044455950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Bal -c DE10_Nano_Bal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044455950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568044458309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568044458309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pid.sv(32) " "Verilog HDL information at pid.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "IP/pid/pid.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/pid.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568044470533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pid/pid.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/pid/pid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pid " "Found entity 1: pid" {  } { { "IP/pid/pid.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/pid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "obstacle_avoider.sv(33) " "Verilog HDL information at obstacle_avoider.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "IP/obstacle_avoider/obstacle_avoider.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/obstacle_avoider/obstacle_avoider.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568044470544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/obstacle_avoider/obstacle_avoider.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/obstacle_avoider/obstacle_avoider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle_avoider " "Found entity 1: obstacle_avoider" {  } { { "IP/obstacle_avoider/obstacle_avoider.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/obstacle_avoider/obstacle_avoider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ir_sensor/direction_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ir_sensor/direction_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 direction_controller " "Found entity 1: direction_controller" {  } { { "IP/IR_SENSOR/direction_controller.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/IR_SENSOR/direction_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ledsarray.sv(28) " "Verilog HDL information at ledsarray.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "IP/IR_SENSOR/ledsarray.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/IR_SENSOR/ledsarray.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568044470564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ir_sensor/ledsarray.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ir_sensor/ledsarray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ledsarray " "Found entity 1: ledsarray" {  } { { "IP/IR_SENSOR/ledsarray.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/IR_SENSOR/ledsarray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ir_sensor/direction_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ir_sensor/direction_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 direction_control " "Found entity 1: direction_control" {  } { { "IP/IR_SENSOR/direction_control.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/IR_SENSOR/direction_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILTER " "Found entity 1: FILTER" {  } { { "FILTER.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/FILTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_bal.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_bal.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Nano_Bal " "Found entity 1: DE10_Nano_Bal" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "Qsys/synthesis/Qsys.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "Qsys/synthesis/submodules/Qsys_irq_mapper.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3 " "Found entity 1: Qsys_mm_interconnect_3" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_2_avalon_st_adapter" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3_rsp_mux " "Found entity 1: Qsys_mm_interconnect_3_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470668 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3_rsp_demux " "Found entity 1: Qsys_mm_interconnect_3_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_rsp_demux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3_cmd_mux " "Found entity 1: Qsys_mm_interconnect_3_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3_cmd_demux " "Found entity 1: Qsys_mm_interconnect_3_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470701 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_3_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470723 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_3_router_001 " "Found entity 2: Qsys_mm_interconnect_3_router_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_3_router_default_decode " "Found entity 1: Qsys_mm_interconnect_3_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470732 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_3_router " "Found entity 2: Qsys_mm_interconnect_3_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2 " "Found entity 1: Qsys_mm_interconnect_2" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_2_rsp_mux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_mux " "Found entity 1: Qsys_mm_interconnect_2_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_demux_007 " "Found entity 1: Qsys_mm_interconnect_2_rsp_demux_007" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_007.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_demux_003 " "Found entity 1: Qsys_mm_interconnect_2_rsp_demux_003" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_003.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_rsp_demux " "Found entity 1: Qsys_mm_interconnect_2_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_cmd_mux_007 " "Found entity 1: Qsys_mm_interconnect_2_cmd_mux_007" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux_007.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_cmd_mux " "Found entity 1: Qsys_mm_interconnect_2_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_2_cmd_demux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_cmd_demux " "Found entity 1: Qsys_mm_interconnect_2_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_009.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_009.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_router_009_default_decode " "Found entity 1: Qsys_mm_interconnect_2_router_009_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470876 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_2_router_009 " "Found entity 2: Qsys_mm_interconnect_2_router_009" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_2_router_002_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470885 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_2_router_002 " "Found entity 2: Qsys_mm_interconnect_2_router_002" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_2_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470894 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_2_router_001 " "Found entity 2: Qsys_mm_interconnect_2_router_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568044470899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_2_router_default_decode " "Found entity 1: Qsys_mm_interconnect_2_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470904 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_2_router " "Found entity 2: Qsys_mm_interconnect_2_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "Qsys/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "Qsys/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Qsys/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_uart_bt.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_uart_bt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_uart_bt " "Found entity 1: Qsys_uart_bt" {  } { { "Qsys/synthesis/submodules/Qsys_uart_bt.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_uart_bt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer_0 " "Found entity 1: Qsys_timer_0" {  } { { "Qsys/synthesis/submodules/Qsys_timer_0.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "Qsys/synthesis/submodules/Qsys_sysid_qsys.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "Qsys/synthesis/submodules/Qsys_sw.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/sonic_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/sonic_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic_distance " "Found entity 1: sonic_distance" {  } { { "Qsys/synthesis/submodules/sonic_distance.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/sonic_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044470992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044470992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_pll_0 " "Found entity 1: Qsys_pll_0" {  } { { "Qsys/synthesis/submodules/Qsys_pll_0.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_onchip_memory2_0 " "Found entity 1: Qsys_onchip_memory2_0" {  } { { "Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0 " "Found entity 1: Qsys_nios2_gen2_0" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_0_cpu_ic_data_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_0_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_0_cpu_bht_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_0_cpu_dc_data_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_0_cpu " "Found entity 27: Qsys_nios2_gen2_0_cpu" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_0_cpu_mult_cell" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_0_cpu_test_bench" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mpu_int.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mpu_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mpu_int " "Found entity 1: Qsys_mpu_int" {  } { { "Qsys/synthesis/submodules/Qsys_mpu_int.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_mpu_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "Qsys/synthesis/submodules/i2c_opencores.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "Qsys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file qsys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "Qsys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/motor_run.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/motor_run.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motor_run " "Found entity 1: motor_run" {  } { { "Qsys/synthesis/submodules/motor_run.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_run.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/motor_measure.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/motor_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_measure " "Found entity 1: motor_measure" {  } { { "Qsys/synthesis/submodules/motor_measure.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471939 ""} { "Info" "ISGN_ENTITY_NAME" "2 TERAISC_AB_DECODER " "Found entity 2: TERAISC_AB_DECODER" {  } { { "Qsys/synthesis/submodules/motor_measure.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/motor_measure.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_sim_scfifo_w" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471992 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_scfifo_w " "Found entity 2: Qsys_jtag_uart_scfifo_w" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471992 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_sim_scfifo_r" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471992 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_scfifo_r " "Found entity 4: Qsys_jtag_uart_scfifo_r" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471992 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart " "Found entity 5: Qsys_jtag_uart" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044471992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044471992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/terasic_irm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/terasic_irm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_IRM " "Found entity 1: TERASIC_IRM" {  } { { "Qsys/synthesis/submodules/TERASIC_IRM.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_IRM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/irda_receive_terasic.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/irda_receive_terasic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRDA_RECEIVE_Terasic " "Found entity 1: IRDA_RECEIVE_Terasic" {  } { { "Qsys/synthesis/submodules/irda_receive_terasic.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/irda_receive_terasic.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_esp32_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_esp32_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_esp32_io " "Found entity 1: Qsys_esp32_io" {  } { { "Qsys/synthesis/submodules/Qsys_esp32_io.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_esp32_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/direction_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/direction_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 direction_controller " "Found entity 1: direction_controller" {  } { { "Qsys/synthesis/submodules/direction_controller.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/direction_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472030 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_TOTAL_DUR Qsys/synthesis/submodules/motor_run.sv 14 TERASIC_DC_MOTOR_PWM.v(20) " "Verilog HDL macro warning at TERASIC_DC_MOTOR_PWM.v(20): overriding existing definition for macro \"REG_TOTAL_DUR\", which was defined in \"Qsys/synthesis/submodules/motor_run.sv\", line 14" {  } { { "Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1568044472037 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_HIGH_DUR Qsys/synthesis/submodules/motor_run.sv 15 TERASIC_DC_MOTOR_PWM.v(21) " "Verilog HDL macro warning at TERASIC_DC_MOTOR_PWM.v(21): overriding existing definition for macro \"REG_HIGH_DUR\", which was defined in \"Qsys/synthesis/submodules/motor_run.sv\", line 15" {  } { { "Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1568044472037 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_CONTROL Qsys/synthesis/submodules/motor_run.sv 16 TERASIC_DC_MOTOR_PWM.v(22) " "Verilog HDL macro warning at TERASIC_DC_MOTOR_PWM.v(22): overriding existing definition for macro \"REG_CONTROL\", which was defined in \"Qsys/synthesis/submodules/motor_run.sv\", line 16" {  } { { "Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1568044472037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/terasic_dc_motor_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/terasic_dc_motor_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_DC_MOTOR_PWM " "Found entity 1: TERASIC_DC_MOTOR_PWM" {  } { { "Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/TERASIC_DC_MOTOR_PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "Qsys/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "Qsys/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "Qsys/synthesis/submodules/adc_data_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_LED " "Found entity 1: Qsys_LED" {  } { { "Qsys/synthesis/submodules/Qsys_LED.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/Qsys_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472081 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_TOTAL_DUR Qsys/synthesis/submodules/motor_run.sv 14 motor_run.sv(14) " "Verilog HDL macro warning at motor_run.sv(14): overriding existing definition for macro \"REG_TOTAL_DUR\", which was defined in \"Qsys/synthesis/submodules/motor_run.sv\", line 14" {  } { { "IP/motor_run/motor_run.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1568044472085 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_HIGH_DUR Qsys/synthesis/submodules/motor_run.sv 15 motor_run.sv(15) " "Verilog HDL macro warning at motor_run.sv(15): overriding existing definition for macro \"REG_HIGH_DUR\", which was defined in \"Qsys/synthesis/submodules/motor_run.sv\", line 15" {  } { { "IP/motor_run/motor_run.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1568044472086 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_CONTROL Qsys/synthesis/submodules/motor_run.sv 16 motor_run.sv(16) " "Verilog HDL macro warning at motor_run.sv(16): overriding existing definition for macro \"REG_CONTROL\", which was defined in \"Qsys/synthesis/submodules/motor_run.sv\", line 16" {  } { { "IP/motor_run/motor_run.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1568044472086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/motor_run/motor_run.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/motor_run/motor_run.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motor_run " "Found entity 1: motor_run" {  } { { "IP/motor_run/motor_run.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/motor_run/motor_run.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pid/linearizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/pid/linearizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 linearizer " "Found entity 1: linearizer" {  } { { "IP/pid/linearizer.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/linearizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044472109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044472109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "speed direction_controller.sv(27) " "Verilog HDL Implicit Net warning at direction_controller.sv(27): created implicit net for \"speed\"" {  } { { "IP/IR_SENSOR/direction_controller.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/IR_SENSOR/direction_controller.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Nano_Bal " "Elaborating entity \"DE10_Nano_Bal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568044472739 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D DE10_Nano_Bal.v(242) " "Output port \"HDMI_TX_D\" at DE10_Nano_Bal.v(242) has no driver" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568044472744 "|DE10_Nano_Bal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK DE10_Nano_Bal.v(241) " "Output port \"HDMI_TX_CLK\" at DE10_Nano_Bal.v(241) has no driver" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568044472744 "|DE10_Nano_Bal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE DE10_Nano_Bal.v(243) " "Output port \"HDMI_TX_DE\" at DE10_Nano_Bal.v(243) has no driver" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568044472744 "|DE10_Nano_Bal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS DE10_Nano_Bal.v(244) " "Output port \"HDMI_TX_HS\" at DE10_Nano_Bal.v(244) has no driver" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568044472744 "|DE10_Nano_Bal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS DE10_Nano_Bal.v(245) " "Output port \"HDMI_TX_VS\" at DE10_Nano_Bal.v(245) has no driver" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568044472744 "|DE10_Nano_Bal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ESP32_UART0_RTS DE10_Nano_Bal.v(349) " "Output port \"ESP32_UART0_RTS\" at DE10_Nano_Bal.v(349) has no driver" {  } { { "DE10_Nano_Bal.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568044472744 "|DE10_Nano_Bal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILTER FILTER:fir_mtrl " "Elaborating entity \"FILTER\" for hierarchy \"FILTER:fir_mtrl\"" {  } { { "DE10_Nano_Bal.v" "fir_mtrl" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FILTER.v(35) " "Verilog HDL assignment warning at FILTER.v(35): truncated value with size 32 to match size of target (16)" {  } { { "FILTER.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/FILTER.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472747 "|DE10_Nano_Bal|FILTER:fir_mtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "DE10_Nano_Bal.v" "u0" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/DE10_Nano_Bal.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_LED Qsys:u0\|Qsys_LED:led " "Elaborating entity \"Qsys_LED\" for hierarchy \"Qsys:u0\|Qsys_LED:led\"" {  } { { "Qsys/synthesis/Qsys.v" "led" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0 " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\"" {  } { { "Qsys/synthesis/Qsys.v" "adc_ltc2308_0" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(62) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472790 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(146) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472790 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "Qsys/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472806 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472806 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472806 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472806 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "Qsys/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044472806 "|DE10_Nano_Bal|Qsys:u0|adc_ltc2308_fifo:adc_ltc2308_0|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "Qsys/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_ltc2308_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044472821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "Qsys/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "Qsys/synthesis/submodules/adc_data_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568044473201 ""}  } { { "Qsys/synthesis/submodules/adc_data_fifo.v" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568044473201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/altsyncram_91b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568044473767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044473767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"Qsys:u0\|adc_ltc2308_fifo:adc_ltc2308_0\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_DC_MOTOR_PWM Qsys:u0\|TERASIC_DC_MOTOR_PWM:dc_motor_left " "Elaborating entity \"TERASIC_DC_MOTOR_PWM\" for hierarchy \"Qsys:u0\|TERASIC_DC_MOTOR_PWM:dc_motor_left\"" {  } { { "Qsys/synthesis/Qsys.v" "dc_motor_left" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direction_controller Qsys:u0\|direction_controller:direction_controller_0 " "Elaborating entity \"direction_controller\" for hierarchy \"Qsys:u0\|direction_controller:direction_controller_0\"" {  } { { "Qsys/synthesis/Qsys.v" "direction_controller_0" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/Qsys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledsarray Qsys:u0\|direction_controller:direction_controller_0\|ledsarray:ledsarray1 " "Elaborating entity \"ledsarray\" for hierarchy \"Qsys:u0\|direction_controller:direction_controller_0\|ledsarray:ledsarray1\"" {  } { { "Qsys/synthesis/submodules/direction_controller.sv" "ledsarray1" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/direction_controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pid Qsys:u0\|direction_controller:direction_controller_0\|pid:pid1 " "Elaborating entity \"pid\" for hierarchy \"Qsys:u0\|direction_controller:direction_controller_0\|pid:pid1\"" {  } { { "Qsys/synthesis/submodules/direction_controller.sv" "pid1" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/direction_controller.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 8 pid.sv(30) " "Verilog HDL assignment warning at pid.sv(30): truncated value with size 21 to match size of target (8)" {  } { { "IP/pid/pid.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/pid.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568044473900 "|DE10_Nano_Bal|Qsys:u0|direction_controller:direction_controller_0|pid:pid1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "speed pid.sv(47) " "Verilog HDL Always Construct warning at pid.sv(47): inferring latch(es) for variable \"speed\", which holds its previous value in one or more paths through the always construct" {  } { { "IP/pid/pid.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/pid.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568044473901 "|DE10_Nano_Bal|Qsys:u0|direction_controller:direction_controller_0|pid:pid1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "pid.sv(47) " "SystemVerilog RTL Coding error at pid.sv(47): always_comb construct does not infer purely combinational logic." {  } { { "IP/pid/pid.sv" "" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/IP/pid/pid.sv" 47 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1568044473901 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Qsys:u0\|direction_controller:direction_controller_0\|pid:pid1 " "Can't elaborate user hierarchy \"Qsys:u0\|direction_controller:direction_controller_0\|pid:pid1\"" {  } { { "Qsys/synthesis/submodules/direction_controller.sv" "pid1" { Text "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/Qsys/synthesis/submodules/direction_controller.sv" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568044473902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.map.smsg " "Generated suppressed messages file C:/Users/aaromal/OneDrive - Australian National University/Desktop/BAL_CAR_Nios_Code/output_files/DE10_Nano_Bal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044474108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568044475937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 10 01:54:35 2019 " "Processing ended: Tue Sep 10 01:54:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568044475937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568044475937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568044475937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044475937 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568044476636 ""}
