// Seed: 2907034417
module module_0 (
    input wor id_0,
    output wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4
);
  assign id_2 = -1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd83
) (
    output supply0 id_0,
    output supply0 id_1,
    input wor _id_2,
    input wire id_3,
    input supply0 _id_4,
    input tri1 id_5,
    output wor id_6
);
  wire [id_2 : id_4] id_8;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_5,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = id_8 + id_2;
  wire id_9;
  assign id_9 = id_4;
endmodule
