Warning (10268): Verilog HDL information at timer.v(6): always construct contains both blocking and non-blocking assignments File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v Line: 6
