{
  "Top": "mpd_data_processor_main",
  "RtlTop": "mpd_data_processor_main",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx550t",
    "Package": "ffg1927",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "dataflow mpd_data_processor_main {} {}",
      "interface mpd_data_processor_main {{ap_ctrl_none positionBoolean0mode} {port positionBooleanTextRequiredreturn}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_evIn}} {}",
      "interface mpd_data_processor_main {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireds_evIn}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_evOut}} {}",
      "interface mpd_data_processor_main {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireds_evOut}} {}",
      "interface mpd_data_processor_main {{ap_stable positionBoolean0mode} {port positionBooleanTextRequiredbuild_all_samples}} {}",
      "interface mpd_data_processor_main {{ap_stable positionBoolean0mode} {port positionBooleanTextRequiredbuild_debug_headers}} {}",
      "interface mpd_data_processor_main {{ap_stable positionBoolean0mode} {port positionBooleanTextRequiredenable_cm}} {}",
      "interface mpd_data_processor_main {{ap_stable positionBoolean0mode} {port positionBooleanTextRequiredfiber}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgAPreHeader}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgBPreHeader}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgAHeader}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgBHeader}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgASamples}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgBSamplesOut}} {}",
      "data_pack mpd_data_processor_main {{variable positionBooleanTextRequireds_avgBSamplesIn}} {}",
      "resource mpd_data_processor_main {{variable positionBooleanTextRequiredm_offset} {core RAM_1P_BRAM}} {}",
      "resource mpd_data_processor_main {{variable positionBooleanTextRequiredm_apvThr} {core RAM_1P_BRAM}} {}",
      "resource mpd_data_processor_main {{variable positionBooleanTextRequiredm_apvThrB} {core RAM_1P_BRAM}} {}",
      "pipeline frame_decoder {{II 2} {enable_flush positionBoolean1}} {}",
      "pipeline avgB {{II 2} {enable_flush positionBoolean1}} {}",
      "pipeline avgHeaderDiv {{II 64} {enable_flush positionBoolean1}} {}",
      "pipeline event_writer {{II 2} {enable_flush positionBoolean1}} {}",
      "pipeline avgBSamplesFifoProc {{enable_flush positionBoolean1}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "42",
    "Uncertainty": "1"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports build_all_samples_V]",
      "set_false_path -through [get_ports build_debug_headers_V]",
      "set_false_path -through [get_ports enable_cm_V]",
      "set_false_path -through [get_ports fiber_V[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mpd_data_processor_main",
    "Version": "1.0",
    "DisplayName": "Mpd_data_processor_main",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/..\/mpd_data_processor.cpp"],
    "Vhdl": [
      "impl\/vhdl\/avgB.vhd",
      "impl\/vhdl\/avgBSamplesFifoProc.vhd",
      "impl\/vhdl\/avgHeaderDiv.vhd",
      "impl\/vhdl\/event_writer.vhd",
      "impl\/vhdl\/event_writer_avgB_V.vhd",
      "impl\/vhdl\/fifo_w13_d1_A.vhd",
      "impl\/vhdl\/fifo_w13_d1_A_x.vhd",
      "impl\/vhdl\/fifo_w14_d1_A.vhd",
      "impl\/vhdl\/fifo_w26_d1_A.vhd",
      "impl\/vhdl\/fifo_w29_d1_A.vhd",
      "impl\/vhdl\/frame_decoder.vhd",
      "impl\/vhdl\/mpd_data_processobkb.vhd",
      "impl\/vhdl\/mpd_data_processocud.vhd",
      "impl\/vhdl\/start_for_avgBSameOg.vhd",
      "impl\/vhdl\/start_for_avgHeaddEe.vhd",
      "impl\/vhdl\/mpd_data_processor_main.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/avgB.v",
      "impl\/verilog\/avgBSamplesFifoProc.v",
      "impl\/verilog\/avgHeaderDiv.v",
      "impl\/verilog\/event_writer.v",
      "impl\/verilog\/event_writer_avgB_V.v",
      "impl\/verilog\/event_writer_avgB_V_ram.dat",
      "impl\/verilog\/fifo_w13_d1_A.v",
      "impl\/verilog\/fifo_w13_d1_A_x.v",
      "impl\/verilog\/fifo_w14_d1_A.v",
      "impl\/verilog\/fifo_w26_d1_A.v",
      "impl\/verilog\/fifo_w29_d1_A.v",
      "impl\/verilog\/frame_decoder.v",
      "impl\/verilog\/mpd_data_processobkb.v",
      "impl\/verilog\/mpd_data_processocud.v",
      "impl\/verilog\/start_for_avgBSameOg.v",
      "impl\/verilog\/start_for_avgHeaddEe.v",
      "impl\/verilog\/mpd_data_processor_main.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "build_all_samples_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "build_debug_headers_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "enable_cm_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "fiber_V": {
      "type": "data",
      "dir": "in",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "5"
        }}
    },
    "m_apvThrB_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "11"
        }}
    },
    "m_apvThrB_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "13"
        }}
    },
    "m_apvThrB_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "13"
        }}
    },
    "m_apvThr_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "11"
        }}
    },
    "m_apvThr_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "13"
        }}
    },
    "m_apvThr_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "13"
        }}
    },
    "m_offset_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }}
    },
    "m_offset_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "26",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "26"
        }}
    },
    "m_offset_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "26",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "26"
        }}
    },
    "s_evIn_V": {
      "type": "ap_fifo",
      "fifo_width": "33",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "struct",
          "Width": "33",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "32"
            },
            "end": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "s_evOut_V": {
      "type": "ap_fifo",
      "fifo_width": "33",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "struct",
          "Width": "33",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "32"
            },
            "end": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "s_evIn_V_dout": {
      "dir": "in",
      "width": "33"
    },
    "s_evIn_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "s_evIn_V_read": {
      "dir": "out",
      "width": "1"
    },
    "s_evOut_V_din": {
      "dir": "out",
      "width": "33"
    },
    "s_evOut_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "s_evOut_V_write": {
      "dir": "out",
      "width": "1"
    },
    "build_all_samples_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "build_debug_headers_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "enable_cm_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "fiber_V": {
      "dir": "in",
      "width": "5"
    },
    "m_offset_V_address0": {
      "dir": "out",
      "width": "10"
    },
    "m_offset_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "m_offset_V_d0": {
      "dir": "out",
      "width": "26"
    },
    "m_offset_V_q0": {
      "dir": "in",
      "width": "26"
    },
    "m_offset_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "m_apvThr_V_address0": {
      "dir": "out",
      "width": "11"
    },
    "m_apvThr_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "m_apvThr_V_d0": {
      "dir": "out",
      "width": "13"
    },
    "m_apvThr_V_q0": {
      "dir": "in",
      "width": "13"
    },
    "m_apvThr_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "m_apvThrB_V_address0": {
      "dir": "out",
      "width": "11"
    },
    "m_apvThrB_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "m_apvThrB_V_d0": {
      "dir": "out",
      "width": "13"
    },
    "m_apvThrB_V_q0": {
      "dir": "in",
      "width": "13"
    },
    "m_apvThrB_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "s_evIn_V": {
      "interfaceRef": "s_evIn_V",
      "dir": "in"
    },
    "s_evOut_V": {
      "interfaceRef": "s_evOut_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "build_all_samples_V": {
      "interfaceRef": "build_all_samples_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "build_debug_headers_V": {
      "interfaceRef": "build_debug_headers_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "enable_cm_V": {
      "interfaceRef": "enable_cm_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "fiber_V": {
      "interfaceRef": "fiber_V",
      "dir": "in",
      "dataWidth": "5",
      "handshakeRef": "ap_none"
    },
    "m_offset_V_d0": {
      "interfaceRef": "m_offset_V_d0",
      "dir": "out",
      "dataWidth": "26",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "m_offset_V_q0": {
      "interfaceRef": "m_offset_V_q0",
      "dir": "in",
      "dataWidth": "26",
      "busTypeRef": "ap_memory",
      "arraySize": "1024",
      "handshakeRef": "ap_none"
    },
    "m_apvThr_V_d0": {
      "interfaceRef": "m_apvThr_V_d0",
      "dir": "out",
      "dataWidth": "13",
      "busTypeRef": "ap_memory",
      "arraySize": "2048",
      "handshakeRef": "ap_none"
    },
    "m_apvThr_V_q0": {
      "interfaceRef": "m_apvThr_V_q0",
      "dir": "in",
      "dataWidth": "13",
      "busTypeRef": "ap_memory",
      "arraySize": "2048",
      "handshakeRef": "ap_none"
    },
    "m_apvThrB_V_d0": {
      "interfaceRef": "m_apvThrB_V_d0",
      "dir": "out",
      "dataWidth": "13",
      "busTypeRef": "ap_memory",
      "arraySize": "2048",
      "handshakeRef": "ap_none"
    },
    "m_apvThrB_V_q0": {
      "interfaceRef": "m_apvThrB_V_q0",
      "dir": "in",
      "dataWidth": "13",
      "busTypeRef": "ap_memory",
      "arraySize": "2048",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mpd_data_processor_main",
      "Instances": [
        {
          "ModuleName": "avgHeaderDiv",
          "InstanceName": "avgHeaderDiv_U0"
        },
        {
          "ModuleName": "event_writer",
          "InstanceName": "event_writer_U0"
        },
        {
          "ModuleName": "frame_decoder",
          "InstanceName": "frame_decoder_U0"
        },
        {
          "ModuleName": "avgB",
          "InstanceName": "avgB_U0"
        },
        {
          "ModuleName": "avgBSamplesFifoProc",
          "InstanceName": "avgBSamplesFifoProc_U0"
        }
      ]
    },
    "Metrics": {
      "frame_decoder": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "2",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.31"
        },
        "Area": {
          "FF": "156",
          "LUT": "826",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "avgHeaderDiv": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "26",
          "PipelineDepth": "26",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.62"
        },
        "Area": {
          "FF": "1216",
          "LUT": "1251",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "avgB": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "5.86"
        },
        "Area": {
          "FF": "98",
          "LUT": "546",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "avgBSamplesFifoProc": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "8",
          "PipelineDepth": "8",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "5.86"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "191",
          "LUT": "457",
          "DSP48E": "0"
        }
      },
      "event_writer": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "13.09"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "276",
          "LUT": "1462",
          "DSP48E": "0"
        }
      },
      "mpd_data_processor_main": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "13.09"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "1972",
          "LUT": "4764",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-06-28 10:27:03 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
