// Seed: 3152765982
module module_0;
  supply1 id_2;
  id_3 :
  assert property (@(posedge id_2++) id_3 * 1)
  else;
  for (id_4 = id_1; 1 ? id_3 - id_1 : 1; id_2 = "" + 1) begin : LABEL_0
    assign id_4 = id_3;
    wire id_5;
  end
  supply0 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13 = 1, id_14, id_15, id_16, id_17, id_18;
  assign id_16 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1
);
  assign id_3[1] = id_1;
  id_4(
      .id_0(1'h0), .id_1(~id_1), .id_2(1'b0 & id_0), .id_3(1), .id_4(id_0)
  );
  tri0 id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  =  id_11  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  wire id_20;
endmodule
