# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1998 \
    name qk_0_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val17 \
    op interface \
    ports { qk_0_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1999 \
    name qk_1_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val33 \
    op interface \
    ports { qk_1_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2000 \
    name qk_2_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val49 \
    op interface \
    ports { qk_2_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2001 \
    name qk_3_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val65 \
    op interface \
    ports { qk_3_val65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2002 \
    name qk_4_val81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val81 \
    op interface \
    ports { qk_4_val81 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2003 \
    name qk_5_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val97 \
    op interface \
    ports { qk_5_val97 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2004 \
    name qk_6_val114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val114 \
    op interface \
    ports { qk_6_val114 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2005 \
    name qk_7_val130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val130 \
    op interface \
    ports { qk_7_val130 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2006 \
    name qk_8_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val146 \
    op interface \
    ports { qk_8_val146 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2007 \
    name qk_9_val162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val162 \
    op interface \
    ports { qk_9_val162 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2008 \
    name qk_10_val178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val178 \
    op interface \
    ports { qk_10_val178 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2009 \
    name qk_11_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val194 \
    op interface \
    ports { qk_11_val194 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2010 \
    name qk_12_val211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val211 \
    op interface \
    ports { qk_12_val211 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2011 \
    name qk_13_val227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val227 \
    op interface \
    ports { qk_13_val227 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2012 \
    name qk_14_val243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val243 \
    op interface \
    ports { qk_14_val243 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2013 \
    name qk_15_val259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val259 \
    op interface \
    ports { qk_15_val259 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2014 \
    name qk_16_val275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val275 \
    op interface \
    ports { qk_16_val275 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2015 \
    name qk_17_val291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val291 \
    op interface \
    ports { qk_17_val291 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2016 \
    name qk_18_val308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val308 \
    op interface \
    ports { qk_18_val308 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2017 \
    name qk_19_val324 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val324 \
    op interface \
    ports { qk_19_val324 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2018 \
    name qk_20_val340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val340 \
    op interface \
    ports { qk_20_val340 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2019 \
    name qk_21_val356 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val356 \
    op interface \
    ports { qk_21_val356 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2020 \
    name qk_22_val372 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val372 \
    op interface \
    ports { qk_22_val372 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2021 \
    name qk_23_val389 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val389 \
    op interface \
    ports { qk_23_val389 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2022 \
    name qk_24_val405 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val405 \
    op interface \
    ports { qk_24_val405 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2023 \
    name qk_25_val421 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val421 \
    op interface \
    ports { qk_25_val421 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2024 \
    name qk_26_val437 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val437 \
    op interface \
    ports { qk_26_val437 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2025 \
    name qk_27_val453 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val453 \
    op interface \
    ports { qk_27_val453 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2026 \
    name qk_28_val469 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val469 \
    op interface \
    ports { qk_28_val469 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2027 \
    name qk_29_val486 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val486 \
    op interface \
    ports { qk_29_val486 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2028 \
    name qk_30_val502 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val502 \
    op interface \
    ports { qk_30_val502 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2029 \
    name qk_31_val518 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val518 \
    op interface \
    ports { qk_31_val518 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2030 \
    name qk_32_val534 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_32_val534 \
    op interface \
    ports { qk_32_val534 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2031 \
    name qk_33_val550 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_33_val550 \
    op interface \
    ports { qk_33_val550 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2032 \
    name qk_34_val566 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_34_val566 \
    op interface \
    ports { qk_34_val566 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2033 \
    name qk_35_val582 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_35_val582 \
    op interface \
    ports { qk_35_val582 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2034 \
    name qk_36_val598 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_36_val598 \
    op interface \
    ports { qk_36_val598 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2035 \
    name qk_37_val614 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_37_val614 \
    op interface \
    ports { qk_37_val614 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2036 \
    name qk_38_val630 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_38_val630 \
    op interface \
    ports { qk_38_val630 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2037 \
    name qk_39_val646 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_39_val646 \
    op interface \
    ports { qk_39_val646 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2038 \
    name qk_40_val662 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_40_val662 \
    op interface \
    ports { qk_40_val662 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2039 \
    name qk_41_val678 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_41_val678 \
    op interface \
    ports { qk_41_val678 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2040 \
    name qk_42_val694 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_42_val694 \
    op interface \
    ports { qk_42_val694 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2041 \
    name qk_43_val710 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_43_val710 \
    op interface \
    ports { qk_43_val710 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2042 \
    name qk_44_val726 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_44_val726 \
    op interface \
    ports { qk_44_val726 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2043 \
    name qk_45_val742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_45_val742 \
    op interface \
    ports { qk_45_val742 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2044 \
    name qk_46_val758 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_46_val758 \
    op interface \
    ports { qk_46_val758 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2045 \
    name qk_47_val774 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_47_val774 \
    op interface \
    ports { qk_47_val774 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2046 \
    name qk_48_val790 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_48_val790 \
    op interface \
    ports { qk_48_val790 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2047 \
    name qk_49_val806 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_49_val806 \
    op interface \
    ports { qk_49_val806 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2048 \
    name qk_50_val822 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_50_val822 \
    op interface \
    ports { qk_50_val822 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2049 \
    name qk_51_val838 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_51_val838 \
    op interface \
    ports { qk_51_val838 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2050 \
    name qk_52_val854 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_52_val854 \
    op interface \
    ports { qk_52_val854 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2051 \
    name qk_53_val870 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_53_val870 \
    op interface \
    ports { qk_53_val870 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2052 \
    name qk_54_val886 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_54_val886 \
    op interface \
    ports { qk_54_val886 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2053 \
    name qk_55_val902 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_55_val902 \
    op interface \
    ports { qk_55_val902 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2054 \
    name qk_56_val918 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_56_val918 \
    op interface \
    ports { qk_56_val918 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2055 \
    name qk_57_val934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_57_val934 \
    op interface \
    ports { qk_57_val934 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2056 \
    name qk_58_val950 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_58_val950 \
    op interface \
    ports { qk_58_val950 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2057 \
    name qk_59_val967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_59_val967 \
    op interface \
    ports { qk_59_val967 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2058 \
    name qk_60_val983 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_60_val983 \
    op interface \
    ports { qk_60_val983 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2059 \
    name qk_61_val999 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_61_val999 \
    op interface \
    ports { qk_61_val999 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2060 \
    name qk_62_val1015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_62_val1015 \
    op interface \
    ports { qk_62_val1015 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2061 \
    name qk_63_val1031 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_63_val1031 \
    op interface \
    ports { qk_63_val1031 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2062 \
    name value_0_val1035 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val1035 \
    op interface \
    ports { value_0_val1035 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2063 \
    name value_1_val1039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val1039 \
    op interface \
    ports { value_1_val1039 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2064 \
    name value_2_val1043 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val1043 \
    op interface \
    ports { value_2_val1043 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2065 \
    name value_3_val1047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val1047 \
    op interface \
    ports { value_3_val1047 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2066 \
    name value_4_val1051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val1051 \
    op interface \
    ports { value_4_val1051 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2067 \
    name value_5_val1055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val1055 \
    op interface \
    ports { value_5_val1055 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2068 \
    name value_6_val1059 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val1059 \
    op interface \
    ports { value_6_val1059 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2069 \
    name value_7_val1063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val1063 \
    op interface \
    ports { value_7_val1063 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2070 \
    name value_8_val1067 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val1067 \
    op interface \
    ports { value_8_val1067 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2071 \
    name value_9_val1071 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val1071 \
    op interface \
    ports { value_9_val1071 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2072 \
    name value_10_val1075 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val1075 \
    op interface \
    ports { value_10_val1075 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2073 \
    name value_11_val1079 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val1079 \
    op interface \
    ports { value_11_val1079 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2074 \
    name value_12_val1083 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val1083 \
    op interface \
    ports { value_12_val1083 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2075 \
    name value_13_val1087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val1087 \
    op interface \
    ports { value_13_val1087 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2076 \
    name value_14_val1091 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val1091 \
    op interface \
    ports { value_14_val1091 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2077 \
    name value_15_val1095 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val1095 \
    op interface \
    ports { value_15_val1095 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2078 \
    name value_16_val1099 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val1099 \
    op interface \
    ports { value_16_val1099 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2079 \
    name value_17_val1103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val1103 \
    op interface \
    ports { value_17_val1103 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2080 \
    name value_18_val1107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val1107 \
    op interface \
    ports { value_18_val1107 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2081 \
    name value_19_val1111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val1111 \
    op interface \
    ports { value_19_val1111 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2082 \
    name value_20_val1115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val1115 \
    op interface \
    ports { value_20_val1115 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2083 \
    name value_21_val1119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val1119 \
    op interface \
    ports { value_21_val1119 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2084 \
    name value_22_val1123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val1123 \
    op interface \
    ports { value_22_val1123 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2085 \
    name value_23_val1127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val1127 \
    op interface \
    ports { value_23_val1127 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2086 \
    name value_24_val1131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val1131 \
    op interface \
    ports { value_24_val1131 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2087 \
    name value_25_val1135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val1135 \
    op interface \
    ports { value_25_val1135 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2088 \
    name value_26_val1139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val1139 \
    op interface \
    ports { value_26_val1139 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2089 \
    name value_27_val1143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val1143 \
    op interface \
    ports { value_27_val1143 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2090 \
    name value_28_val1147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val1147 \
    op interface \
    ports { value_28_val1147 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2091 \
    name value_29_val1151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val1151 \
    op interface \
    ports { value_29_val1151 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2092 \
    name value_30_val1155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val1155 \
    op interface \
    ports { value_30_val1155 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2093 \
    name value_31_val1159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val1159 \
    op interface \
    ports { value_31_val1159 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2094 \
    name value_32_val1163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val1163 \
    op interface \
    ports { value_32_val1163 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2095 \
    name value_33_val1167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val1167 \
    op interface \
    ports { value_33_val1167 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2096 \
    name value_34_val1171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val1171 \
    op interface \
    ports { value_34_val1171 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2097 \
    name value_35_val1175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val1175 \
    op interface \
    ports { value_35_val1175 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2098 \
    name value_36_val1179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val1179 \
    op interface \
    ports { value_36_val1179 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2099 \
    name value_37_val1183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val1183 \
    op interface \
    ports { value_37_val1183 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2100 \
    name value_38_val1187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val1187 \
    op interface \
    ports { value_38_val1187 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2101 \
    name value_39_val1191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val1191 \
    op interface \
    ports { value_39_val1191 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2102 \
    name value_40_val1195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val1195 \
    op interface \
    ports { value_40_val1195 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2103 \
    name value_41_val1199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val1199 \
    op interface \
    ports { value_41_val1199 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2104 \
    name value_42_val1203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val1203 \
    op interface \
    ports { value_42_val1203 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2105 \
    name value_43_val1207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val1207 \
    op interface \
    ports { value_43_val1207 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2106 \
    name value_44_val1211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val1211 \
    op interface \
    ports { value_44_val1211 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2107 \
    name value_45_val1215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val1215 \
    op interface \
    ports { value_45_val1215 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2108 \
    name value_46_val1219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val1219 \
    op interface \
    ports { value_46_val1219 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2109 \
    name value_47_val1223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val1223 \
    op interface \
    ports { value_47_val1223 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2110 \
    name value_48_val1227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_48_val1227 \
    op interface \
    ports { value_48_val1227 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2111 \
    name value_49_val1231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_49_val1231 \
    op interface \
    ports { value_49_val1231 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2112 \
    name value_50_val1235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_50_val1235 \
    op interface \
    ports { value_50_val1235 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2113 \
    name value_51_val1239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_51_val1239 \
    op interface \
    ports { value_51_val1239 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2114 \
    name value_52_val1243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_52_val1243 \
    op interface \
    ports { value_52_val1243 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2115 \
    name value_53_val1247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_53_val1247 \
    op interface \
    ports { value_53_val1247 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2116 \
    name value_54_val1251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_54_val1251 \
    op interface \
    ports { value_54_val1251 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2117 \
    name value_55_val1255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_55_val1255 \
    op interface \
    ports { value_55_val1255 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2118 \
    name value_56_val1259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_56_val1259 \
    op interface \
    ports { value_56_val1259 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2119 \
    name value_57_val1263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_57_val1263 \
    op interface \
    ports { value_57_val1263 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2120 \
    name value_58_val1267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_58_val1267 \
    op interface \
    ports { value_58_val1267 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2121 \
    name value_59_val1271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_59_val1271 \
    op interface \
    ports { value_59_val1271 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2122 \
    name value_60_val1275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_60_val1275 \
    op interface \
    ports { value_60_val1275 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2123 \
    name value_61_val1279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_61_val1279 \
    op interface \
    ports { value_61_val1279 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2124 \
    name value_62_val1283 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_62_val1283 \
    op interface \
    ports { value_62_val1283 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2125 \
    name value_63_val1287 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_63_val1287 \
    op interface \
    ports { value_63_val1287 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2126 \
    name value_64_val1291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_64_val1291 \
    op interface \
    ports { value_64_val1291 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2127 \
    name value_65_val1295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_65_val1295 \
    op interface \
    ports { value_65_val1295 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2128 \
    name value_66_val1299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_66_val1299 \
    op interface \
    ports { value_66_val1299 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2129 \
    name value_67_val1303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_67_val1303 \
    op interface \
    ports { value_67_val1303 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2130 \
    name value_68_val1307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_68_val1307 \
    op interface \
    ports { value_68_val1307 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2131 \
    name value_69_val1311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_69_val1311 \
    op interface \
    ports { value_69_val1311 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2132 \
    name value_70_val1315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_70_val1315 \
    op interface \
    ports { value_70_val1315 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2133 \
    name value_71_val1319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_71_val1319 \
    op interface \
    ports { value_71_val1319 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2134 \
    name value_72_val1323 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_72_val1323 \
    op interface \
    ports { value_72_val1323 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2135 \
    name value_73_val1327 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_73_val1327 \
    op interface \
    ports { value_73_val1327 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2136 \
    name value_74_val1331 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_74_val1331 \
    op interface \
    ports { value_74_val1331 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2137 \
    name value_75_val1335 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_75_val1335 \
    op interface \
    ports { value_75_val1335 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2138 \
    name value_76_val1339 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_76_val1339 \
    op interface \
    ports { value_76_val1339 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2139 \
    name value_77_val1343 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_77_val1343 \
    op interface \
    ports { value_77_val1343 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2140 \
    name value_78_val1347 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_78_val1347 \
    op interface \
    ports { value_78_val1347 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2141 \
    name value_79_val1351 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_79_val1351 \
    op interface \
    ports { value_79_val1351 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2142 \
    name value_80_val1355 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_80_val1355 \
    op interface \
    ports { value_80_val1355 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2143 \
    name value_81_val1359 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_81_val1359 \
    op interface \
    ports { value_81_val1359 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2144 \
    name value_82_val1363 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_82_val1363 \
    op interface \
    ports { value_82_val1363 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2145 \
    name value_83_val1367 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_83_val1367 \
    op interface \
    ports { value_83_val1367 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2146 \
    name value_84_val1371 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_84_val1371 \
    op interface \
    ports { value_84_val1371 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2147 \
    name value_85_val1375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_85_val1375 \
    op interface \
    ports { value_85_val1375 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2148 \
    name value_86_val1379 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_86_val1379 \
    op interface \
    ports { value_86_val1379 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2149 \
    name value_87_val1383 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_87_val1383 \
    op interface \
    ports { value_87_val1383 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2150 \
    name value_88_val1387 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_88_val1387 \
    op interface \
    ports { value_88_val1387 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2151 \
    name value_89_val1391 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_89_val1391 \
    op interface \
    ports { value_89_val1391 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2152 \
    name value_90_val1395 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_90_val1395 \
    op interface \
    ports { value_90_val1395 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2153 \
    name value_91_val1399 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_91_val1399 \
    op interface \
    ports { value_91_val1399 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2154 \
    name value_92_val1403 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_92_val1403 \
    op interface \
    ports { value_92_val1403 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2155 \
    name value_93_val1407 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_93_val1407 \
    op interface \
    ports { value_93_val1407 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2156 \
    name value_94_val1411 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_94_val1411 \
    op interface \
    ports { value_94_val1411 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2157 \
    name value_95_val1415 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_95_val1415 \
    op interface \
    ports { value_95_val1415 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


