{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683158993997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683158993998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:09:53 2023 " "Processing started: Wed May 03 21:09:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683158993998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683158993998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_2 -c BDTTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_2 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683158993998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683158994403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683158994404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "../firmware/Types.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Types.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Types-body " "Found design unit 2: Types-body" {  } { { "../firmware/Types.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Types.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree-rtl " "Found design unit 1: tree-rtl" {  } { { "../firmware/Tree.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Tree.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001892 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tree " "Found entity 1: Tree" {  } { { "../firmware/Tree.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Tree.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/testutil.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/testutil.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataType " "Found design unit 1: DataType" {  } { { "../firmware/TestUtil.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/TestUtil.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataType-body " "Found design unit 2: DataType-body" {  } { { "../firmware/TestUtil.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/TestUtil.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimulationOutput-rtl " "Found design unit 1: SimulationOutput-rtl" {  } { { "../firmware/SimulationOutput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationOutput.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001896 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimulationOutput " "Found entity 1: SimulationOutput" {  } { { "../firmware/SimulationOutput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationOutput.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/simulationinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimulationInput-rtl " "Found design unit 1: SimulationInput-rtl" {  } { { "../firmware/SimulationInput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationInput.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001897 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimulationInput " "Found entity 1: SimulationInput" {  } { { "../firmware/SimulationInput.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/SimulationInput.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Constants " "Found design unit 1: Constants" {  } { { "../firmware/Constants.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Constants.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Constants-body " "Found design unit 2: Constants-body" {  } { { "../firmware/Constants.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Constants.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDTTop-rtl " "Found design unit 1: BDTTop-rtl" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001900 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDTTop " "Found entity 1: BDTTop" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdttestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-rtl " "Found design unit 1: testbench-rtl" {  } { { "../firmware/BDTTestbench.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTestbench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001902 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../firmware/BDTTestbench.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTestbench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/bdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BDT-rtl " "Found design unit 1: BDT-rtl" {  } { { "../firmware/BDT.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001903 ""} { "Info" "ISGN_ENTITY_NAME" "1 BDT " "Found entity 1: BDT" {  } { { "../firmware/BDT.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/arrays0.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/arrays0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arrays0 " "Found design unit 1: Arrays0" {  } { { "../firmware/Arrays0.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/Arrays0.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/addreduce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/r2d2/documents/usp/ic_gas/decision_tree/2023 xx xx revision 6/projects/prj_fpga2_ap_fixed_24,12_/firmware/addreduce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddReduce-behavioral " "Found design unit 1: AddReduce-behavioral" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001914 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddReduce " "Found entity 1: AddReduce" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683159001914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159001914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BDTTop " "Elaborating entity \"BDTTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683159001974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDT BDT:BDT0 " "Elaborating entity \"BDT\" for hierarchy \"BDT:BDT0\"" {  } { { "../firmware/BDTTop.vhd" "BDT0" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159001983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:0:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:0:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:0:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159001988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:1:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:1:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:1:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159002017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tree BDT:BDT0\|Tree:\\TreeGen:2:Treei " "Elaborating entity \"Tree\" for hierarchy \"BDT:BDT0\|Tree:\\TreeGen:2:Treei\"" {  } { { "../firmware/BDT.vhd" "\\TreeGen:2:Treei" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159002047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddReduce BDT:BDT0\|AddReduce:AddTree " "Elaborating entity \"AddReduce\" for hierarchy \"BDT:BDT0\|AddReduce:AddTree\"" {  } { { "../firmware/BDT.vhd" "AddTree" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159002074 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "AddReduce.vhd(66) " "VHDL Subtype or Type Declaration warning at AddReduce.vhd(66): subtype or type has null range" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1683159002076 "|BDTTop|BDT:BDT0|AddReduce:AddTree"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "AddReduce.vhd(66) " "VHDL warning at AddReduce.vhd(66): ignored assignment of value to null range" {  } { { "../firmware/AddReduce.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 66 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1683159002076 "|BDTTop|BDT:BDT0|AddReduce:AddTree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddReduce BDT:BDT0\|AddReduce:AddTree\|AddReduce:\\GN:Reduce " "Elaborating entity \"AddReduce\" for hierarchy \"BDT:BDT0\|AddReduce:AddTree\|AddReduce:\\GN:Reduce\"" {  } { { "../firmware/AddReduce.vhd" "\\GN:Reduce" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/AddReduce.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159002077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683159005583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[13\] GND " "Pin \"y\[0\]\[13\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[14\] GND " "Pin \"y\[0\]\[14\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[15\] GND " "Pin \"y\[0\]\[15\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[16\] GND " "Pin \"y\[0\]\[16\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[17\] GND " "Pin \"y\[0\]\[17\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[18\] GND " "Pin \"y\[0\]\[18\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[19\] GND " "Pin \"y\[0\]\[19\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[20\] GND " "Pin \"y\[0\]\[20\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[21\] GND " "Pin \"y\[0\]\[21\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[22\] GND " "Pin \"y\[0\]\[22\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\]\[23\] GND " "Pin \"y\[0\]\[23\]\" is stuck at GND" {  } { { "../firmware/BDTTop.vhd" "" { Text "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/firmware/BDTTop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683159046912 "|BDTTop|y[0][23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683159046912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683159050664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683159051254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683159051254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8350 " "Implemented 8350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683159051877 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683159051877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8251 " "Implemented 8251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683159051877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683159051877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159051925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:10:51 2023 " "Processing ended: Wed May 03 21:10:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159051925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159051925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159051925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683159051925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683159053251 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159053251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:10:52 2023 " "Processing started: Wed May 03 21:10:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159053251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683159053251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_2 -c BDTTop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_2 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683159053251 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683159053350 ""}
{ "Info" "0" "" "Project  = FPGA_2" {  } {  } 0 0 "Project  = FPGA_2" 0 0 "Fitter" 0 0 1683159053351 ""}
{ "Info" "0" "" "Revision = BDTTop" {  } {  } 0 0 "Revision = BDTTop" 0 0 "Fitter" 0 0 1683159053351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683159053522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683159053522 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BDTTop 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BDTTop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683159053568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683159053604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683159053604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683159053880 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683159053964 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683159054263 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683159054552 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683159058420 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 6096 global CLKCTRL_G10 " "clk~inputCLKENA0 with 6096 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683159058730 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683159058730 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159058730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683159058783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683159058793 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683159058823 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683159058842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683159058868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683159058878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BDTTop.sdc " "Synopsys Design Constraints File file not found: 'BDTTop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683159059537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683159059538 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683159059623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683159059623 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683159059625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683159059931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683159059941 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683159059941 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159060207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683159062150 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683159062798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159072010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683159079884 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683159087852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159087852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683159089152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683159094588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683159094588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683159101765 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683159101765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159101768 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.92 " "Total time spent on timing analysis during the Fitter is 5.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683159110662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683159110722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683159113100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683159113103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683159115384 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683159123047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/output_files/BDTTop.fit.smsg " "Generated suppressed messages file C:/Users/R2D2/Documents/USP/IC_GAS/decision_tree/2023 XX XX Revision 6/Projects/prj_FPGA2_ap_fixed_24,12_/Quartus/output_files/BDTTop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683159123882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6260 " "Peak virtual memory: 6260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159125621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:12:05 2023 " "Processing ended: Wed May 03 21:12:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159125621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159125621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159125621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683159125621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683159127155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159127156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:12:07 2023 " "Processing started: Wed May 03 21:12:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159127156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683159127156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_2 -c BDTTop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_2 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683159127156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683159128155 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683159132130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159132436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:12:12 2023 " "Processing ended: Wed May 03 21:12:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159132436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159132436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159132436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683159132436 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683159133154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683159133874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683159133874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 21:12:13 2023 " "Processing started: Wed May 03 21:12:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683159133874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683159133874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_2 -c BDTTop " "Command: quartus_sta FPGA_2 -c BDTTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683159133874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683159134001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683159134887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683159134887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159134920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159134920 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BDTTop.sdc " "Synopsys Design Constraints File file not found: 'BDTTop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683159135497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159135497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683159135522 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159135522 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683159135565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159135566 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683159135570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683159135592 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159135805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159135805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.119 " "Worst-case setup slack is -16.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.119           -8765.703 clk  " "  -16.119           -8765.703 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159135806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk  " "    0.299               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159135822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159135825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159135827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -4835.319 clk  " "   -0.538           -4835.319 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159135831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159135831 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 363 synchronizer chains. " "Report Metastability: Found 363 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159135869 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159135869 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683159135872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683159135910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683159139288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159139549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159139602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159139602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.517 " "Worst-case setup slack is -15.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.517           -8512.231 clk  " "  -15.517           -8512.231 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159139603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 clk  " "    0.282               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159139619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159139621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159139622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -5063.413 clk  " "   -0.538           -5063.413 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159139627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159139627 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 363 synchronizer chains. " "Report Metastability: Found 363 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159139664 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159139664 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683159139667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683159139831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683159142591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159142877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159142895 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159142895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.063 " "Worst-case setup slack is -8.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.063           -3615.318 clk  " "   -8.063           -3615.318 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159142896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 clk  " "    0.114               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159142915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159142917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159142919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091            -511.474 clk  " "   -0.091            -511.474 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159142924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159142924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 363 synchronizer chains. " "Report Metastability: Found 363 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159142962 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159142962 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683159142965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159143251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683159143267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683159143267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.100 " "Worst-case setup slack is -7.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.100           -2865.090 clk  " "   -7.100           -2865.090 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159143269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clk  " "    0.085               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159143285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159143288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683159143290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.093 " "Worst-case minimum pulse width slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093            -537.133 clk  " "   -0.093            -537.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683159143294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683159143294 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 363 synchronizer chains. " "Report Metastability: Found 363 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683159143331 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683159143331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683159144728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683159144739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5148 " "Peak virtual memory: 5148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683159144832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 21:12:24 2023 " "Processing ended: Wed May 03 21:12:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683159144832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683159144832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683159144832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683159144832 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683159145556 ""}
