Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 22 12:20:40 2021
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file global_controller_timing_summary_routed.rpt -rpx global_controller_timing_summary_routed.rpx
| Design       : global_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: rec_enable (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U1/count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U1/count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/fst_cycle_reg_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/state_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/state_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 456 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.521        0.000                      0                 2853        0.028        0.000                      0                 2853        3.000        0.000                       0                   462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_sys                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_12megas         66.521        0.000                      0                 2853        0.204        0.000                      0                 2853       41.167        0.000                       0                   458  
  clkfbout_clk_12megas                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_12megas_1       66.532        0.000                      0                 2853        0.204        0.000                      0                 2853       41.167        0.000                       0                   458  
  clkfbout_clk_12megas_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12megas_1  clk_out1_clk_12megas         66.521        0.000                      0                 2853        0.028        0.000                      0                 2853  
clk_out1_clk_12megas    clk_out1_clk_12megas_1       66.521        0.000                      0                 2853        0.028        0.000                      0                 2853  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       66.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.521ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        16.197ns  (logic 1.368ns (8.446%)  route 14.829ns (91.554%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.283    15.281    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.638    81.950    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.801    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                 66.521    

Slack (MET) :             66.724ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        15.991ns  (logic 1.368ns (8.555%)  route 14.623ns (91.445%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.077    15.075    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.635    81.947    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.176    82.330    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.798    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.798    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 66.724    

Slack (MET) :             67.414ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 1.368ns (8.944%)  route 13.927ns (91.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.381    14.378    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.792    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.792    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 67.414    

Slack (MET) :             67.424ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        15.279ns  (logic 1.368ns (8.954%)  route 13.911ns (91.046%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.365    14.362    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    81.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.176    82.318    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 67.424    

Slack (MET) :             67.812ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.897ns  (logic 1.368ns (9.183%)  route 13.529ns (90.817%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.983    13.980    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.792    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.792    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                 67.812    

Slack (MET) :             67.926ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.844ns  (logic 1.368ns (9.216%)  route 13.476ns (90.784%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.930    13.928    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.853    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.853    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                 67.926    

Slack (MET) :             67.927ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 0.580ns (3.900%)  route 14.293ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        12.945    12.494    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.124    12.618 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_118/O
                         net (fo=1, routed)           1.348    13.966    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_63
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                 67.927    

Slack (MET) :             68.001ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 1.368ns (9.294%)  route 13.352ns (90.706%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.806    13.803    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.804    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                 68.001    

Slack (MET) :             68.037ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.677ns  (logic 1.368ns (9.320%)  route 13.309ns (90.680%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.763    13.761    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.634    81.946    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                 68.037    

Slack (MET) :             68.190ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.659ns  (logic 0.580ns (3.957%)  route 14.079ns (96.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        13.436    12.985    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y12         LUT3 (Prop_lut3_I0_O)        0.124    13.109 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_99/O
                         net (fo=1, routed)           0.643    13.752    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_53
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.942    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.942    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 68.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U4/x_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/clk_out1
    SLICE_X64Y87         FDRE                                         r  U4/x_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/x_0_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/x_0[2]
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U4/clk_out1
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.070    -0.492    U4/x_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y91         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.307    U2/U2/dato1_reg[6]
    SLICE_X58Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U2/U2/sample_out_next[6]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.120    -0.466    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[11]/Q
                         net (fo=2, routed)           0.159    -0.298    U4/UUT_data_route/r2_state_reg[7]_0[4]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.075    -0.506    U4/UUT_data_route/r2_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U4/x_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.194%)  route 0.178ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/clk_out1
    SLICE_X63Y89         FDRE                                         r  U4/x_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/x_0_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.279    U4/x_0[5]
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U4/clk_out1
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.070    -0.490    U4/x_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/UUT_data_route/r2_state_reg[7]_0[6]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.076    -0.505    U4/UUT_data_route/r2_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U4/x_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.277%)  route 0.176ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U4/clk_out1
    SLICE_X66Y91         FDRE                                         r  U4/x_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U4/x_0_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.258    U4/x_0[6]
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/clk_out1
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.066    -0.493    U4/x_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.379%)  route 0.200ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/UUT_data_route/clk_out1
    SLICE_X65Y87         FDRE                                         r  U4/UUT_data_route/r3_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/UUT_data_route/r3_state_reg[7]/Q
                         net (fo=2, routed)           0.200    -0.259    U4/UUT_data_route/r2_state_reg[7]_0[0]
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y90         FDRE (Hold_fdre_C_D)         0.085    -0.496    U4/UUT_data_route/r2_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.229ns (55.891%)  route 0.181ns (44.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    U2/U2/clk_out1
    SLICE_X57Y91         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  U2/U2/dato2_reg_reg[7]/Q
                         net (fo=2, routed)           0.181    -0.292    U2/U2/dato2_reg[7]
    SLICE_X58Y91         LUT3 (Prop_lut3_I2_O)        0.101    -0.191 r  U2/U2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    U2/U2/sample_out_next[7]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.131    -0.431    U2/U2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U3/r_reg[6]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.248 r  U2/U3/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U3/r_next[7]
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y92         FDCE (Hold_fdce_C_D)         0.107    -0.492    U2/U3/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U2/dato1_reg[2]
    SLICE_X59Y90         LUT5 (Prop_lut5_I3_O)        0.042    -0.248 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U2/dato1_next[3]
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.107    -0.492    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y19     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y38     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y20     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y6      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y30     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y30     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y18     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y8      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X40Y91     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X40Y91     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y89     U2/U2/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y90     U2/U2/cuenta_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y90     U2/U2/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X55Y89     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y86     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y86     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y90     U2/U1/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y85     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     U2/U2/dato1_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     U2/U2/dato1_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas
  To Clock:  clkfbout_clk_12megas

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       66.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.532ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        16.197ns  (logic 1.368ns (8.446%)  route 14.829ns (91.554%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.283    15.281    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.638    81.950    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.166    82.344    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.812    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                 66.532    

Slack (MET) :             66.735ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        15.991ns  (logic 1.368ns (8.555%)  route 14.623ns (91.445%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.077    15.075    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.635    81.947    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.166    82.341    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.809    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.809    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 66.735    

Slack (MET) :             67.425ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 1.368ns (8.944%)  route 13.927ns (91.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.381    14.378    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.166    82.335    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 67.425    

Slack (MET) :             67.435ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        15.279ns  (logic 1.368ns (8.954%)  route 13.911ns (91.046%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.365    14.362    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    81.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.166    82.329    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 67.435    

Slack (MET) :             67.823ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.897ns  (logic 1.368ns (9.183%)  route 13.529ns (90.817%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.983    13.980    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.166    82.335    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.803    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.803    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                 67.823    

Slack (MET) :             67.937ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.844ns  (logic 1.368ns (9.216%)  route 13.476ns (90.784%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.930    13.928    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.166    82.396    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.864    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.864    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                 67.937    

Slack (MET) :             67.938ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 0.580ns (3.900%)  route 14.293ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        12.945    12.494    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.124    12.618 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_118/O
                         net (fo=1, routed)           1.348    13.966    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_63
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.904    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.904    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                 67.938    

Slack (MET) :             68.012ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 1.368ns (9.294%)  route 13.352ns (90.706%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.806    13.803    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.166    82.347    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.815    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.815    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                 68.012    

Slack (MET) :             68.048ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.677ns  (logic 1.368ns (9.320%)  route 13.309ns (90.680%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.763    13.761    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.634    81.946    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.506    
                         clock uncertainty           -0.166    82.340    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.808    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.808    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                 68.048    

Slack (MET) :             68.201ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.659ns  (logic 0.580ns (3.957%)  route 14.079ns (96.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        13.436    12.985    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y12         LUT3 (Prop_lut3_I0_O)        0.124    13.109 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_99/O
                         net (fo=1, routed)           0.643    13.752    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_53
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.166    82.396    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.953    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.953    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 68.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U4/x_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/clk_out1
    SLICE_X64Y87         FDRE                                         r  U4/x_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/x_0_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/x_0[2]
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U4/clk_out1
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.070    -0.492    U4/x_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y91         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.307    U2/U2/dato1_reg[6]
    SLICE_X58Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U2/U2/sample_out_next[6]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.120    -0.466    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[11]/Q
                         net (fo=2, routed)           0.159    -0.298    U4/UUT_data_route/r2_state_reg[7]_0[4]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.075    -0.506    U4/UUT_data_route/r2_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U4/x_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.194%)  route 0.178ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/clk_out1
    SLICE_X63Y89         FDRE                                         r  U4/x_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/x_0_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.279    U4/x_0[5]
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U4/clk_out1
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.070    -0.490    U4/x_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/UUT_data_route/r2_state_reg[7]_0[6]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.076    -0.505    U4/UUT_data_route/r2_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U4/x_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.277%)  route 0.176ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U4/clk_out1
    SLICE_X66Y91         FDRE                                         r  U4/x_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U4/x_0_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.258    U4/x_0[6]
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/clk_out1
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.066    -0.493    U4/x_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.379%)  route 0.200ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/UUT_data_route/clk_out1
    SLICE_X65Y87         FDRE                                         r  U4/UUT_data_route/r3_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/UUT_data_route/r3_state_reg[7]/Q
                         net (fo=2, routed)           0.200    -0.259    U4/UUT_data_route/r2_state_reg[7]_0[0]
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X66Y90         FDRE (Hold_fdre_C_D)         0.085    -0.496    U4/UUT_data_route/r2_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.229ns (55.891%)  route 0.181ns (44.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    U2/U2/clk_out1
    SLICE_X57Y91         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  U2/U2/dato2_reg_reg[7]/Q
                         net (fo=2, routed)           0.181    -0.292    U2/U2/dato2_reg[7]
    SLICE_X58Y91         LUT3 (Prop_lut3_I2_O)        0.101    -0.191 r  U2/U2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    U2/U2/sample_out_next[7]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.131    -0.431    U2/U2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U3/r_reg[6]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.248 r  U2/U3/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U3/r_next[7]
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y92         FDCE (Hold_fdce_C_D)         0.107    -0.492    U2/U3/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U2/dato1_reg[2]
    SLICE_X59Y90         LUT5 (Prop_lut5_I3_O)        0.042    -0.248 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U2/dato1_next[3]
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.107    -0.492    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y19     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y38     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y22     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y20     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y6      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y30     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y30     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y18     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y8      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X40Y91     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X40Y91     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X41Y91     FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y89     U2/U2/cuenta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y90     U2/U2/cuenta_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X54Y90     U2/U2/cuenta_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X55Y89     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y86     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y86     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y90     U2/U1/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y85     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y91     U2/U2/dato1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     U2/U2/dato1_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X59Y90     U2/U2/dato1_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas_1
  To Clock:  clkfbout_clk_12megas_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       66.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.521ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        16.197ns  (logic 1.368ns (8.446%)  route 14.829ns (91.554%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.283    15.281    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.638    81.950    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.801    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                 66.521    

Slack (MET) :             66.724ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        15.991ns  (logic 1.368ns (8.555%)  route 14.623ns (91.445%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.077    15.075    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.635    81.947    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.176    82.330    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.798    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.798    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 66.724    

Slack (MET) :             67.414ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 1.368ns (8.944%)  route 13.927ns (91.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.381    14.378    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.792    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.792    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 67.414    

Slack (MET) :             67.424ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        15.279ns  (logic 1.368ns (8.954%)  route 13.911ns (91.046%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.365    14.362    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    81.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.176    82.318    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 67.424    

Slack (MET) :             67.812ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.897ns  (logic 1.368ns (9.183%)  route 13.529ns (90.817%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.983    13.980    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.792    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.792    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                 67.812    

Slack (MET) :             67.926ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.844ns  (logic 1.368ns (9.216%)  route 13.476ns (90.784%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.930    13.928    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.853    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.853    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                 67.926    

Slack (MET) :             67.927ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 0.580ns (3.900%)  route 14.293ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        12.945    12.494    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.124    12.618 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_118/O
                         net (fo=1, routed)           1.348    13.966    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_63
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                 67.927    

Slack (MET) :             68.001ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 1.368ns (9.294%)  route 13.352ns (90.706%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.806    13.803    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.804    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                 68.001    

Slack (MET) :             68.037ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.677ns  (logic 1.368ns (9.320%)  route 13.309ns (90.680%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.763    13.761    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.634    81.946    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                 68.037    

Slack (MET) :             68.190ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        14.659ns  (logic 0.580ns (3.957%)  route 14.079ns (96.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        13.436    12.985    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y12         LUT3 (Prop_lut3_I0_O)        0.124    13.109 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_99/O
                         net (fo=1, routed)           0.643    13.752    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_53
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.942    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.942    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 68.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 U4/x_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/clk_out1
    SLICE_X64Y87         FDRE                                         r  U4/x_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/x_0_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/x_0[2]
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U4/clk_out1
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.070    -0.316    U4/x_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y91         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.307    U2/U2/dato1_reg[6]
    SLICE_X58Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U2/U2/sample_out_next[6]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.120    -0.290    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[11]/Q
                         net (fo=2, routed)           0.159    -0.298    U4/UUT_data_route/r2_state_reg[7]_0[4]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.075    -0.330    U4/UUT_data_route/r2_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U4/x_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.194%)  route 0.178ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/clk_out1
    SLICE_X63Y89         FDRE                                         r  U4/x_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/x_0_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.279    U4/x_0[5]
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U4/clk_out1
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.070    -0.314    U4/x_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/UUT_data_route/r2_state_reg[7]_0[6]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.076    -0.329    U4/UUT_data_route/r2_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U4/x_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.277%)  route 0.176ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U4/clk_out1
    SLICE_X66Y91         FDRE                                         r  U4/x_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U4/x_0_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.258    U4/x_0[6]
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/clk_out1
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.066    -0.317    U4/x_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.379%)  route 0.200ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/UUT_data_route/clk_out1
    SLICE_X65Y87         FDRE                                         r  U4/UUT_data_route/r3_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/UUT_data_route/r3_state_reg[7]/Q
                         net (fo=2, routed)           0.200    -0.259    U4/UUT_data_route/r2_state_reg[7]_0[0]
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X66Y90         FDRE (Hold_fdre_C_D)         0.085    -0.320    U4/UUT_data_route/r2_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.229ns (55.891%)  route 0.181ns (44.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    U2/U2/clk_out1
    SLICE_X57Y91         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  U2/U2/dato2_reg_reg[7]/Q
                         net (fo=2, routed)           0.181    -0.292    U2/U2/dato2_reg[7]
    SLICE_X58Y91         LUT3 (Prop_lut3_I2_O)        0.101    -0.191 r  U2/U2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    U2/U2/sample_out_next[7]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.131    -0.255    U2/U2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U3/r_reg[6]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.248 r  U2/U3/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U3/r_next[7]
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X59Y92         FDCE (Hold_fdce_C_D)         0.107    -0.316    U2/U3/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U2/dato1_reg[2]
    SLICE_X59Y90         LUT5 (Prop_lut5_I3_O)        0.042    -0.248 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U2/dato1_next[3]
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.107    -0.316    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       66.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.521ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        16.197ns  (logic 1.368ns (8.446%)  route 14.829ns (91.554%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 81.950 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.283    15.281    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.638    81.950    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.510    
                         clock uncertainty           -0.176    82.333    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.801    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.801    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                 66.521    

Slack (MET) :             66.724ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        15.991ns  (logic 1.368ns (8.555%)  route 14.623ns (91.445%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 81.947 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)        10.077    15.075    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.635    81.947    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.507    
                         clock uncertainty           -0.176    82.330    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.798    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.798    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                 66.724    

Slack (MET) :             67.414ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 1.368ns (8.944%)  route 13.927ns (91.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.381    14.378    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.792    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.792    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                 67.414    

Slack (MET) :             67.424ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        15.279ns  (logic 1.368ns (8.954%)  route 13.911ns (91.046%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 81.935 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         9.365    14.362    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    81.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.495    
                         clock uncertainty           -0.176    82.318    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                 67.424    

Slack (MET) :             67.812ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.897ns  (logic 1.368ns (9.183%)  route 13.529ns (90.817%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 81.941 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.983    13.980    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.629    81.941    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559    82.501    
                         clock uncertainty           -0.176    82.324    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.792    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.792    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                 67.812    

Slack (MET) :             67.926ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.844ns  (logic 1.368ns (9.216%)  route 13.476ns (90.784%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.930    13.928    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.853    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.853    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                 67.926    

Slack (MET) :             67.927ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 0.580ns (3.900%)  route 14.293ns (96.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        12.945    12.494    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.124    12.618 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_118/O
                         net (fo=1, routed)           1.348    13.966    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_63
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.893    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.893    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                 67.927    

Slack (MET) :             68.001ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 1.368ns (9.294%)  route 13.352ns (90.706%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 82.025 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.806    13.803    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.712    82.025    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.513    
                         clock uncertainty           -0.176    82.336    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.804    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.804    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                 68.001    

Slack (MET) :             68.037ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.677ns  (logic 1.368ns (9.320%)  route 13.309ns (90.680%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 81.946 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.623    -0.917    U2/U2/clk_out1
    SLICE_X54Y89         FDRE                                         r  U2/U2/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  U2/U2/cuenta_reg_reg[0]/Q
                         net (fo=15, routed)          0.868     0.469    U2/U2/cuenta_reg[0]
    SLICE_X55Y89         LUT3 (Prop_lut3_I0_O)        0.152     0.621 r  U2/U2/cuenta_reg[3]_i_2/O
                         net (fo=1, routed)           1.005     1.626    U2/U2/cuenta_reg[3]_i_2_n_0
    SLICE_X57Y89         LUT6 (Prop_lut6_I4_O)        0.326     1.952 r  U2/U2/cuenta_reg[3]_i_1/O
                         net (fo=3, routed)           1.028     2.980    U2/U2/cuenta_reg[3]_i_1_n_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.104 f  U2/U2/dato2_reg[7]_i_4/O
                         net (fo=3, routed)           0.671     3.775    U2/U2/dato2_reg[7]_i_4_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.124     3.899 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.975     4.874    U2/U2/addra_reg_reg[0]
    SLICE_X51Y89         LUT4 (Prop_lut4_I2_O)        0.124     4.998 r  U2/U2/U3_i_2/O
                         net (fo=131, routed)         8.763    13.761    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.634    81.946    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559    82.506    
                         clock uncertainty           -0.176    82.329    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.797    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                 68.037    

Slack (MET) :             68.190ns  (required time - arrival time)
  Source:                 addra_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        14.659ns  (logic 0.580ns (3.957%)  route 14.079ns (96.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.633    -0.907    clk_12mhz
    SLICE_X47Y91         FDRE                                         r  addra_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  addra_reg_reg[15]/Q
                         net (fo=200, routed)        13.436    12.985    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[15]
    SLICE_X72Y12         LUT3 (Prop_lut3_I0_O)        0.124    13.109 r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_99/O
                         net (fo=1, routed)           0.643    13.752    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_53
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.761    82.074    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.942    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.942    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 68.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 U4/x_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/clk_out1
    SLICE_X64Y87         FDRE                                         r  U4/x_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/x_0_reg[2]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/x_0[2]
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U4/clk_out1
    SLICE_X69Y87         FDRE                                         r  U4/x_1_reg[2]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X69Y87         FDRE (Hold_fdre_C_D)         0.070    -0.316    U4/x_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y91         FDRE                                         r  U2/U2/dato1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[6]/Q
                         net (fo=3, routed)           0.151    -0.307    U2/U2/dato1_reg[6]
    SLICE_X58Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.262 r  U2/U2/sample_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    U2/U2/sample_out_next[6]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[6]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.120    -0.290    U2/U2/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[11]/Q
                         net (fo=2, routed)           0.159    -0.298    U4/UUT_data_route/r2_state_reg[7]_0[4]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[4]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.075    -0.330    U4/UUT_data_route/r2_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U4/x_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.194%)  route 0.178ns (55.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/clk_out1
    SLICE_X63Y89         FDRE                                         r  U4/x_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/x_0_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.279    U4/x_0[5]
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U4/clk_out1
    SLICE_X64Y89         FDRE                                         r  U4/x_1_reg[5]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.070    -0.314    U4/x_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    U4/UUT_data_route/clk_out1
    SLICE_X65Y88         FDRE                                         r  U4/UUT_data_route/r3_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  U4/UUT_data_route/r3_state_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.288    U4/UUT_data_route/r2_state_reg[7]_0[6]
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X67Y91         FDRE                                         r  U4/UUT_data_route/r2_state_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.076    -0.329    U4/UUT_data_route/r2_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U4/x_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.277%)  route 0.176ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U4/clk_out1
    SLICE_X66Y91         FDRE                                         r  U4/x_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U4/x_0_reg[6]/Q
                         net (fo=2, routed)           0.176    -0.258    U4/x_0[6]
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/clk_out1
    SLICE_X68Y90         FDRE                                         r  U4/x_1_reg[6]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X68Y90         FDRE (Hold_fdre_C_D)         0.066    -0.317    U4/x_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U4/UUT_data_route/r3_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/UUT_data_route/r2_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.379%)  route 0.200ns (58.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U4/UUT_data_route/clk_out1
    SLICE_X65Y87         FDRE                                         r  U4/UUT_data_route/r3_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U4/UUT_data_route/r3_state_reg[7]/Q
                         net (fo=2, routed)           0.200    -0.259    U4/UUT_data_route/r2_state_reg[7]_0[0]
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U4/UUT_data_route/clk_out1
    SLICE_X66Y90         FDRE                                         r  U4/UUT_data_route/r2_state_reg[0]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X66Y90         FDRE (Hold_fdre_C_D)         0.085    -0.320    U4/UUT_data_route/r2_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.229ns (55.891%)  route 0.181ns (44.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    U2/U2/clk_out1
    SLICE_X57Y91         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  U2/U2/dato2_reg_reg[7]/Q
                         net (fo=2, routed)           0.181    -0.292    U2/U2/dato2_reg[7]
    SLICE_X58Y91         LUT3 (Prop_lut3_I2_O)        0.101    -0.191 r  U2/U2/sample_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    U2/U2/sample_out_next[7]
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X58Y91         FDRE                                         r  U2/U2/sample_out_reg_reg[7]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.131    -0.255    U2/U2/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  U2/U3/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U3/r_reg[6]
    SLICE_X59Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.248 r  U2/U3/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U3/r_next[7]
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U3/clk_out1
    SLICE_X59Y92         FDCE                                         r  U2/U3/r_reg_reg[7]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X59Y92         FDCE (Hold_fdce_C_D)         0.107    -0.316    U2/U3/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U2/U2/dato1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U2/U2/dato1_reg_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.290    U2/U2/dato1_reg[2]
    SLICE_X59Y90         LUT5 (Prop_lut5_I3_O)        0.042    -0.248 r  U2/U2/dato1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U2/U2/dato1_next[3]
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.836    -0.837    U2/U2/clk_out1
    SLICE_X59Y90         FDRE                                         r  U2/U2/dato1_reg_reg[3]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.176    -0.423    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.107    -0.316    U2/U2/dato1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.068    





