{:input (genetic.crossover/dumb-crossover 163396282 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire21_:missing_33 , \\wire22_:missing_35 , wire23_40);\n  wire \\:missing_edge ;\n  wire wire13;\n  wire wire18_40;\n  wire \\wire1_:missing_20 ;\n  input \\wire21_:missing_33 ;\n  wire \\wire21_:missing_33 ;\n  input \\wire22_:missing_35 ;\n  wire \\wire22_:missing_35 ;\n  output wire23_40;\n  wire wire23_40;\n  wire \\wire24_:missing_42 ;\n  wire wire25_34;\n  wire wire25_40;\n  wire wire26_33;\n  wire wire26_34;\n  wire wire27_11;\n  wire wire27_12;\n  wire \\wire27_13_:missing_19 ;\n  wire wire27_32;\n  wire wire27_32_33_35;\n  wire wire27_35;\n  wire wire27_39;\n  wire wire27_7;\n  wire \\wire27_:missing_41 ;\n  wire \\wire27_:missing_6 ;\n  wire wire28_38;\n  wire wire28_40_43;\n  wire \\wire29_:missing ;\n  wire wire2_40;\n  wire \\wire2_:missing ;\n  wire wire30_40;\n  wire \\wire30_:missing ;\n  wire \\wire31_40_:missing ;\n  wire \\wire31_:missing ;\n  wire wire32_37;\n  wire \\wire34_:missing ;\n  wire wire36_40;\n  wire \\wire36_:missing_37 ;\n  wire \\wire36_:missing_39 ;\n  wire wire3_14;\n  wire wire3_18;\n  wire wire41;\n  wire wire5_16;\n  wire \\wire8_:missing_10 ;\n  wire \\wire8_:missing_11 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_9_14 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire2_:missing  = 2'h1 >> wire2_40;\n  assign \\wire:missing_edge  = 2'hx >> \\wire1_:missing_20 ;\n  assign wire3_14 = 2'h1 >> wire3_18;\n  assign wire25_34 = 2'h1 >> wire25_40;\n  assign wire26_34 = 2'h1 >> wire26_33;\n  assign wire27_11 = 2'h1 >> wire27_35;\n  assign wire28_38 = 2'h1 >> wire28_40_43;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire30_:missing  = 2'h1 >> wire30_40;\n  assign \\wire31_:missing  = 2'h1 >> \\wire31_40_:missing ;\n  assign wire32_37 = 4'h6 >> { wire27_32_33_35, wire27_32 };\n  assign wire26_33 = 4'h8 >> { wire27_32_33_35, \\wire21_:missing_33  };\n  assign \\wire34_:missing  = 4'h8 >> { wire26_34, wire25_34 };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire27_35 = 4'h8 >> { wire27_32_33_35, \\wire22_:missing_35  };\n  assign wire36_40 = 4'h4 >> { \\wire36_:missing_39 , \\wire36_:missing_37  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire24_:missing_42 ;\n  assign wire5_16 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_6  = 4'h8 >> { \\wire27_:missing_6 , \\wire27_:missing_6  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire27_7, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire8_:missing_11 , \\wire8_:missing_10  };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire:missing_9_14 , \\wire:missing_edge  };\n  assign \\wire1_:missing_20  = 1'h1;\n  assign \\wire24_:missing_42  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_43  = wire28_40_43;\n  assign wire41 = \\wire27_:missing_41 ;\n  assign wire2_40 = wire36_40;\n  assign \\wire36_:missing_39  = wire27_39;\n  assign \\wire:missing_edge  = wire28_38;\n  assign \\wire36_:missing_37  = wire32_37;\n  assign \\wire:missing_edge  = \\wire27_13_:missing_19 ;\n  assign wire3_18 = wire18_40;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire5_16;\n  assign \\wire:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_9_14  = wire3_14;\n  assign wire13 = \\wire27_13_:missing_19 ;\n  assign \\wire:missing_edge  = wire27_12;\n  assign \\wire8_:missing_11  = wire27_11;\n  assign \\wire8_:missing_10  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:3.1-97.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire21_:missing_33 , \\wire22_:missing_35 , wire23_40);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:5.8-5.14\" *)\n  wire wire13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:7.8-7.26\" *)\n  wire \\wire1_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:8.9-8.28\" *)\n  input \\wire21_:missing_33 ;\n  wire \\wire21_:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:10.9-10.28\" *)\n  input \\wire22_:missing_35 ;\n  wire \\wire22_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:12.10-12.19\" *)\n  output wire23_40;\n  wire wire23_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:14.8-14.27\" *)\n  wire \\wire24_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:20.8-20.17\" *)\n  wire wire27_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:21.8-21.30\" *)\n  wire \\wire27_13_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:29.8-29.17\" *)\n  wire wire28_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:31.8-31.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:46.8-46.16\" *)\n  wire wire5_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:47.8-47.26\" *)\n  wire \\wire8_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:49.8-49.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:52.8-52.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/99DCE729.v:54.10-54.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13 = 1'hx;\n  assign \\wire1_:missing_20  = 1'h1;\n  assign wire23_40 = 1'hx;\n  assign \\wire24_:missing_42  = 1'h1;\n  assign wire27_12 = 1'hx;\n  assign \\wire27_13_:missing_19  = 1'hx;\n  assign wire28_38 = 1'hx;\n  assign \\wire29_:missing  = 1'hx;\n  assign wire5_16 = 1'hx;\n  assign \\wire8_:missing_10  = 1'hx;\n  assign \\wire:missing_15  = 1'hx;\n  assign \\wire:missing_9  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:20:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi/src/top.v'.\nSBY  3:20:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] Copy '/tmp/fuzzmount2DDF5D8C/99DCE729.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi/src/99DCE729.v'.\nSBY  3:20:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] Copy '/tmp/fuzzmount2DDF5D8C/99DCE729.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi/src/99DCE729.post.v'.\nSBY  3:20:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: abc pdr\nSBY  3:20:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:20:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/99DCE729.v:62$22_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/99DCE729.v:62$22.Y and constant 1'x in presynth: Resolved using constant.\nSBY  3:20:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] base: Warning: Wire presynth.\\wire23_40 is used but has no driver.\nSBY  3:20:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] base: finished (returncode=0)\nSBY  3:20:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:20:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] aig: Warning: Wire presynth.\\wire23_40 is used but has no driver.\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] aig: finished (returncode=0)\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: Warning: The network has no constraints.\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: finished (returncode=0)\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] engine_0: Status returned by engine: FAIL\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi'.\nSBY  3:20:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl_9kccwi] DONE (FAIL, rc=2)\n", :err ""}}}