<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 2 Configuration Register - configuration_dedicated_io_2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 2 Configuration Register - configuration_dedicated_io_2</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 2</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb0426ebc27b3f88940760e66a5cba0b1"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7faee297ec2e0b8bbc07183f370cd15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga7faee297ec2e0b8bbc07183f370cd15a">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7faee297ec2e0b8bbc07183f370cd15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507e76cad20ffa462df7fd869d023d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga507e76cad20ffa462df7fd869d023d84">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga507e76cad20ffa462df7fd869d023d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bda7335d95e5e6c69b7caf5f660396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga84bda7335d95e5e6c69b7caf5f660396">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga84bda7335d95e5e6c69b7caf5f660396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6487f2c3ae7b4e5075ba197f38b644fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga6487f2c3ae7b4e5075ba197f38b644fe">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga6487f2c3ae7b4e5075ba197f38b644fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79318a486df04d26af1f85f98c424a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga79318a486df04d26af1f85f98c424a07">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga79318a486df04d26af1f85f98c424a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f21ab44f83563e5401a3090f536ae30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga6f21ab44f83563e5401a3090f536ae30">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f21ab44f83563e5401a3090f536ae30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c169fd382e566ef60a50f929dad71b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga7c169fd382e566ef60a50f929dad71b8">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7c169fd382e566ef60a50f929dad71b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ef1a8c21a2f37c2e242054590d8326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gac8ef1a8c21a2f37c2e242054590d8326">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:gac8ef1a8c21a2f37c2e242054590d8326"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc80fa191ae81e248737534ee535e3d40"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga467ea44f5fdd032372e67b2db37bb5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga467ea44f5fdd032372e67b2db37bb5ab">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga467ea44f5fdd032372e67b2db37bb5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5e4a9b84faafcc7321fb84cfa64f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gadd5e4a9b84faafcc7321fb84cfa64f45">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadd5e4a9b84faafcc7321fb84cfa64f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842eb51713b6ff1d0308bb4589f5f9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga842eb51713b6ff1d0308bb4589f5f9d0">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga842eb51713b6ff1d0308bb4589f5f9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ce91ef5cf8477681a25ed4dbdda046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga42ce91ef5cf8477681a25ed4dbdda046">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga42ce91ef5cf8477681a25ed4dbdda046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4197e91207d237c7372e61f42ed267ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga4197e91207d237c7372e61f42ed267ca">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga4197e91207d237c7372e61f42ed267ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558ec6e464f3ccaf30d439477fadcd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga558ec6e464f3ccaf30d439477fadcd7f">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga558ec6e464f3ccaf30d439477fadcd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736b64cbbf07f5105b261f48e7c3633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga6736b64cbbf07f5105b261f48e7c3633">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga6736b64cbbf07f5105b261f48e7c3633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a806c82365e788c5e020a9d501410e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga0a806c82365e788c5e020a9d501410e5">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga0a806c82365e788c5e020a9d501410e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f202e737efc5c62f9eba5b9ed7596ff"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0faf382aba17da9bd4301cb5b6d9b459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga0faf382aba17da9bd4301cb5b6d9b459">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0faf382aba17da9bd4301cb5b6d9b459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5796d7e233766d2805c210afade63e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gab5796d7e233766d2805c210afade63e4">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab5796d7e233766d2805c210afade63e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1bddbf469515d8bc7a2757ac043777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga2d1bddbf469515d8bc7a2757ac043777">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2d1bddbf469515d8bc7a2757ac043777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723fee7c99c90ae84854fd370ee0e0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga723fee7c99c90ae84854fd370ee0e0d4">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga723fee7c99c90ae84854fd370ee0e0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c41c29aa2f6319a2ec4f846b444b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga79c41c29aa2f6319a2ec4f846b444b57">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:ga79c41c29aa2f6319a2ec4f846b444b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90ddfd1e4fce0e20ff0b4b375e5955e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gab90ddfd1e4fce0e20ff0b4b375e5955e">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab90ddfd1e4fce0e20ff0b4b375e5955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f695701f2144d0f3efacd5eda06225a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga2f695701f2144d0f3efacd5eda06225a">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga2f695701f2144d0f3efacd5eda06225a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf91ce0c32fa71eda4047f8f83ce04df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gabf91ce0c32fa71eda4047f8f83ce04df">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gabf91ce0c32fa71eda4047f8f83ce04df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa0503f330276b4edad5987d0f9517d79"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadfa6d993ada79b2e3f18bd3a772a710b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gadfa6d993ada79b2e3f18bd3a772a710b">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gadfa6d993ada79b2e3f18bd3a772a710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6a2528c105f24d9bef82b539a0f46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga9a6a2528c105f24d9bef82b539a0f46d">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga9a6a2528c105f24d9bef82b539a0f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d36b1adabf9cd279538553cebeebc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga3d36b1adabf9cd279538553cebeebc8d">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3d36b1adabf9cd279538553cebeebc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31346492bffa238d8f7b89a18593626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaf31346492bffa238d8f7b89a18593626">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gaf31346492bffa238d8f7b89a18593626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6d0640034df0dd0e63e70a7bf8fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga9f6d0640034df0dd0e63e70a7bf8fd92">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga9f6d0640034df0dd0e63e70a7bf8fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9d27afba562df2f6d661ec2da98573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gabe9d27afba562df2f6d661ec2da98573">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabe9d27afba562df2f6d661ec2da98573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48c12985e71e3d7784aadd294de3df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gae48c12985e71e3d7784aadd294de3df0">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gae48c12985e71e3d7784aadd294de3df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19973d0eff70a46a50d1615a67f192db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga19973d0eff70a46a50d1615a67f192db">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga19973d0eff70a46a50d1615a67f192db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4e30f0e77f02fd358a4b81f2c078f68a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa2fb6183d3576a35c66d680ab087be79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaa2fb6183d3576a35c66d680ab087be79">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa2fb6183d3576a35c66d680ab087be79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad870c1996489ff3a4689391c8aaebed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gad870c1996489ff3a4689391c8aaebed5">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gad870c1996489ff3a4689391c8aaebed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27537405d66fb2fafd6029bef0ffeb83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga27537405d66fb2fafd6029bef0ffeb83">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga27537405d66fb2fafd6029bef0ffeb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c934542cbb398263e8c6fe381b27be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaa9c934542cbb398263e8c6fe381b27be">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaa9c934542cbb398263e8c6fe381b27be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8a2360a257da5ce3340683089408d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga9b8a2360a257da5ce3340683089408d8">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga9b8a2360a257da5ce3340683089408d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e8bf80db5e1cf93a1e6da16a242f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga40e8bf80db5e1cf93a1e6da16a242f3f">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga40e8bf80db5e1cf93a1e6da16a242f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfc21388e0bd7107811a91dcbb4f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga0dfc21388e0bd7107811a91dcbb4f580">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga0dfc21388e0bd7107811a91dcbb4f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f5576fcd9a3153d5bcb271d10bb712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga92f5576fcd9a3153d5bcb271d10bb712">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga92f5576fcd9a3153d5bcb271d10bb712"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03524d4b323aa3befea189e10dcce1ae"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga583a1e0f6c571bd110943dd46459617a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga583a1e0f6c571bd110943dd46459617a">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga583a1e0f6c571bd110943dd46459617a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6078dcc134cf89529f88b26bd2fd55e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga6078dcc134cf89529f88b26bd2fd55e8">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6078dcc134cf89529f88b26bd2fd55e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cddd398e938b0dc25dcb2e21bdd04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga09cddd398e938b0dc25dcb2e21bdd04f">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga09cddd398e938b0dc25dcb2e21bdd04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657df14024973da96eff8768d0db118d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga657df14024973da96eff8768d0db118d">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga657df14024973da96eff8768d0db118d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4236b6e4c079f713e386b68d50a7e4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga4236b6e4c079f713e386b68d50a7e4a7">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga4236b6e4c079f713e386b68d50a7e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcd3d893945fe37b7d9dd9c06c3f8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga4dcd3d893945fe37b7d9dd9c06c3f8ab">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4dcd3d893945fe37b7d9dd9c06c3f8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0a52fb8c342155df8c9c747dadc57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gacdb0a52fb8c342155df8c9c747dadc57">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gacdb0a52fb8c342155df8c9c747dadc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57657b8817015ca3ee40f444c43b7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gad57657b8817015ca3ee40f444c43b7d9">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gad57657b8817015ca3ee40f444c43b7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe81a920c60072bbee02c5a4ff1db192c"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabdafe35ff7e0894808686fc93164b2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gabdafe35ff7e0894808686fc93164b2e0">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gabdafe35ff7e0894808686fc93164b2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9dbbc29f42916ab9cfefbcb85587934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gac9dbbc29f42916ab9cfefbcb85587934">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac9dbbc29f42916ab9cfefbcb85587934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b956456cd34fb698477ee6211dac4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga2b956456cd34fb698477ee6211dac4d3">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2b956456cd34fb698477ee6211dac4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a7f48d161c045d7d556a5576efb468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaf4a7f48d161c045d7d556a5576efb468">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gaf4a7f48d161c045d7d556a5576efb468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dc3308585a7092e9fdc7a475bb46fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gae8dc3308585a7092e9fdc7a475bb46fa">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gae8dc3308585a7092e9fdc7a475bb46fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea945bdc558095e848a9a19ca7a80e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaea945bdc558095e848a9a19ca7a80e63">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaea945bdc558095e848a9a19ca7a80e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138e906b2e54e5bc1f8a7b68fddda7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga138e906b2e54e5bc1f8a7b68fddda7e0">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga138e906b2e54e5bc1f8a7b68fddda7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d7063caebafb0658b3a43a0ff8f66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga94d7063caebafb0658b3a43a0ff8f66f">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga94d7063caebafb0658b3a43a0ff8f66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6747293b2f4e86b18047f17f1fe89bd8"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga05cb87a62a28045ddf37ba88b75ae605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga05cb87a62a28045ddf37ba88b75ae605">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga05cb87a62a28045ddf37ba88b75ae605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8426e08a12b3ea3a2c15f1a86d1c9f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga8426e08a12b3ea3a2c15f1a86d1c9f00">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga8426e08a12b3ea3a2c15f1a86d1c9f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb8d4f346d809e77529c49d716fea8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gacdb8d4f346d809e77529c49d716fea8b">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacdb8d4f346d809e77529c49d716fea8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ed2ce39d54349343251f748a56ee15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaf7ed2ce39d54349343251f748a56ee15">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gaf7ed2ce39d54349343251f748a56ee15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6fd813f77a995e7d6d1a3d2931d66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gada6fd813f77a995e7d6d1a3d2931d66b">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:gada6fd813f77a995e7d6d1a3d2931d66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44724d098e78002efe4d84adeafb2ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga44724d098e78002efe4d84adeafb2ba9">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga44724d098e78002efe4d84adeafb2ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9971ddc6d368a805e3252875e468f132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga9971ddc6d368a805e3252875e468f132">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga9971ddc6d368a805e3252875e468f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d9ef15836d4c7fe6cc1f0c88c33220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga63d9ef15836d4c7fe6cc1f0c88c33220">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:ga63d9ef15836d4c7fe6cc1f0c88c33220"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9fc41e27413d7d7e025e46de13b86d34"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga675a85ffeb7cae381fffe01238cdb050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga675a85ffeb7cae381fffe01238cdb050">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga675a85ffeb7cae381fffe01238cdb050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21fc2e227cb0a30eac1600402a376727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga21fc2e227cb0a30eac1600402a376727">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga21fc2e227cb0a30eac1600402a376727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf333e383d2052727e2448922226201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga0cf333e383d2052727e2448922226201">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0cf333e383d2052727e2448922226201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dce5cb943ababcab5451538c87151e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga6dce5cb943ababcab5451538c87151e6">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga6dce5cb943ababcab5451538c87151e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cd4e852964bb3cd8f1ecd8d506b6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga66cd4e852964bb3cd8f1ecd8d506b6e9">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga66cd4e852964bb3cd8f1ecd8d506b6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163bdaee4a99c085143ade5c779d12f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga163bdaee4a99c085143ade5c779d12f8">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga163bdaee4a99c085143ade5c779d12f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750bca004cf421f8d3a5b9355fabf2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga750bca004cf421f8d3a5b9355fabf2b5">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga750bca004cf421f8d3a5b9355fabf2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3afcb0f803d3f0d2373fac66b0913f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaec3afcb0f803d3f0d2373fac66b0913f">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:gaec3afcb0f803d3f0d2373fac66b0913f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6d44b20ba243db30af2448e457137629"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad1f4cb95ca8d949cf37365335c0ef5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gad1f4cb95ca8d949cf37365335c0ef5b1">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gad1f4cb95ca8d949cf37365335c0ef5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20beff218bb9ab4d1031adc0a73c21f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga20beff218bb9ab4d1031adc0a73c21f7">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga20beff218bb9ab4d1031adc0a73c21f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45b202ca4aa2097ad57f6ea39ae8413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gab45b202ca4aa2097ad57f6ea39ae8413">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab45b202ca4aa2097ad57f6ea39ae8413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc3dca93297ae32fa5119be9f157589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaedc3dca93297ae32fa5119be9f157589">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:gaedc3dca93297ae32fa5119be9f157589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a56bbff21a0e936833b85ee66f4e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gac3a56bbff21a0e936833b85ee66f4e71">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:gac3a56bbff21a0e936833b85ee66f4e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794198d72164ff6631745f33de14d822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga794198d72164ff6631745f33de14d822">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga794198d72164ff6631745f33de14d822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1ce2ed8b22051ac2e7f89dad4c0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga38f1ce2ed8b22051ac2e7f89dad4c0ef">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga38f1ce2ed8b22051ac2e7f89dad4c0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a469ce0c4b31fca227e81e448b2ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#gaf1a469ce0c4b31fca227e81e448b2ed7">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:gaf1a469ce0c4b31fca227e81e448b2ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s">ALT_PINMUX_DCTD_IO_CFG_2_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga816db996eb1a923abada54306fc57a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga816db996eb1a923abada54306fc57a66">ALT_PINMUX_DCTD_IO_CFG_2_RESET</a>&#160;&#160;&#160;0x000d0000</td></tr>
<tr class="separator:ga816db996eb1a923abada54306fc57a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d671a489b84f1c4546fbcc23d3130a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga71d671a489b84f1c4546fbcc23d3130a">ALT_PINMUX_DCTD_IO_CFG_2_OFST</a>&#160;&#160;&#160;0x108</td></tr>
<tr class="separator:ga71d671a489b84f1c4546fbcc23d3130a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga042e0d66055c7e5bc4571ea05536c5c3"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s">ALT_PINMUX_DCTD_IO_CFG_2_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga042e0d66055c7e5bc4571ea05536c5c3">ALT_PINMUX_DCTD_IO_CFG_2_t</a></td></tr>
<tr class="separator:ga042e0d66055c7e5bc4571ea05536c5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_2_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html">ALT_PINMUX_DCTD_IO_CFG_2</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1aba4e3a4f979a755a8ec08a772a901"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab1dc391fb68f70adb4f83eb1fe8aea6a"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1ab54fc58cea601e7cf5fee6100c04bc"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8dc9c6400ac9f580d00d1c6db50f0de0"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa89c2848a02133d2d47c8ad5eae94a4c"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a58d2be4494e4837b488f373d2ce5e84b"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a134ed083469ad9813b1b7555920e3587"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8c4f6fda362cad46b16d94292cc5497f"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca82ac62be0015050c7ae14a232e281a"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad342cdc23e272e9a63d6f8733c070977"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga7faee297ec2e0b8bbc07183f370cd15a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga507e76cad20ffa462df7fd869d023d84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84bda7335d95e5e6c69b7caf5f660396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6487f2c3ae7b4e5075ba197f38b644fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga79318a486df04d26af1f85f98c424a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f21ab44f83563e5401a3090f536ae30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c169fd382e566ef60a50f929dad71b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac8ef1a8c21a2f37c2e242054590d8326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga467ea44f5fdd032372e67b2db37bb5ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd5e4a9b84faafcc7321fb84cfa64f45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga842eb51713b6ff1d0308bb4589f5f9d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42ce91ef5cf8477681a25ed4dbdda046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4197e91207d237c7372e61f42ed267ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga558ec6e464f3ccaf30d439477fadcd7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6736b64cbbf07f5105b261f48e7c3633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0a806c82365e788c5e020a9d501410e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0faf382aba17da9bd4301cb5b6d9b459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab5796d7e233766d2805c210afade63e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2d1bddbf469515d8bc7a2757ac043777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga723fee7c99c90ae84854fd370ee0e0d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga79c41c29aa2f6319a2ec4f846b444b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab90ddfd1e4fce0e20ff0b4b375e5955e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2f695701f2144d0f3efacd5eda06225a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabf91ce0c32fa71eda4047f8f83ce04df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadfa6d993ada79b2e3f18bd3a772a710b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a6a2528c105f24d9bef82b539a0f46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d36b1adabf9cd279538553cebeebc8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf31346492bffa238d8f7b89a18593626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9f6d0640034df0dd0e63e70a7bf8fd92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabe9d27afba562df2f6d661ec2da98573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae48c12985e71e3d7784aadd294de3df0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga19973d0eff70a46a50d1615a67f192db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_2_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa2fb6183d3576a35c66d680ab087be79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad870c1996489ff3a4689391c8aaebed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27537405d66fb2fafd6029bef0ffeb83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa9c934542cbb398263e8c6fe381b27be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b8a2360a257da5ce3340683089408d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40e8bf80db5e1cf93a1e6da16a242f3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0dfc21388e0bd7107811a91dcbb4f580"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga92f5576fcd9a3153d5bcb271d10bb712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_2_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga583a1e0f6c571bd110943dd46459617a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6078dcc134cf89529f88b26bd2fd55e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09cddd398e938b0dc25dcb2e21bdd04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga657df14024973da96eff8768d0db118d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4236b6e4c079f713e386b68d50a7e4a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4dcd3d893945fe37b7d9dd9c06c3f8ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdb0a52fb8c342155df8c9c747dadc57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad57657b8817015ca3ee40f444c43b7d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabdafe35ff7e0894808686fc93164b2e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9dbbc29f42916ab9cfefbcb85587934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b956456cd34fb698477ee6211dac4d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4a7f48d161c045d7d556a5576efb468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae8dc3308585a7092e9fdc7a475bb46fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaea945bdc558095e848a9a19ca7a80e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga138e906b2e54e5bc1f8a7b68fddda7e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga94d7063caebafb0658b3a43a0ff8f66f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_2_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga05cb87a62a28045ddf37ba88b75ae605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8426e08a12b3ea3a2c15f1a86d1c9f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdb8d4f346d809e77529c49d716fea8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7ed2ce39d54349343251f748a56ee15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gada6fd813f77a995e7d6d1a3d2931d66b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga44724d098e78002efe4d84adeafb2ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9971ddc6d368a805e3252875e468f132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga63d9ef15836d4c7fe6cc1f0c88c33220"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_2_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga675a85ffeb7cae381fffe01238cdb050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga21fc2e227cb0a30eac1600402a376727"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0cf333e383d2052727e2448922226201"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6dce5cb943ababcab5451538c87151e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga66cd4e852964bb3cd8f1ecd8d506b6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga163bdaee4a99c085143ade5c779d12f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga750bca004cf421f8d3a5b9355fabf2b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaec3afcb0f803d3f0d2373fac66b0913f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RTRIM">ALT_PINMUX_DCTD_IO_CFG_2_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad1f4cb95ca8d949cf37365335c0ef5b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20beff218bb9ab4d1031adc0a73c21f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab45b202ca4aa2097ad57f6ea39ae8413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaedc3dca93297ae32fa5119be9f157589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac3a56bbff21a0e936833b85ee66f4e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga794198d72164ff6631745f33de14d822"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38f1ce2ed8b22051ac2e7f89dad4c0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf1a469ce0c4b31fca227e81e448b2ed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_2_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga816db996eb1a923abada54306fc57a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_RESET&#160;&#160;&#160;0x000d0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html">ALT_PINMUX_DCTD_IO_CFG_2</a> register. </p>

</div>
</div>
<a class="anchor" id="ga71d671a489b84f1c4546fbcc23d3130a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_2_OFST&#160;&#160;&#160;0x108</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html">ALT_PINMUX_DCTD_IO_CFG_2</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga042e0d66055c7e5bc4571ea05536c5c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2__s">ALT_PINMUX_DCTD_IO_CFG_2_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html#ga042e0d66055c7e5bc4571ea05536c5c3">ALT_PINMUX_DCTD_IO_CFG_2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__2.html">ALT_PINMUX_DCTD_IO_CFG_2</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
