V3 6
EN work/d_latch 0         FL $XILINX/bcesp07/d_latch/d_latch.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/d_latch/Behavioral 0 FL $XILINX/bcesp07/d_latch/d_latch.vhd EN work/d_latch 0
AR work/d_latch/testbench_arch 0 FL $XILINX/bcesp07/d_latch/d_latch.ant \
      EN work/d_latch 0 CP d_latch PB ieee/STD_LOGIC_TEXTIO 1132105539
