{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713776271041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713776271041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 10:57:50 2024 " "Processing started: Mon Apr 22 10:57:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713776271041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776271041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP1_Additionneur -c TP1_Additionneur " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP1_Additionneur -c TP1_Additionneur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776271041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713776271383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713776271383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4b-bdf_type " "Found design unit 1: full_adder_4b-bdf_type" {  } { { "full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder_4b.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278100 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4b " "Found entity 1: full_adder_4b" {  } { { "full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder_4b.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/boute/Documents/ecole/FPGA/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavioral " "Found design unit 1: half_adder-behavioral" {  } { { "half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/half_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278102 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_half_adder-tb " "Found design unit 1: tb_half_adder-tb" {  } { { "tb_half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278103 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_half_adder " "Found entity 1: tb_half_adder" {  } { { "tb_half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278104 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder-tb " "Found design unit 1: tb_full_adder-tb" {  } { { "tb_full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278105 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder " "Found entity 1: tb_full_adder" {  } { { "tb_full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder_4b-tb " "Found design unit 1: tb_full_adder_4b-tb" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278106 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder_4b " "Found entity 1: tb_full_adder_4b" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_full_adder_4b " "Elaborating entity \"tb_full_adder_4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713776278155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S1\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S2\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S3\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S4 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S4\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"C\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_full_adder_4b.vhd(47) " "VHDL Wait Statement error at tb_full_adder_4b.vhd(47): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 47 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713776278272 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 10:57:58 2024 " "Processing ended: Mon Apr 22 10:57:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713776278272 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713776278272 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713776278272 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713776271041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713776271041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 10:57:50 2024 " "Processing started: Mon Apr 22 10:57:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713776271041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776271041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP1_Additionneur -c TP1_Additionneur " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP1_Additionneur -c TP1_Additionneur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776271041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713776271383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713776271383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4b-bdf_type " "Found design unit 1: full_adder_4b-bdf_type" {  } { { "full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder_4b.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278100 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4b " "Found entity 1: full_adder_4b" {  } { { "full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder_4b.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/boute/Documents/ecole/FPGA/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavioral " "Found design unit 1: half_adder-behavioral" {  } { { "half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/half_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278102 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_half_adder-tb " "Found design unit 1: tb_half_adder-tb" {  } { { "tb_half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278103 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_half_adder " "Found entity 1: tb_half_adder" {  } { { "tb_half_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278104 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder-tb " "Found design unit 1: tb_full_adder-tb" {  } { { "tb_full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278105 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder " "Found entity 1: tb_full_adder" {  } { { "tb_full_adder.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder_4b-tb " "Found design unit 1: tb_full_adder_4b-tb" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278106 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder_4b " "Found entity 1: tb_full_adder_4b" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713776278106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_full_adder_4b " "Elaborating entity \"tb_full_adder_4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713776278155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S1\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S2\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S3\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S4 tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"S4\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C tb_full_adder_4b.vhd(10) " "Verilog HDL or VHDL warning at tb_full_adder_4b.vhd(10): object \"C\" assigned a value but never read" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 "|tb_full_adder_4b"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_full_adder_4b.vhd(47) " "VHDL Wait Statement error at tb_full_adder_4b.vhd(47): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_full_adder_4b.vhd" "" { Text "C:/Users/boute/Documents/ecole/FPGA/tb_full_adder_4b.vhd" 47 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713776278156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713776278272 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 10:57:58 2024 " "Processing ended: Mon Apr 22 10:57:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713776278272 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713776278272 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713776278272 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713776278272 ""}
