Hello !!!
	
	This Project is for Design & Implementation and also Simulation of Verilog BCD to 7Segment Convertor Module .

	A.H.M :)
  	Sara Amirhosseini ðŸ’•


		GoodLuck ^_^
