Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4abd82736a434469ae445750375f84b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myip_fisr_v1_0_behav xil_defaultlib.myip_fisr_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fisr_rtl_ip
Compiling module xil_defaultlib.myip_fisr_v1_0_S00_AXI_default
Compiling module xil_defaultlib.myip_fisr_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot myip_fisr_v1_0_behav
