
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16352
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'MIPS_pipeline' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MIPS_pipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/PC.v:2]
INFO: [Synth 8-6157] synthesizing module 'iMEM' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/IMEM.v:2]
	Parameter MEM_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iMEM' (2#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/IMEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'Add_1' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Add_1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Add_1' (3#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Add_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (4#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/IF_ID.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX_1' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1' (5#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/register_file.v:3]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/sign_extend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (7#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/sign_extend.v:2]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Control_Unit.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (8#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Control_Unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (9#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ID_EX.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_1' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ALU_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_1' (10#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ALU_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX_2' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2' (11#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX_3' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_3.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_3' (12#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_3.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ALU_Control.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (13#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ALU_Control.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_2' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ALU_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2' (14#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/ALU_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (15#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/EX_MEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Branch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (16#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Branch.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Data_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (17#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/Data_memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (18#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MEM_WB.v:2]
INFO: [Synth 8-6157] synthesizing module 'MUX_4' [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4' (19#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MUX_4.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_pipeline' (20#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/MIPS_pipeline.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (21#1) [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.441 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1015.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/constrs_1/new/1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/project1/Pro_1/Pro_1.srcs/constrs_1/new/1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1106.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1106.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.410 ; gain = 90.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.410 ; gain = 90.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.410 ; gain = 90.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1106.410 ; gain = 90.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 206   
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
	   6 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1111.445 ; gain = 96.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1111.445 ; gain = 96.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1111.445 ; gain = 96.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1116.188 ; gain = 100.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    18|
|3     |LUT1   |     4|
|4     |LUT2   |    10|
|5     |LUT3   |    73|
|6     |LUT4   |   108|
|7     |LUT5   |   131|
|8     |LUT6   |  1484|
|9     |MUXF7  |   640|
|10    |MUXF8  |   320|
|11    |FDCE   |  4451|
|12    |FDPE   |   480|
|13    |IBUF   |     2|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1130.250 ; gain = 23.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1130.250 ; gain = 114.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1134.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 978 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1143.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1143.793 ; gain = 128.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/project1/Pro_1/Pro_1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 17:03:23 2023...
