

================================================================
== Vitis HLS Report for 'adap_fir_Pipeline_Coeff_Update_Loop'
================================================================
* Date:           Sun Nov  3 12:02:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        adap_fir_proj
* Solution:       adap_fir (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Coeff_Update_Loop  |       38|       38|        16|          1|          1|    24|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    143|    321|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    265|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    408|    417|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U10  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  143|  321|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_102_p2  |         +|   0|  0|  13|           5|           1|
    |icmp_ln42_fu_96_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          11|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_36                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_166                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |coeffs_1_addr_reg_140              |   5|   0|    5|          0|
    |coeffs_1_load_reg_161              |  32|   0|   32|          0|
    |div_reg_156                        |  32|   0|   32|          0|
    |i_1_fu_36                          |   5|   0|    5|          0|
    |mul1_reg_151                       |  32|   0|   32|          0|
    |shift_reg_load_reg_146             |  32|   0|   32|          0|
    |coeffs_1_addr_reg_140              |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 265|  32|  206|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_din0    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_din1    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_opcode  |  out|    2|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_dout0   |   in|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_ce      |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_din0    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_din1    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_dout0   |   in|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_ce      |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|error                |   in|   32|     ap_none|                                error|        scalar|
|shift_reg_address0   |  out|    5|   ap_memory|                            shift_reg|         array|
|shift_reg_ce0        |  out|    1|   ap_memory|                            shift_reg|         array|
|shift_reg_q0         |   in|   32|   ap_memory|                            shift_reg|         array|
|coeffs_1_address0    |  out|    5|   ap_memory|                             coeffs_1|         array|
|coeffs_1_ce0         |  out|    1|   ap_memory|                             coeffs_1|         array|
|coeffs_1_we0         |  out|    1|   ap_memory|                             coeffs_1|         array|
|coeffs_1_d0          |  out|   32|   ap_memory|                             coeffs_1|         array|
|coeffs_1_address1    |  out|    5|   ap_memory|                             coeffs_1|         array|
|coeffs_1_ce1         |  out|    1|   ap_memory|                             coeffs_1|         array|
|coeffs_1_q1          |   in|   32|   ap_memory|                             coeffs_1|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

