$date
	Fri Apr 26 21:44:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! FWD_B $end
$var wire 1 " FWD_A $end
$var wire 2 # Duty_SelB [1:0] $end
$var wire 2 $ Duty_SelA [1:0] $end
$var wire 1 % Done $end
$var wire 1 & BWD_B $end
$var wire 1 ' BWD_A $end
$var parameter 32 ( PRD $end
$var reg 1 ) Enable $end
$var reg 1 * IR_10k $end
$var reg 1 + IR_1k $end
$var reg 1 , Inductance $end
$var reg 1 - Pause $end
$var reg 1 . clk $end
$scope module UUT $end
$var wire 1 / EN $end
$var wire 1 ) Enable $end
$var wire 1 * IR_10k $end
$var wire 1 + IR_1k $end
$var wire 1 , Inductance $end
$var wire 1 - Pause $end
$var wire 1 . clk $end
$var parameter 3 0 IDLE $end
$var parameter 3 1 INDUCTANCE $end
$var parameter 3 2 PAUSE $end
$var parameter 3 3 SMALL_FORWARD $end
$var parameter 3 4 SMALL_LEFT $end
$var parameter 3 5 SMALL_RIGHT $end
$var parameter 3 6 TURN_RIGHT $end
$var reg 1 ' BWD_A $end
$var reg 1 & BWD_B $end
$var reg 29 7 COUNT [28:0] $end
$var reg 1 % Done $end
$var reg 2 8 Duty_SelA [1:0] $end
$var reg 2 9 Duty_SelB [1:0] $end
$var reg 1 : Enable_Edge $end
$var reg 1 " FWD_A $end
$var reg 1 ! FWD_B $end
$var reg 1 ; FWD_FLG $end
$var reg 1 < IND_FLG $end
$var reg 3 = PREV_STATE [2:0] $end
$var reg 1 > SL_FLG $end
$var reg 1 ? SR_FLG $end
$var reg 3 @ STATE [2:0] $end
$var reg 1 A enable $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 6
b10 5
b11 4
b110 3
b100 2
b101 1
b0 0
b10 (
$end
#0
$dumpvars
0A
b0 @
0?
0>
b0 =
0<
0;
0:
b0 9
b0 8
b0 7
0/
0.
0-
0,
0+
0*
0)
0'
0&
0%
b0 $
b0 #
0"
0!
$end
#1
1?
1>
1<
1;
1.
#2
0.
#3
1.
#4
1/
1A
0.
1)
#5
0/
b1 $
b1 8
b1 #
b1 9
1"
1&
b1 @
1:
1.
#6
0.
#7
b1 =
1.
#8
0A
0.
0)
#9
0:
1.
#10
0.
#11
1.
#12
0.
1-
#13
0?
b0 $
b0 8
b0 #
b0 9
0"
0&
b100 @
1.
#14
0.
#15
1.
#16
0.
0-
#17
1?
b1 $
b1 8
b1 #
b1 9
1"
1&
b1 @
1.
#18
0.
#19
1.
#20
0.
1+
#21
b1 7
b11 $
b11 8
b11 #
b11 9
b10 @
1.
#22
0.
#23
b10 7
b10 =
1.
#24
0.
0+
#25
b11 7
1.
#26
0.
#27
0?
b0 7
1.
#28
0.
#29
b1 7
1?
b1 $
b1 8
b1 #
b1 9
1!
0&
b110 @
1.
#30
0.
#31
b10 7
b110 =
1.
#32
0.
#33
b11 7
1.
#34
0.
#35
b100 7
1.
#36
0.
#37
b101 7
1.
#38
0.
#39
b110 7
1.
#40
0.
#41
b111 7
1.
#42
0.
#43
b1000 7
1.
#44
0.
