{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697978854540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697978854540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 20:47:34 2023 " "Processing started: Sun Oct 22 20:47:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697978854540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697978854540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697978854540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697978854933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697978854933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "design/pipeline.sv" "" { Text "D:/code/hdl/DE0_CV/design/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(8) " "Verilog HDL Expression warning at seven_segment.sv(8): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(9) " "Verilog HDL Expression warning at seven_segment.sv(9): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(10) " "Verilog HDL Expression warning at seven_segment.sv(10): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(11) " "Verilog HDL Expression warning at seven_segment.sv(11): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(12) " "Verilog HDL Expression warning at seven_segment.sv(12): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(13) " "Verilog HDL Expression warning at seven_segment.sv(13): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(14) " "Verilog HDL Expression warning at seven_segment.sv(14): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(15) " "Verilog HDL Expression warning at seven_segment.sv(15): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(16) " "Verilog HDL Expression warning at seven_segment.sv(16): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(17) " "Verilog HDL Expression warning at seven_segment.sv(17): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(18) " "Verilog HDL Expression warning at seven_segment.sv(18): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(19) " "Verilog HDL Expression warning at seven_segment.sv(19): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(20) " "Verilog HDL Expression warning at seven_segment.sv(20): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(21) " "Verilog HDL Expression warning at seven_segment.sv(21): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(22) " "Verilog HDL Expression warning at seven_segment.sv(22): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_segment.sv(23) " "Verilog HDL Expression warning at seven_segment.sv(23): truncated literal to match 7 bits" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1697978861239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "design/seven_segment.sv" "" { Text "D:/code/hdl/DE0_CV/design/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mux8to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mux8to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "design/mux8to1.sv" "" { Text "D:/code/hdl/DE0_CV/design/mux8to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fsm_ryg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fsm_ryg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_ryg " "Found entity 1: fsm_ryg" {  } { { "design/fsm_ryg.sv" "" { Text "D:/code/hdl/DE0_CV/design/fsm_ryg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fsm_mealey.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fsm_mealey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mealey " "Found entity 1: fsm_mealey" {  } { { "design/fsm_mealey.sv" "" { Text "D:/code/hdl/DE0_CV/design/fsm_mealey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "design/fsm.sv" "" { Text "D:/code/hdl/DE0_CV/design/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_register2.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_register2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_register2 " "Found entity 1: counter_register2" {  } { { "design/counter_register2.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_register2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_register " "Found entity 1: counter_register" {  } { { "design/counter_register.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_24hr.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_24hr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_24hr " "Found entity 1: counter_24hr" {  } { { "design/counter_24hr.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_24hr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "counter_8bit.sv(11) " "Verilog HDL warning at counter_8bit.sv(11): extended using \"x\" or \"z\"" {  } { { "design/counter_8bit.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_8bit.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "design/counter_8bit.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/counter_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/counter_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_4bit " "Found entity 1: counter_4bit" {  } { { "design/counter_4bit.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "design/alu.sv" "" { Text "D:/code/hdl/DE0_CV/design/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "design/adder_4bit.sv" "" { Text "D:/code/hdl/DE0_CV/design/adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load fsm.sv(11) " "Verilog HDL Implicit Net warning at fsm.sv(11): created implicit net for \"load\"" {  } { { "design/fsm.sv" "" { Text "D:/code/hdl/DE0_CV/design/fsm.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697978861255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697978861286 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_CV.sv(15) " "Output port \"DRAM_ADDR\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_CV.sv(16) " "Output port \"DRAM_BA\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(28) " "Output port \"HEX0\" at DE0_CV.sv(28) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(29) " "Output port \"HEX1\" at DE0_CV.sv(29) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(30) " "Output port \"HEX2\" at DE0_CV.sv(30) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(31) " "Output port \"HEX3\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(32) " "Output port \"HEX4\" at DE0_CV.sv(32) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(33) " "Output port \"HEX5\" at DE0_CV.sv(33) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE0_CV.sv(40) " "Output port \"LEDR\" at DE0_CV.sv(40) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_CV.sv(57) " "Output port \"VGA_B\" at DE0_CV.sv(57) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_CV.sv(58) " "Output port \"VGA_G\" at DE0_CV.sv(58) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_CV.sv(60) " "Output port \"VGA_R\" at DE0_CV.sv(60) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_CV.sv(17) " "Output port \"DRAM_CAS_N\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_CV.sv(18) " "Output port \"DRAM_CKE\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_CV.sv(19) " "Output port \"DRAM_CLK\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_CV.sv(20) " "Output port \"DRAM_CS_N\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_CV.sv(22) " "Output port \"DRAM_LDQM\" at DE0_CV.sv(22) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_CV.sv(23) " "Output port \"DRAM_RAS_N\" at DE0_CV.sv(23) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_CV.sv(24) " "Output port \"DRAM_UDQM\" at DE0_CV.sv(24) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_CV.sv(25) " "Output port \"DRAM_WE_N\" at DE0_CV.sv(25) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(49) " "Output port \"SD_CLK\" at DE0_CV.sv(49) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_CV.sv(59) " "Output port \"VGA_HS\" at DE0_CV.sv(59) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_CV.sv(61) " "Output port \"VGA_VS\" at DE0_CV.sv(61) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_register2 counter_register2:c " "Elaborating entity \"counter_register2\" for hierarchy \"counter_register2:c\"" {  } { { "design/DE0_CV.sv" "c" { Text "D:/code/hdl/DE0_CV/design/DE0_CV.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697978861286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8bit counter_register2:c\|counter_8bit:counter " "Elaborating entity \"counter_8bit\" for hierarchy \"counter_register2:c\|counter_8bit:counter\"" {  } { { "design/counter_register2.sv" "counter" { Text "D:/code/hdl/DE0_CV/design/counter_register2.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697978861286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_8bit.sv(10) " "Verilog HDL assignment warning at counter_8bit.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "design/counter_8bit.sv" "" { Text "D:/code/hdl/DE0_CV/design/counter_8bit.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1697978861286 "|DE0_CV|counter_register2:c|counter_8bit:counter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1697978861318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/hdl/DE0_CV/DE0_CV.map.smsg " "Generated suppressed messages file D:/code/hdl/DE0_CV/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1697978861349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697978861349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 20:47:41 2023 " "Processing ended: Sun Oct 22 20:47:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697978861349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697978861349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697978861349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697978861349 ""}
