Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 28 12:29:14 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line20/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line22/sclk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line50/SLOW_CLOCK_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 289 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.606        0.000                      0                  412        0.174        0.000                      0                  412        4.500        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.606        0.000                      0                  412        0.174        0.000                      0                  412        4.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/volume_level_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.517ns (39.561%)  route 3.845ns (60.439%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.635     5.156    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/Q
                         net (fo=4, routed)           0.586     6.261    nolabel_line71/nolabel_line24/peak_vol[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.783 r  nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.231 r  nolabel_line71/nolabel_line24/volume_level_reg[8]_i_5/O[1]
                         net (fo=6, routed)           0.853     8.084    nolabel_line71/p_0_in[9]
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.331     8.415 r  nolabel_line71/volume_level[6]_i_1/O
                         net (fo=2, routed)           0.457     8.871    nolabel_line71/p_1_in[6]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.326     9.197 r  nolabel_line71/volume_level[4]_i_1/O
                         net (fo=5, routed)           0.495     9.693    nolabel_line71/p_1_in[4]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124     9.817 r  nolabel_line71/volume_level[3]_i_1/O
                         net (fo=4, routed)           0.598    10.415    nolabel_line71/p_1_in[3]
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.539 r  nolabel_line71/volume_level[2]_i_1/O
                         net (fo=2, routed)           0.856    11.395    nolabel_line71/p_1_in[2]
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124    11.519 r  nolabel_line71/volume_level[0]_i_1/O
                         net (fo=1, routed)           0.000    11.519    nolabel_line71/p_1_in[0]
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.515    14.856    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031    15.125    nolabel_line71/volume_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/volume_level_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 2.589ns (42.222%)  route 3.543ns (57.778%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.635     5.156    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/Q
                         net (fo=4, routed)           0.586     6.261    nolabel_line71/nolabel_line24/peak_vol[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.783 r  nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.231 r  nolabel_line71/nolabel_line24/volume_level_reg[8]_i_5/O[1]
                         net (fo=6, routed)           0.853     8.084    nolabel_line71/p_0_in[9]
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.331     8.415 r  nolabel_line71/volume_level[6]_i_1/O
                         net (fo=2, routed)           0.457     8.871    nolabel_line71/p_1_in[6]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.326     9.197 r  nolabel_line71/volume_level[4]_i_1/O
                         net (fo=5, routed)           0.567     9.765    nolabel_line71/p_1_in[4]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.118     9.883 r  nolabel_line71/volume_level[1]_i_3/O
                         net (fo=1, routed)           0.590    10.472    nolabel_line71/volume_level[1]_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.326    10.798 r  nolabel_line71/volume_level[1]_i_1/O
                         net (fo=2, routed)           0.490    11.288    nolabel_line71/p_1_in[1]
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.515    14.856    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.067    15.027    nolabel_line71/volume_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -11.288    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/volume_level_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.393ns (41.449%)  route 3.380ns (58.551%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.635     5.156    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  nolabel_line71/nolabel_line24/peak_vol_reg[2]/Q
                         net (fo=4, routed)           0.586     6.261    nolabel_line71/nolabel_line24/peak_vol[2]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.783 r  nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.783    nolabel_line71/nolabel_line24/volume_level_reg[2]_i_3_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.897 r  nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.897    nolabel_line71/nolabel_line24/volume_level_reg[6]_i_2_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.231 r  nolabel_line71/nolabel_line24/volume_level_reg[8]_i_5/O[1]
                         net (fo=6, routed)           0.853     8.084    nolabel_line71/p_0_in[9]
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.331     8.415 r  nolabel_line71/volume_level[6]_i_1/O
                         net (fo=2, routed)           0.457     8.871    nolabel_line71/p_1_in[6]
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.326     9.197 r  nolabel_line71/volume_level[4]_i_1/O
                         net (fo=5, routed)           0.495     9.693    nolabel_line71/p_1_in[4]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.124     9.817 r  nolabel_line71/volume_level[3]_i_1/O
                         net (fo=4, routed)           0.598    10.415    nolabel_line71/p_1_in[3]
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.124    10.539 r  nolabel_line71/volume_level[2]_i_1/O
                         net (fo=2, routed)           0.391    10.930    nolabel_line71/p_1_in[2]
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.515    14.856    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.062    15.032    nolabel_line71/volume_level_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.551ns (27.845%)  route 4.019ns (72.155%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.573 f  nolabel_line71/volume_level_reg[2]/Q
                         net (fo=10, routed)          1.490     7.064    nolabel_line71/volume_level[2]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.324     7.388 f  nolabel_line71/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.546     7.933    nolabel_line71/oled_data[4]_i_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.332     8.265 f  nolabel_line71/oled_data[4]_i_2/O
                         net (fo=6, routed)           0.990     9.256    nolabel_line71/oled_data_reg[4]_9
    SLICE_X5Y26          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  nolabel_line71/oled_data[5]_i_6/O
                         net (fo=1, routed)           0.436     9.842    nolabel_line66/volume_level_reg[4]
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.326    10.168 r  nolabel_line66/oled_data[5]_i_1/O
                         net (fo=3, routed)           0.556    10.724    nolabel_line71/D[1]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)       -0.047    15.022    nolabel_line71/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 1.675ns (29.846%)  route 3.937ns (70.154%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.573 f  nolabel_line71/volume_level_reg[2]/Q
                         net (fo=10, routed)          1.490     7.064    nolabel_line71/volume_level[2]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.324     7.388 f  nolabel_line71/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.546     7.933    nolabel_line71/oled_data[4]_i_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.332     8.265 f  nolabel_line71/oled_data[4]_i_2/O
                         net (fo=6, routed)           0.990     9.256    nolabel_line71/oled_data_reg[4]_9
    SLICE_X5Y26          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  nolabel_line71/oled_data[5]_i_6/O
                         net (fo=1, routed)           0.436     9.842    nolabel_line66/volume_level_reg[4]
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.326    10.168 r  nolabel_line66/oled_data[5]_i_1/O
                         net (fo=3, routed)           0.474    10.642    nolabel_line66/D[1]
    SLICE_X5Y27          LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  nolabel_line66/oled_data[9]_i_1/O
                         net (fo=1, routed)           0.000    10.766    nolabel_line71/D[2]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    15.098    nolabel_line71/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 1.675ns (29.862%)  route 3.934ns (70.138%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.573 f  nolabel_line71/volume_level_reg[2]/Q
                         net (fo=10, routed)          1.490     7.064    nolabel_line71/volume_level[2]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.324     7.388 f  nolabel_line71/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.546     7.933    nolabel_line71/oled_data[4]_i_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.332     8.265 f  nolabel_line71/oled_data[4]_i_2/O
                         net (fo=6, routed)           0.990     9.256    nolabel_line71/oled_data_reg[4]_9
    SLICE_X5Y26          LUT5 (Prop_lut5_I3_O)        0.150     9.406 r  nolabel_line71/oled_data[5]_i_6/O
                         net (fo=1, routed)           0.436     9.842    nolabel_line66/volume_level_reg[4]
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.326    10.168 r  nolabel_line66/oled_data[5]_i_1/O
                         net (fo=3, routed)           0.471    10.639    nolabel_line66/D[1]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.763 r  nolabel_line66/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    10.763    nolabel_line71/D[3]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.031    15.100    nolabel_line71/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.200ns (21.441%)  route 4.397ns (78.559%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  nolabel_line71/volume_level_reg[6]/Q
                         net (fo=3, routed)           1.131     6.742    nolabel_line71/volume_level[6]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     6.866 r  nolabel_line71/seg[6]_i_2/O
                         net (fo=9, routed)           0.696     7.562    nolabel_line71/seg[6]_i_2_n_0
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.124     7.686 r  nolabel_line71/oled_data[15]_i_30/O
                         net (fo=1, routed)           0.464     8.150    nolabel_line71/oled_data[15]_i_30_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.124     8.274 r  nolabel_line71/oled_data[15]_i_10/O
                         net (fo=5, routed)           0.849     9.123    nolabel_line71/oled_data[15]_i_10_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.124     9.247 f  nolabel_line71/oled_data[4]_i_13/O
                         net (fo=1, routed)           0.650     9.896    nolabel_line66/volume_level_reg[1]_2
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.020 f  nolabel_line66/oled_data[4]_i_4/O
                         net (fo=2, routed)           0.607    10.627    nolabel_line71/volume_level_reg[1]_0
    SLICE_X6Y26          LUT3 (Prop_lut3_I2_O)        0.124    10.751 r  nolabel_line71/oled_data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.751    nolabel_line71/oled_data[4]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  nolabel_line71/oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.502    14.843    nolabel_line71/clock_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  nolabel_line71/oled_data_reg[4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)        0.079    15.147    nolabel_line71/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.323ns (25.335%)  route 3.899ns (74.665%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.573 r  nolabel_line71/volume_level_reg[2]/Q
                         net (fo=10, routed)          1.490     7.064    nolabel_line71/volume_level[2]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.324     7.388 r  nolabel_line71/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.546     7.933    nolabel_line71/oled_data[4]_i_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.332     8.265 r  nolabel_line71/oled_data[4]_i_2/O
                         net (fo=6, routed)           0.990     9.256    nolabel_line71/oled_data_reg[4]_9
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     9.380 r  nolabel_line71/oled_data[15]_i_3/O
                         net (fo=3, routed)           0.358     9.738    nolabel_line66/volume_level_reg[1]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.862 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.515    10.376    nolabel_line71/E[0]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.864    nolabel_line71/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.323ns (25.335%)  route 3.899ns (74.665%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.573 r  nolabel_line71/volume_level_reg[2]/Q
                         net (fo=10, routed)          1.490     7.064    nolabel_line71/volume_level[2]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.324     7.388 r  nolabel_line71/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.546     7.933    nolabel_line71/oled_data[4]_i_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.332     8.265 r  nolabel_line71/oled_data[4]_i_2/O
                         net (fo=6, routed)           0.990     9.256    nolabel_line71/oled_data_reg[4]_9
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     9.380 r  nolabel_line71/oled_data[15]_i_3/O
                         net (fo=3, routed)           0.358     9.738    nolabel_line66/volume_level_reg[1]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.862 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.515    10.376    nolabel_line71/E[0]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.864    nolabel_line71/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 nolabel_line71/volume_level_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/oled_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.323ns (25.335%)  route 3.899ns (74.665%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.633     5.154    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  nolabel_line71/volume_level_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.419     5.573 r  nolabel_line71/volume_level_reg[2]/Q
                         net (fo=10, routed)          1.490     7.064    nolabel_line71/volume_level[2]
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.324     7.388 r  nolabel_line71/oled_data[4]_i_5/O
                         net (fo=1, routed)           0.546     7.933    nolabel_line71/oled_data[4]_i_5_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.332     8.265 r  nolabel_line71/oled_data[4]_i_2/O
                         net (fo=6, routed)           0.990     9.256    nolabel_line71/oled_data_reg[4]_9
    SLICE_X5Y26          LUT4 (Prop_lut4_I1_O)        0.124     9.380 r  nolabel_line71/oled_data[15]_i_3/O
                         net (fo=3, routed)           0.358     9.738    nolabel_line66/volume_level_reg[1]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.124     9.862 r  nolabel_line66/oled_data[15]_i_1/O
                         net (fo=7, routed)           0.515    10.376    nolabel_line71/E[0]
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.503    14.844    nolabel_line71/clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  nolabel_line71/oled_data_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.864    nolabel_line71/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line71/nolabel_line24/value_reg[10]/Q
                         net (fo=3, routed)           0.119     1.735    nolabel_line71/nolabel_line24/value[10]
    SLICE_X7Y7           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[10]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.070     1.561    nolabel_line71/nolabel_line24/peak_vol_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.593     1.476    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.128     1.604 r  nolabel_line71/nolabel_line24/value_reg[7]/Q
                         net (fo=3, routed)           0.075     1.679    nolabel_line71/nolabel_line24/value[7]
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.864     1.991    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[7]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.010     1.499    nolabel_line71/nolabel_line24/peak_vol_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.592     1.475    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  nolabel_line71/nolabel_line24/value_reg[9]/Q
                         net (fo=3, routed)           0.128     1.744    nolabel_line71/nolabel_line24/value[9]
    SLICE_X7Y7           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[9]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.072     1.563    nolabel_line71/nolabel_line24/peak_vol_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.593     1.476    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line71/nolabel_line24/value_reg[5]/Q
                         net (fo=3, routed)           0.127     1.744    nolabel_line71/nolabel_line24/value[5]
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.864     1.991    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.063     1.552    nolabel_line71/nolabel_line24/peak_vol_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line22/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line22/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.998%)  route 0.139ns (40.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.593     1.476    nolabel_line71/nolabel_line22/clock_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  nolabel_line71/nolabel_line22/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  nolabel_line71/nolabel_line22/count2_reg[5]/Q
                         net (fo=10, routed)          0.139     1.779    nolabel_line71/nolabel_line22/count2_reg[5]
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  nolabel_line71/nolabel_line22/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.824    nolabel_line71/nolabel_line22/sclk_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  nolabel_line71/nolabel_line22/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.864     1.991    nolabel_line71/nolabel_line22/clock_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  nolabel_line71/nolabel_line22/sclk_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.091     1.583    nolabel_line71/nolabel_line22/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.593     1.476    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line71/nolabel_line24/value_reg[4]/Q
                         net (fo=3, routed)           0.183     1.801    nolabel_line71/nolabel_line24/value[4]
    SLICE_X7Y7           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.863     1.990    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[4]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.066     1.557    nolabel_line71/nolabel_line24/peak_vol_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/peak_vol_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.593     1.476    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  nolabel_line71/nolabel_line24/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line71/nolabel_line24/value_reg[1]/Q
                         net (fo=3, routed)           0.181     1.799    nolabel_line71/nolabel_line24/value[1]
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.864     1.991    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  nolabel_line71/nolabel_line24/peak_vol_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.059     1.548    nolabel_line71/nolabel_line24/peak_vol_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line24/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line24/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.275ns (69.566%)  route 0.120ns (30.434%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.596     1.479    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  nolabel_line71/nolabel_line24/count_reg[2]/Q
                         net (fo=3, routed)           0.120     1.763    nolabel_line71/nolabel_line24/count[2]
    SLICE_X2Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.874 r  nolabel_line71/nolabel_line24/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.874    nolabel_line71/nolabel_line24/data0[2]
    SLICE_X2Y0           FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.867     1.994    nolabel_line71/nolabel_line24/clock_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  nolabel_line71/nolabel_line24/count_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.134     1.613    nolabel_line71/nolabel_line24/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line20/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line20/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.323%)  route 0.116ns (31.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.596     1.479    nolabel_line71/nolabel_line20/clock_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  nolabel_line71/nolabel_line20/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line71/nolabel_line20/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.116     1.736    nolabel_line71/nolabel_line20/COUNT_reg[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.846 r  nolabel_line71/nolabel_line20/COUNT_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.846    nolabel_line71/nolabel_line20/COUNT_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  nolabel_line71/nolabel_line20/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.867     1.994    nolabel_line71/nolabel_line20/clock_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  nolabel_line71/nolabel_line20/COUNT_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105     1.584    nolabel_line71/nolabel_line20/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.591     1.474    nolabel_line71/nolabel_line56/clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/Q
                         net (fo=8, routed)           0.175     1.813    nolabel_line71/nolabel_line56/CLK
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.858 r  nolabel_line71/nolabel_line56/SLOW_CLOCK_i_1__1/O
                         net (fo=1, routed)           0.000     1.858    nolabel_line71/nolabel_line56/SLOW_CLOCK_i_1__1_n_0
    SLICE_X2Y15          FDRE                                         r  nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.860     1.987    nolabel_line71/nolabel_line56/clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  nolabel_line71/nolabel_line56/SLOW_CLOCK_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.594    nolabel_line71/nolabel_line56/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     nolabel_line71/nolabel_line20/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     nolabel_line71/nolabel_line20/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     nolabel_line71/nolabel_line20/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     nolabel_line71/nolabel_line20/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     nolabel_line71/nolabel_line20/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y0     nolabel_line71/nolabel_line20/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     nolabel_line71/nolabel_line20/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     nolabel_line71/nolabel_line20/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     nolabel_line71/nolabel_line20/COUNT_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk6p25m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk6p25m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk6p25m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk6p25m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk6p25m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk6p25m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk6p25m/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk6p25m/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk6p25m/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk6p25m/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     nolabel_line71/nolabel_line20/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     nolabel_line71/nolabel_line20/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     nolabel_line71/nolabel_line20/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     nolabel_line71/nolabel_line20/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     nolabel_line71/nolabel_line20/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     nolabel_line71/nolabel_line20/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     nolabel_line71/nolabel_line24/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     nolabel_line71/nolabel_line24/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     nolabel_line71/nolabel_line24/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     nolabel_line71/nolabel_line24/count_reg[21]/C



