<profile>

<section name = "Vivado HLS Report for 'lenet_hls'" level="0">
<item name = "Date">Wed Jun 17 16:36:31 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">lenet_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.656</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1294546, 1296402, 1294547, 1296403, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="pool1_U0">pool1, 41929, 41929, 41929, 41929, none</column>
<column name="conv1_U0">conv1, 1294546, 1296402, 1294546, 1296402, none</column>
<column name="fc3_U0">fc3, 10691, 10691, 10691, 10691, none</column>
<column name="conv2_U0">conv2, 1007922, 1007922, 1007922, 1007922, none</column>
<column name="fc1_U0">fc1, 902099, 902099, 902099, 902099, none</column>
<column name="fc2_U0">fc2, 122042, 122042, 122042, 122042, none</column>
<column name="pool2_U0">pool2, 15617, 15617, 15617, 15617, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 8</column>
<column name="FIFO">0, -, 30, 258</column>
<column name="Instance">557, 32, 122905, 32420</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">1392, 80, 768, 408</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="conv1_U0">conv1, 1, 5, 66368, 20638</column>
<column name="conv2_U0">conv2, 5, 5, 876, 1659</column>
<column name="fc1_U0">fc1, 514, 5, 783, 1638</column>
<column name="fc2_U0">fc2, 34, 5, 748, 1445</column>
<column name="fc3_U0">fc3, 2, 12, 1739, 3223</column>
<column name="pool1_U0">pool1, 0, 0, 52202, 3008</column>
<column name="pool2_U0">pool2, 1, 0, 189, 809</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="conv1_out_V_U">0, 5, 43, 2, 32, 64</column>
<column name="conv2_out_V_U">0, 5, 43, 2, 32, 64</column>
<column name="fc1_out_V_U">0, 5, 43, 2, 32, 64</column>
<column name="fc2_out_V_U">0, 5, 43, 2, 32, 64</column>
<column name="pool1_out_V_U">0, 5, 43, 2, 32, 64</column>
<column name="pool2_out_V_U">0, 5, 43, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="image_in_V_dout">in, 32, ap_fifo, image_in_V, pointer</column>
<column name="image_in_V_empty_n">in, 1, ap_fifo, image_in_V, pointer</column>
<column name="image_in_V_read">out, 1, ap_fifo, image_in_V, pointer</column>
<column name="fc3_out_V_din">out, 32, ap_fifo, fc3_out_V, pointer</column>
<column name="fc3_out_V_full_n">in, 1, ap_fifo, fc3_out_V, pointer</column>
<column name="fc3_out_V_write">out, 1, ap_fifo, fc3_out_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lenet_hls, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lenet_hls, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lenet_hls, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lenet_hls, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lenet_hls, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lenet_hls, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
