#include "Model.h"
//#include "FindSCModules.h"
#include <string>

using namespace scpar;

Model::Model() {}

Model::~Model() {
  llvm::errs() << "\n~Model\n";
  for (auto &inst : module_instance_map_) {
    auto incomplete_decl{inst.first};
    auto instance_list{inst.second};
    llvm::outs() << "Delete instances for " << incomplete_decl->getName()
                 << ": " << instance_list.size() << "\n";
    for (ModuleDecl *inst_in_list : instance_list) {
      // This is a ModuleDecl*
      llvm::outs() << "- delete instance: " << inst_in_list->getInstanceName()
                   << ", pointer: " << inst_in_list << "\n";
      //
      // IMPORTANT
      // The current design creates an incomplete ModuleDecl in Matchers. The
      // ports are populated there.  Then, for each instance that is recognized,
      // a new ModuleDecl is created, and information from the incomplete
      // ModuleDecl is copied into the new instance-specific ModuleDecl. When
      // deleting an instance of ModuleDecl, we have to be careful.  This is
      // because we do not want to delete the instance-specific ModuleDecl,
      // which has structures with pointers in it (PortDecl), and then delete
      // the incomplete ModuleDecl because the latter will cause a double free
      // memory error.  This is because the deletion of the instance-specific
      // ModuleDecl will free the objects identified in the incomplete
      // ModuleDecl.
      //
      // The current solution is to clear the information for the
      // instance-specific ModuleDecl before deleting it.  Then, the deletion of
      // the incomplete ModuleDecl will free the other objects such as PortDecl.
      // clearOnlyGlobal does exactly this.
      //
      // TODO: ENHANCEMENT: This is one major refactoring that should be done at
      // some point.
      //
      inst_in_list->clearOnlyGlobal();
      delete inst_in_list;
    }

    // This deletes the incomplete ModuleDecl.
    delete incomplete_decl;
  }

  llvm::outs() << "Done with delete\n";
  /*
// Delete all ModuleDecl pointers.
for (Model::moduleMapType::iterator mit = modules_.begin();
   mit != modules_.end(); mit++) {

llvm::outs() << "=> Deleting module: " << mit->first << " pointer: " <<
mit->second << "\n";
// Second is the ModuleDecl type.
delete mit->second;
// delete module_decl;
}
modules_.clear();
*/
}

Model::Model(const Model &from) { modules_ = from.modules_; }

void Model::addModuleDecl(ModuleDecl *md) {
  // class name, instance name.
  modules_.push_back(Model::modulePairType(md->getName(), md));
}

void Model::addModuleDeclInstances(ModuleDecl *md, vector<ModuleDecl *> mdVec) {
  module_instance_map_.insert(moduleInstancePairType(md, mdVec));
  modules_.push_back(Model::modulePairType(md->getName(), md));

  llvm::outs() << "[HDP] To add instances: " << md << "=" << mdVec.size()
               << "\n";
  llvm::outs() << "[HDP] Added module instances: "
               << module_instance_map_.size() << "\n";
}

void Model::addSimulationTime(FindSimTime::simulationTimeMapType simTime) {
  simulation_time_ = simTime;
}

void Model::addEntryFunctionGPUMacroMap(entryFunctionGPUMacroMapType e) {
  // entry_function_gpu_macro_map_.insert(e.begin(), e.end());
  entry_function_gpu_macro_map_ = e;
  llvm::errs() << " \n Size : " << entry_function_gpu_macro_map_.size() << " "
               << e.size();
}

void Model::addGlobalEvents(FindGlobalEvents::globalEventMapType eventMap) {
  for (FindGlobalEvents::globalEventMapType::iterator it = eventMap.begin();
       it != eventMap.end(); it++) {
    std::string eventName = it->first;
    EventContainer *event = new EventContainer(eventName, it->second);

    event_map_.insert(eventPairType(eventName, event));
  }
}

void Model::addSCMain(FunctionDecl *fnDecl) { scmain_function_decl_ = fnDecl; }

void Model::addNetlist(FindNetlist &n) {
  instance_module_map_ = n.getInstanceModuleMap();
  port_signal_map_ = n.getPortSignalMap();
  port_signal_instance_map_ = n.getInstancePortSignalMap();
  module_instance_list_ = n.getInstanceListModuleMap();

  updateModuleDecl();
}

void Model::updateModuleDecl() {
  for (moduleMapType::iterator it = modules_.begin(), eit = modules_.end();
       it != eit; it++) {
    std::string moduleName { it->first};
    ModuleDecl *md = it->second;
    std::vector<std::string> instanceList;

    llvm::errs() << "Finding instances for " << moduleName << " declaration: ";
    if (module_instance_list_.find(moduleName) != module_instance_list_.end()) {
      FindNetlist::instanceListModuleMapType::iterator
          instanceListModuleMapFind = module_instance_list_.find(moduleName);
      md->addInstances(instanceListModuleMapFind->second);

      // Print the names of all the instances
      for (auto instance : instanceListModuleMapFind->second) {
        llvm::errs() << instance << " ";
      }
      llvm::errs() << "\n";

      for (size_t i = 0; i < instanceListModuleMapFind->second.size(); i++) {
        if (port_signal_instance_map_.find(instanceListModuleMapFind->second.at(
                i)) != port_signal_instance_map_.end()) {
          FindNetlist::instancePortSignalMapType::iterator portSignalMapFound =
              port_signal_instance_map_.find(
                  instanceListModuleMapFind->second.at(i));
          FindNetlist::portSignalMapType portSignalMap =
              portSignalMapFound->second;

          md->addSignalBinding(portSignalMap);
        } else {
          llvm::errs() << "\n Could not find instance and signal";
        }
      }
    } else {
      llvm::errs() << "NONE.";
    }
  }
}

// void Model::addSCModules(FindSCModules *m) {
// FindSCModules::moduleMapType mods = m->getSystemCModulesMap();
//
// for (FindSCModules::moduleMapType::iterator mit = mods.begin();
// mit != mods.end(); mit++) {
// addModuleDecl(new ModuleDecl(mit->first, mit->second));
// }
// }
//
const Model::moduleMapType &Model::getModuleDecl() { return modules_; }

// Must specify the instance name.
ModuleDecl *Model::getInstance(const std::string &instance_name) {
  llvm::outs() << "getInstance\n";
  llvm::outs() << "- Looking for " << instance_name << "\n";
  for (auto const &element : module_instance_map_) {
    auto instance_list{element.second};

    auto test_module_it = std::find_if(
        instance_list.begin(), instance_list.end(),
        [instance_name](const auto &instance) {
          llvm::outs() << "- instance name: " << instance->getInstanceName()
                       << "\n";
          return (instance->getInstanceName() == instance_name);
        });

    if (test_module_it != instance_list.end()) {
      return *test_module_it;
    }
  }
  return nullptr;
}

// Must provide the Instance decl.
ModuleDecl *Model::getInstance(Decl *instance_decl) {
  llvm::outs() << "getInstance Decl to find : " << instance_decl <<"\n";
  // std::map<ModuleDecl *, std::vector<ModuleDecl *>> moduleInstanceMapType;
  for (auto const &element : module_instance_map_) {
    auto instance_list{element.second};

    auto test_module_it =
        std::find_if(instance_list.begin(), instance_list.end(),
                     [instance_decl](const auto &instance) {
                       return (instance->getInstanceDecl() == instance_decl);
                     });
    // for (auto const inst: instance_list) {
      // llvm::outs() << " => inst decl " << inst->getInstanceDecl() << "\n";
    // }
//
    if (test_module_it != instance_list.end()) {
      llvm::outs() << "Found";
      return *test_module_it;
    }
  }
  return nullptr;
}

Model::entryFunctionGPUMacroMapType Model::getEntryFunctionGPUMacroMap() {
  llvm::errs() << "\n return Size : " << entry_function_gpu_macro_map_.size();
  return entry_function_gpu_macro_map_;
}

Model::moduleInstanceMapType &Model::getModuleInstanceMap() {
  return module_instance_map_;
}

Model::eventMapType Model::getEventMapType() { return event_map_; }

unsigned int Model::getNumEvents() { return (event_map_.size() - 3); }

void Model::dump(llvm::raw_ostream &os) {
  os << "-- Number of sc_module instances: " << modules_.size() << "\n";
  os << "-- Number of sc_module instances in map: "
     << module_instance_map_.size() << "\n";

  /*
  for (const auto &mod : modules_) {
    // <string, ModuleDecl*>
    auto decl{mod.second};
    os << "-- Instance name: " << decl->getInstanceName() << "\n";
    decl->dump(os);
  }
  */

  for (const auto &instmap : module_instance_map_) {
    auto module_decl{instmap.first};
    auto instances{instmap.second};

    for (const auto &instance : instances) {
      os << "-- Instance name: " << instance->getInstanceName() << "\n";
      instance->dump(os);
    }
  }
  os << "Done dump in model\n";
  /*

  for (Model::moduleMapType::iterator mit = modules_.begin();
       mit != modules_.end(); mit++) {
    // Second is the ModuleDecl type.

    os << "\n";
    vector<ModuleDecl *> instanceVec = module_instance_map_[mit->second];
    os << " Module " << mit->first << ": " << instanceVec.size()
       << " instances.";
    for (size_t i = 0; i < instanceVec.size(); i++) {
      //			os <<", instance: " << i + 1 << " ";
      instanceVec.at(i)->dump(os);
    }
  }
  os << "\n\n";
  */

  /*
  os << "# Global events:\n";
  for (Model::eventMapType::iterator it = event_map_.begin(),
                                     ite = event_map_.end();
       it != ite; it++) {
    os << "   Event: " << it->first << "  VarDecl: " << it->second << "\n";
  }

  os << "\n";
  os << "# Simulation time: ";
  for (FindSimTime::simulationTimeMapType::iterator
           it = simulation_time_.begin(),
           eit = simulation_time_.end();
       it != eit; it++) {
    os << it->first << " " << it->second;
  }

  */
  os << "\n\n";
  os << "# Netlist: ";
  for (FindNetlist::instanceModuleMapType::iterator
           it = instance_module_map_.begin(),
           eit = instance_module_map_.end();
       it != eit; it++) {
    os << "\n";
    os << "Instance Name: " << it->first << ", module name : " << it->second;
    std::string instanceName = it->first;
    if (port_signal_instance_map_.find(instanceName) !=
        port_signal_instance_map_.end()) {
      FindNetlist::instancePortSignalMapType::iterator
          instancePortSignalMapFound =
              port_signal_instance_map_.find(instanceName);
      FindNetlist::portSignalMapType portSignalMap =
          instancePortSignalMapFound->second;
      for (FindNetlist::portSignalMapType::iterator pit = portSignalMap.begin(),
                                                    pite = portSignalMap.end();
           pit != pite; pit++) {
        os << "\n";
        os << "Port: " << pit->first << " bound to signal " << pit->second;
      }
    } else {
      os << "\n No instance name found ////// weird.";
    }
    os << "\n ------------------------------------------------------\n";
  }
}
