# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W_memcore BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_log_header_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W_memcore BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_dataflow_in_loop_VITIS_LOOP_697_1_data_buf3_RAM_AUTO_1R1W BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {logger_vlan_enable_mask_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {multicast_recv_enable_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_filter_enable_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan100_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan100_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan101_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan101_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan102_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan102_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan103_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan103_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan104_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan104_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan105_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan105_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan106_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan106_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan107_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan107_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan108_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan108_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan109_macaddr_lsb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w16_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {unicast_vlan109_macaddr_msb_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w32_d3_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {log_all_mask_c_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w64_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {ddr_c_channel_U}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler mac_logger_fifo_w64_d2_S BINDTYPE {storage} TYPE {fifo} IMPL {srl} ALLOW_PRAGMA 1 INSTNAME {driver_c_channel_U}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name ps \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_ps \
    op interface \
    ports { m_axi_ps_AWVALID { O 1 bit } m_axi_ps_AWREADY { I 1 bit } m_axi_ps_AWADDR { O 64 vector } m_axi_ps_AWID { O 1 vector } m_axi_ps_AWLEN { O 32 vector } m_axi_ps_AWSIZE { O 3 vector } m_axi_ps_AWBURST { O 2 vector } m_axi_ps_AWLOCK { O 2 vector } m_axi_ps_AWCACHE { O 4 vector } m_axi_ps_AWPROT { O 3 vector } m_axi_ps_AWQOS { O 4 vector } m_axi_ps_AWREGION { O 4 vector } m_axi_ps_AWUSER { O 1 vector } m_axi_ps_WVALID { O 1 bit } m_axi_ps_WREADY { I 1 bit } m_axi_ps_WDATA { O 32 vector } m_axi_ps_WSTRB { O 4 vector } m_axi_ps_WLAST { O 1 bit } m_axi_ps_WID { O 1 vector } m_axi_ps_WUSER { O 1 vector } m_axi_ps_ARVALID { O 1 bit } m_axi_ps_ARREADY { I 1 bit } m_axi_ps_ARADDR { O 64 vector } m_axi_ps_ARID { O 1 vector } m_axi_ps_ARLEN { O 32 vector } m_axi_ps_ARSIZE { O 3 vector } m_axi_ps_ARBURST { O 2 vector } m_axi_ps_ARLOCK { O 2 vector } m_axi_ps_ARCACHE { O 4 vector } m_axi_ps_ARPROT { O 3 vector } m_axi_ps_ARQOS { O 4 vector } m_axi_ps_ARREGION { O 4 vector } m_axi_ps_ARUSER { O 1 vector } m_axi_ps_RVALID { I 1 bit } m_axi_ps_RREADY { O 1 bit } m_axi_ps_RDATA { I 32 vector } m_axi_ps_RLAST { I 1 bit } m_axi_ps_RID { I 1 vector } m_axi_ps_RFIFONUM { I 9 vector } m_axi_ps_RUSER { I 1 vector } m_axi_ps_RRESP { I 2 vector } m_axi_ps_BVALID { I 1 bit } m_axi_ps_BREADY { O 1 bit } m_axi_ps_BRESP { I 2 vector } m_axi_ps_BID { I 1 vector } m_axi_ps_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name ddr \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ddr \
    op interface \
    ports { ddr { I 64 vector } ddr_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name driver \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_driver \
    op interface \
    ports { driver { I 64 vector } driver_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name mac_fifo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mac_fifo \
    op interface \
    ports { m_axi_mac_fifo_AWVALID { O 1 bit } m_axi_mac_fifo_AWREADY { I 1 bit } m_axi_mac_fifo_AWADDR { O 64 vector } m_axi_mac_fifo_AWID { O 1 vector } m_axi_mac_fifo_AWLEN { O 32 vector } m_axi_mac_fifo_AWSIZE { O 3 vector } m_axi_mac_fifo_AWBURST { O 2 vector } m_axi_mac_fifo_AWLOCK { O 2 vector } m_axi_mac_fifo_AWCACHE { O 4 vector } m_axi_mac_fifo_AWPROT { O 3 vector } m_axi_mac_fifo_AWQOS { O 4 vector } m_axi_mac_fifo_AWREGION { O 4 vector } m_axi_mac_fifo_AWUSER { O 1 vector } m_axi_mac_fifo_WVALID { O 1 bit } m_axi_mac_fifo_WREADY { I 1 bit } m_axi_mac_fifo_WDATA { O 32 vector } m_axi_mac_fifo_WSTRB { O 4 vector } m_axi_mac_fifo_WLAST { O 1 bit } m_axi_mac_fifo_WID { O 1 vector } m_axi_mac_fifo_WUSER { O 1 vector } m_axi_mac_fifo_ARVALID { O 1 bit } m_axi_mac_fifo_ARREADY { I 1 bit } m_axi_mac_fifo_ARADDR { O 64 vector } m_axi_mac_fifo_ARID { O 1 vector } m_axi_mac_fifo_ARLEN { O 32 vector } m_axi_mac_fifo_ARSIZE { O 3 vector } m_axi_mac_fifo_ARBURST { O 2 vector } m_axi_mac_fifo_ARLOCK { O 2 vector } m_axi_mac_fifo_ARCACHE { O 4 vector } m_axi_mac_fifo_ARPROT { O 3 vector } m_axi_mac_fifo_ARQOS { O 4 vector } m_axi_mac_fifo_ARREGION { O 4 vector } m_axi_mac_fifo_ARUSER { O 1 vector } m_axi_mac_fifo_RVALID { I 1 bit } m_axi_mac_fifo_RREADY { O 1 bit } m_axi_mac_fifo_RDATA { I 32 vector } m_axi_mac_fifo_RLAST { I 1 bit } m_axi_mac_fifo_RID { I 1 vector } m_axi_mac_fifo_RFIFONUM { I 9 vector } m_axi_mac_fifo_RUSER { I 1 vector } m_axi_mac_fifo_RRESP { I 2 vector } m_axi_mac_fifo_BVALID { I 1 bit } m_axi_mac_fifo_BREADY { O 1 bit } m_axi_mac_fifo_BRESP { I 2 vector } m_axi_mac_fifo_BID { I 1 vector } m_axi_mac_fifo_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name fifo \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_fifo \
    op interface \
    ports { fifo { I 64 vector } fifo_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name fifo_axi_full \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_fifo_axi_full \
    op interface \
    ports { m_axi_fifo_axi_full_AWVALID { O 1 bit } m_axi_fifo_axi_full_AWREADY { I 1 bit } m_axi_fifo_axi_full_AWADDR { O 64 vector } m_axi_fifo_axi_full_AWID { O 1 vector } m_axi_fifo_axi_full_AWLEN { O 32 vector } m_axi_fifo_axi_full_AWSIZE { O 3 vector } m_axi_fifo_axi_full_AWBURST { O 2 vector } m_axi_fifo_axi_full_AWLOCK { O 2 vector } m_axi_fifo_axi_full_AWCACHE { O 4 vector } m_axi_fifo_axi_full_AWPROT { O 3 vector } m_axi_fifo_axi_full_AWQOS { O 4 vector } m_axi_fifo_axi_full_AWREGION { O 4 vector } m_axi_fifo_axi_full_AWUSER { O 1 vector } m_axi_fifo_axi_full_WVALID { O 1 bit } m_axi_fifo_axi_full_WREADY { I 1 bit } m_axi_fifo_axi_full_WDATA { O 32 vector } m_axi_fifo_axi_full_WSTRB { O 4 vector } m_axi_fifo_axi_full_WLAST { O 1 bit } m_axi_fifo_axi_full_WID { O 1 vector } m_axi_fifo_axi_full_WUSER { O 1 vector } m_axi_fifo_axi_full_ARVALID { O 1 bit } m_axi_fifo_axi_full_ARREADY { I 1 bit } m_axi_fifo_axi_full_ARADDR { O 64 vector } m_axi_fifo_axi_full_ARID { O 1 vector } m_axi_fifo_axi_full_ARLEN { O 32 vector } m_axi_fifo_axi_full_ARSIZE { O 3 vector } m_axi_fifo_axi_full_ARBURST { O 2 vector } m_axi_fifo_axi_full_ARLOCK { O 2 vector } m_axi_fifo_axi_full_ARCACHE { O 4 vector } m_axi_fifo_axi_full_ARPROT { O 3 vector } m_axi_fifo_axi_full_ARQOS { O 4 vector } m_axi_fifo_axi_full_ARREGION { O 4 vector } m_axi_fifo_axi_full_ARUSER { O 1 vector } m_axi_fifo_axi_full_RVALID { I 1 bit } m_axi_fifo_axi_full_RREADY { O 1 bit } m_axi_fifo_axi_full_RDATA { I 32 vector } m_axi_fifo_axi_full_RLAST { I 1 bit } m_axi_fifo_axi_full_RID { I 1 vector } m_axi_fifo_axi_full_RFIFONUM { I 9 vector } m_axi_fifo_axi_full_RUSER { I 1 vector } m_axi_fifo_axi_full_RRESP { I 2 vector } m_axi_fifo_axi_full_BVALID { I 1 bit } m_axi_fifo_axi_full_BREADY { O 1 bit } m_axi_fifo_axi_full_BRESP { I 2 vector } m_axi_fifo_axi_full_BID { I 1 vector } m_axi_fifo_axi_full_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name fifo_axi_full_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_fifo_axi_full_offset \
    op interface \
    ports { fifo_axi_full_offset { I 64 vector } fifo_axi_full_offset_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name timestamp \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_timestamp \
    op interface \
    ports { timestamp { I 64 vector } timestamp_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name logger_vlan_enable_mask \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_logger_vlan_enable_mask \
    op interface \
    ports { logger_vlan_enable_mask { I 32 vector } logger_vlan_enable_mask_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name multicast_recv_enable \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_multicast_recv_enable \
    op interface \
    ports { multicast_recv_enable { I 32 vector } multicast_recv_enable_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name unicast_filter_enable \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_filter_enable \
    op interface \
    ports { unicast_filter_enable { I 32 vector } unicast_filter_enable_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name unicast_vlan100_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan100_macaddr_lsb \
    op interface \
    ports { unicast_vlan100_macaddr_lsb { I 32 vector } unicast_vlan100_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name unicast_vlan100_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan100_macaddr_msb \
    op interface \
    ports { unicast_vlan100_macaddr_msb { I 32 vector } unicast_vlan100_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name unicast_vlan101_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan101_macaddr_lsb \
    op interface \
    ports { unicast_vlan101_macaddr_lsb { I 32 vector } unicast_vlan101_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name unicast_vlan101_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan101_macaddr_msb \
    op interface \
    ports { unicast_vlan101_macaddr_msb { I 32 vector } unicast_vlan101_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name unicast_vlan102_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan102_macaddr_lsb \
    op interface \
    ports { unicast_vlan102_macaddr_lsb { I 32 vector } unicast_vlan102_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name unicast_vlan102_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan102_macaddr_msb \
    op interface \
    ports { unicast_vlan102_macaddr_msb { I 32 vector } unicast_vlan102_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name unicast_vlan103_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan103_macaddr_lsb \
    op interface \
    ports { unicast_vlan103_macaddr_lsb { I 32 vector } unicast_vlan103_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name unicast_vlan103_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan103_macaddr_msb \
    op interface \
    ports { unicast_vlan103_macaddr_msb { I 32 vector } unicast_vlan103_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name unicast_vlan104_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan104_macaddr_lsb \
    op interface \
    ports { unicast_vlan104_macaddr_lsb { I 32 vector } unicast_vlan104_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name unicast_vlan104_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan104_macaddr_msb \
    op interface \
    ports { unicast_vlan104_macaddr_msb { I 32 vector } unicast_vlan104_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name unicast_vlan105_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan105_macaddr_lsb \
    op interface \
    ports { unicast_vlan105_macaddr_lsb { I 32 vector } unicast_vlan105_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name unicast_vlan105_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan105_macaddr_msb \
    op interface \
    ports { unicast_vlan105_macaddr_msb { I 32 vector } unicast_vlan105_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name unicast_vlan106_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan106_macaddr_lsb \
    op interface \
    ports { unicast_vlan106_macaddr_lsb { I 32 vector } unicast_vlan106_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name unicast_vlan106_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan106_macaddr_msb \
    op interface \
    ports { unicast_vlan106_macaddr_msb { I 32 vector } unicast_vlan106_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name unicast_vlan107_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan107_macaddr_lsb \
    op interface \
    ports { unicast_vlan107_macaddr_lsb { I 32 vector } unicast_vlan107_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name unicast_vlan107_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan107_macaddr_msb \
    op interface \
    ports { unicast_vlan107_macaddr_msb { I 32 vector } unicast_vlan107_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name unicast_vlan108_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan108_macaddr_lsb \
    op interface \
    ports { unicast_vlan108_macaddr_lsb { I 32 vector } unicast_vlan108_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name unicast_vlan108_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan108_macaddr_msb \
    op interface \
    ports { unicast_vlan108_macaddr_msb { I 32 vector } unicast_vlan108_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name unicast_vlan109_macaddr_lsb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan109_macaddr_lsb \
    op interface \
    ports { unicast_vlan109_macaddr_lsb { I 32 vector } unicast_vlan109_macaddr_lsb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name unicast_vlan109_macaddr_msb \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unicast_vlan109_macaddr_msb \
    op interface \
    ports { unicast_vlan109_macaddr_msb { I 32 vector } unicast_vlan109_macaddr_msb_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name log_all_mask \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_log_all_mask \
    op interface \
    ports { log_all_mask { I 32 vector } log_all_mask_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name vlan100_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan100_received \
    op interface \
    ports { vlan100_received { O 32 vector } vlan100_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name vlan101_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan101_received \
    op interface \
    ports { vlan101_received { O 32 vector } vlan101_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name vlan102_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan102_received \
    op interface \
    ports { vlan102_received { O 32 vector } vlan102_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name vlan103_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan103_received \
    op interface \
    ports { vlan103_received { O 32 vector } vlan103_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name vlan104_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan104_received \
    op interface \
    ports { vlan104_received { O 32 vector } vlan104_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name vlan105_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan105_received \
    op interface \
    ports { vlan105_received { O 32 vector } vlan105_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name vlan106_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan106_received \
    op interface \
    ports { vlan106_received { O 32 vector } vlan106_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name vlan107_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan107_received \
    op interface \
    ports { vlan107_received { O 32 vector } vlan107_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name vlan108_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan108_received \
    op interface \
    ports { vlan108_received { O 32 vector } vlan108_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name vlan109_received \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_vlan109_received \
    op interface \
    ports { vlan109_received { O 32 vector } vlan109_received_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name droped \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_droped \
    op interface \
    ports { droped { O 32 vector } droped_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


