{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496497199332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496497199347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 19:09:59 2017 " "Processing started: Sat Jun 03 19:09:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496497199347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497199347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs_execute -c rs_execute " "Command: quartus_map --read_settings_files=on --write_settings_files=off rs_execute -c rs_execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497199347 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1496497200019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/nand_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/nand_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_unit-nand_arch " "Found design unit 1: nand_unit-nand_arch" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213615 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_unit " "Found entity 1: nand_unit" {  } { { "../ALL Code Files/nand_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/nand_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/add_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/add_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_unit-add_arch " "Found design unit 1: add_unit-add_arch" {  } { { "../ALL Code Files/add_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213615 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_unit " "Found entity 1: add_unit" {  } { { "../ALL Code Files/add_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/add_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit_bch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit_bch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit_bch-DU " "Found design unit 1: dispatch_unit_bch-DU" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213615 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit_bch " "Found entity 1: dispatch_unit_bch" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit-DU " "Found design unit 1: dispatch_unit-DU" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213630 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Comp " "Found design unit 1: comparator-Comp" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213630 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adds-files " "Found design unit 1: adds-files" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213630 ""} { "Info" "ISGN_ENTITY_NAME" "1 adds " "Found entity 1: adds" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/execute_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/execute_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_complete-ex_comp " "Found design unit 1: execute_complete-ex_comp" {  } { { "../ALL Code Files/execute_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_complete " "Found entity 1: execute_complete" {  } { { "../ALL Code Files/execute_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 update_unit-UU " "Found design unit 1: update_unit-UU" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""} { "Info" "ISGN_ENTITY_NAME" "1 update_unit " "Found entity 1: update_unit" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station_complete-RS " "Found design unit 1: reservation_station_complete-RS" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station_complete " "Found entity 1: reservation_station_complete" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station-RS " "Found design unit 1: reservation_station-RS" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/lst_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/lst_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lst_unit-lst_arch " "Found design unit 1: lst_unit-lst_arch" {  } { { "../ALL Code Files/lst_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213693 ""} { "Info" "ISGN_ENTITY_NAME" "1 lst_unit " "Found entity 1: lst_unit" {  } { { "../ALL Code Files/lst_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/bch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/bch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bch_unit-bch_arch " "Found design unit 1: bch_unit-bch_arch" {  } { { "../ALL Code Files/bch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213708 ""} { "Info" "ISGN_ENTITY_NAME" "1 bch_unit " "Found entity 1: bch_unit" {  } { { "../ALL Code Files/bch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/alu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/alu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_unit-alu_arch " "Found design unit 1: alu_unit-alu_arch" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_unit " "Found entity 1: alu_unit" {  } { { "../ALL Code Files/alu_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/allocating_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/allocating_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 allocating_unit-AU " "Found design unit 1: allocating_unit-AU" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213724 ""} { "Info" "ISGN_ENTITY_NAME" "1 allocating_unit " "Found entity 1: allocating_unit" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/rs_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/rs_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_execute-RS_ex " "Found design unit 1: rs_execute-RS_ex" {  } { { "../ALL Code Files/rs_execute.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213724 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_execute " "Found entity 1: rs_execute" {  } { { "../ALL Code Files/rs_execute.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1496497213724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497213724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rs_execute " "Elaborating entity \"rs_execute\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1496497213818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station_complete reservation_station_complete:Reserv_Statn " "Elaborating entity \"reservation_station_complete\" for hierarchy \"reservation_station_complete:Reserv_Statn\"" {  } { { "../ALL Code Files/rs_execute.vhd" "Reserv_Statn" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_alu reservation_station_complete.vhd(70) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(70): object \"ready_alu\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496497213849 "|rs_execute|reservation_station_complete:Reserv_Statn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_bch reservation_station_complete.vhd(71) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(71): object \"ready_bch\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496497213849 "|rs_execute|reservation_station_complete:Reserv_Statn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_lst reservation_station_complete.vhd(72) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(72): object \"ready_lst\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496497213849 "|rs_execute|reservation_station_complete:Reserv_Statn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stall_out reservation_station_complete.vhd(77) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(77): object \"stall_out\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1496497213849 "|rs_execute|reservation_station_complete:Reserv_Statn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allocating_unit reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT " "Elaborating entity \"allocating_unit\" for hierarchy \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "ALLOC_UNIT" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|registers:\\GEN_ALU:0:BUFF_I_ALU " "Elaborating entity \"registers\" for hierarchy \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|registers:\\GEN_ALU:0:BUFF_I_ALU\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:0:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|registers:\\GEN_ALU:0:BUFF_V_ALU " "Elaborating entity \"registers\" for hierarchy \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|registers:\\GEN_ALU:0:BUFF_V_ALU\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:0:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|registers:\\GEN_BCH:0:BUFF_I_BCH " "Elaborating entity \"registers\" for hierarchy \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|registers:\\GEN_BCH:0:BUFF_I_BCH\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:0:BUFF_I_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder0 " "Elaborating entity \"adds\" for hierarchy \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder0\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder4 " "Elaborating entity \"adds\" for hierarchy \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\|adds:adder4\"" {  } { { "../ALL Code Files/allocating_unit.vhd" "adder4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_ALU " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "RESRV_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_ALU\|registers:\\GEN_REG:0:REGX " "Elaborating entity \"registers\" for hierarchy \"reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_ALU\|registers:\\GEN_REG:0:REGX\"" {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497213990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_BCH " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station_complete:Reserv_Statn\|reservation_station:RESRV_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "RESRV_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit reservation_station_complete:Reserv_Statn\|dispatch_unit:DISPATCH_ALU " "Elaborating entity \"dispatch_unit\" for hierarchy \"reservation_station_complete:Reserv_Statn\|dispatch_unit:DISPATCH_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "DISPATCH_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit_bch reservation_station_complete:Reserv_Statn\|dispatch_unit_bch:DISPATCH_BCH " "Elaborating entity \"dispatch_unit_bch\" for hierarchy \"reservation_station_complete:Reserv_Statn\|dispatch_unit_bch:DISPATCH_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "DISPATCH_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_unit reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU " "Elaborating entity \"update_unit\" for hierarchy \"reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "UPDATE_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_ALU\|comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214371 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(35) " "VHDL warning at comparator.vhd(35): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 35 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497214402 "|rs_execute|reservation_station_complete:Reserv_Statn|update_unit:UPDATE_ALU|comparator:comparator1"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(40) " "VHDL warning at comparator.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497214402 "|rs_execute|reservation_station_complete:Reserv_Statn|update_unit:UPDATE_ALU|comparator:comparator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_unit reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH " "Elaborating entity \"update_unit\" for hierarchy \"reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "UPDATE_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"reservation_station_complete:Reserv_Statn\|update_unit:UPDATE_BCH\|comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214464 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(35) " "VHDL warning at comparator.vhd(35): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 35 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497214464 "|rs_execute|reservation_station_complete:Reserv_Statn|update_unit:UPDATE_BCH|comparator:comparator1"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(40) " "VHDL warning at comparator.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497214480 "|rs_execute|reservation_station_complete:Reserv_Statn|update_unit:UPDATE_BCH|comparator:comparator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_complete execute_complete:execute_units " "Elaborating entity \"execute_complete\" for hierarchy \"execute_complete:execute_units\"" {  } { { "../ALL Code Files/rs_execute.vhd" "execute_units" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/rs_execute.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_unit execute_complete:execute_units\|alu_unit:alu_unit1 " "Elaborating entity \"alu_unit\" for hierarchy \"execute_complete:execute_units\|alu_unit:alu_unit1\"" {  } { { "../ALL Code Files/execute_complete.vhd" "alu_unit1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_unit execute_complete:execute_units\|alu_unit:alu_unit1\|add_unit:Adding_unit " "Elaborating entity \"add_unit\" for hierarchy \"execute_complete:execute_units\|alu_unit:alu_unit1\|add_unit:Adding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Adding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_unit execute_complete:execute_units\|alu_unit:alu_unit1\|nand_unit:Nanding_unit " "Elaborating entity \"nand_unit\" for hierarchy \"execute_complete:execute_units\|alu_unit:alu_unit1\|nand_unit:Nanding_unit\"" {  } { { "../ALL Code Files/alu_unit.vhd" "Nanding_unit" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers execute_complete:execute_units\|alu_unit:alu_unit1\|registers:reg_out " "Elaborating entity \"registers\" for hierarchy \"execute_complete:execute_units\|alu_unit:alu_unit1\|registers:reg_out\"" {  } { { "../ALL Code Files/alu_unit.vhd" "reg_out" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/alu_unit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bch_unit execute_complete:execute_units\|bch_unit:bch_unit0 " "Elaborating entity \"bch_unit\" for hierarchy \"execute_complete:execute_units\|bch_unit:bch_unit0\"" {  } { { "../ALL Code Files/execute_complete.vhd" "bch_unit0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214589 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output bch_unit.vhd(13) " "VHDL Signal Declaration warning at bch_unit.vhd(13): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/bch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/bch_unit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496497214589 "|rs_execute|execute_complete:execute_units|bch_unit:bch_unit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lst_unit execute_complete:execute_units\|lst_unit:lst_unit1 " "Elaborating entity \"lst_unit\" for hierarchy \"execute_complete:execute_units\|lst_unit:lst_unit1\"" {  } { { "../ALL Code Files/execute_complete.vhd" "lst_unit1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/execute_complete.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496497214605 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output lst_unit.vhd(13) " "VHDL Signal Declaration warning at lst_unit.vhd(13): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/lst_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/lst_unit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1496497214621 "|rs_execute|execute_complete:execute_units|lst_unit:lst_unit1"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "inst1 reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT 71 63 " "Actual width (71) of port \"inst1\" on instance \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\" is not compatible with the formal port width (63) declared by the instantiated entity" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "ALLOC_UNIT" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1496497215621 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "inst2 reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT 71 63 " "Actual width (71) of port \"inst2\" on instance \"reservation_station_complete:Reserv_Statn\|allocating_unit:ALLOC_UNIT\" is not compatible with the formal port width (63) declared by the instantiated entity" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "ALLOC_UNIT" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1496497215621 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1496497215980 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1496497216543 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 03 19:10:16 2017 " "Processing ended: Sat Jun 03 19:10:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1496497216543 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1496497216543 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1496497216543 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497216543 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1496497217496 ""}
