module Clock_Divider#(parameter mod=2)//Se cambio de 5 a 2
(
    input logic clk_in,
    input logic en,
    input logic reset,
    output logic clk_out
    );
        reg [mod-1:0] count=0;
        always @(posedge clk_in or posedge reset)
            //reg [15:0] count=0;
        if (reset)begin
            count <= 0;
         end
        else begin
        if(en==1)begin
            if(count==5'b10001)
                count <= 0;
            else
                count <= count+1;
            end
         end
         assign clk_out=count[mod-1];
endmodule
