0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/HBW/Desktop/CPU-lab/32-full-adder/adder-32bit/adder-32bit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/HBW/Desktop/CPU-lab/32-full-adder/adder-32bit/adder-32bit.srcs/sim_1/imports/32-full-adder/adder_tb.v,1695016464,verilog,,,,adder_tb,,,,,,,,
C:/Users/HBW/Desktop/CPU-lab/32-full-adder/adder-32bit/adder-32bit.srcs/sources_1/new/adder.v,1695049964,verilog,,C:/Users/HBW/Desktop/CPU-lab/32-full-adder/adder-32bit/adder-32bit.srcs/sim_1/imports/32-full-adder/adder_tb.v,,adder;full_adder_1b,,,,,,,,
