/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [37:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[89] & in_data[64]);
  assign celloutsig_0_34z = ~(celloutsig_0_10z & celloutsig_0_28z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z & celloutsig_1_2z);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_0_3z = { celloutsig_0_2z[6:3], celloutsig_0_0z } + { in_data[34], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[58:52] + in_data[56:50];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z } + { celloutsig_1_6z[8:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_17z = { in_data[114:112], celloutsig_1_3z } + { in_data[110:109], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[19:13], celloutsig_0_0z, celloutsig_0_0z } <= in_data[36:28];
  assign celloutsig_0_20z = celloutsig_0_14z[9:1] || celloutsig_0_16z[8:0];
  assign celloutsig_0_35z = { celloutsig_0_9z[4:0], celloutsig_0_24z, celloutsig_0_24z } < { celloutsig_0_2z[9:4], celloutsig_0_10z };
  assign celloutsig_1_5z = in_data[159:153] < { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[166] ? celloutsig_1_6z[3:0] : { celloutsig_1_6z[7:5], celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_1z ? { celloutsig_0_3z[0], celloutsig_0_5z, 1'h1 } : { celloutsig_0_2z[5], celloutsig_0_7z, celloutsig_0_0z };
  assign { celloutsig_0_2z[9:4], celloutsig_0_2z[1], celloutsig_0_2z[3] } = celloutsig_0_1z ? { in_data[89:84], celloutsig_0_0z, 1'h1 } : { in_data[9:4], 2'h0 };
  assign celloutsig_1_4z = { in_data[157], celloutsig_1_1z, celloutsig_1_3z } != in_data[177:175];
  assign celloutsig_1_10z = { celloutsig_1_7z[9:1], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z } != { celloutsig_1_6z[0], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_13z = ~ celloutsig_1_6z[7:1];
  assign celloutsig_0_16z = ~ { celloutsig_0_11z[20:12], celloutsig_0_15z };
  assign celloutsig_0_10z = | celloutsig_0_9z[3:1];
  assign celloutsig_0_5z = celloutsig_0_3z[1] & celloutsig_0_0z;
  assign celloutsig_0_24z = ~^ { celloutsig_0_4z[3:0], celloutsig_0_20z };
  assign celloutsig_1_6z = { in_data[145:138], celloutsig_1_5z } >> { in_data[116:112], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_11z[37:30], celloutsig_0_12z, celloutsig_0_9z } >> in_data[25:9];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_0z } >>> { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_13z };
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_3z) | celloutsig_1_3z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z[12] & celloutsig_0_7z) | celloutsig_0_3z[0]);
  assign celloutsig_0_15z = ~((celloutsig_0_3z[4] & celloutsig_0_1z) | celloutsig_0_12z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_10z & celloutsig_0_2z[7]) | celloutsig_0_10z);
  assign celloutsig_0_28z = ~((celloutsig_0_1z & celloutsig_0_4z[6]) | celloutsig_0_18z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_4z[2], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_9z = celloutsig_0_6z[8:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 38'h0000000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_11z = { celloutsig_0_6z[8:2], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = ~((in_data[132] & in_data[167]) | (in_data[132] & in_data[109]));
  assign celloutsig_1_1z = ~((in_data[179] & celloutsig_1_0z) | (in_data[162] & in_data[171]));
  assign celloutsig_0_7z = ~((celloutsig_0_4z[2] & celloutsig_0_2z[5]) | (celloutsig_0_6z[8] & celloutsig_0_3z[4]));
  assign { celloutsig_0_2z[2], celloutsig_0_2z[0] } = { celloutsig_0_0z, celloutsig_0_2z[3] };
  assign { out_data[131:128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
