

================================================================
== Vivado HLS Report for 'galois_multiplicatio'
================================================================
* Date:           Thu Nov 21 20:05:37 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        decrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.992 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    104|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    104|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |select_ln235_1_fu_86_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln235_2_fu_130_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln235_3_fu_174_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln235_fu_42_p3     |  select  |      0|  0|   8|           1|           8|
    |select_ln239_1_fu_114_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln239_2_fu_158_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln239_fu_70_p3     |  select  |      0|  0|   8|           1|           8|
    |ap_return                 |    xor   |      0|  0|   8|           8|           8|
    |xor_ln235_1_fu_188_p2     |    xor   |      0|  0|   8|           8|           8|
    |xor_ln235_fu_182_p2       |    xor   |      0|  0|   8|           8|           8|
    |xor_ln240_1_fu_108_p2     |    xor   |      0|  0|   8|           8|           5|
    |xor_ln240_2_fu_152_p2     |    xor   |      0|  0|   8|           8|           5|
    |xor_ln240_fu_64_p2        |    xor   |      0|  0|   8|           8|           5|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 104|          55|          95|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | galois_multiplicatio | return value |
|ap_return  | out |    8| ap_ctrl_hs | galois_multiplicatio | return value |
|a          |  in |    8|   ap_none  |           a          |    scalar    |
|b          |  in |    5|   ap_none  |           b          |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%b_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %b) nounwind" [helper.cpp:228]   --->   Operation 2 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [helper.cpp:228]   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%trunc_ln235 = trunc i5 %b_read to i1" [helper.cpp:235]   --->   Operation 4 'trunc' 'trunc_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%select_ln235 = select i1 %trunc_ln235, i8 %a_read, i8 0" [helper.cpp:235]   --->   Operation 5 'select' 'select_ln235' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln238 = shl i8 %a_read, 1" [helper.cpp:238]   --->   Operation 6 'shl' 'shl_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_read, i32 7)" [helper.cpp:239]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln239)   --->   "%xor_ln240 = xor i8 %shl_ln238, 27" [helper.cpp:240]   --->   Operation 8 'xor' 'xor_ln240' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln239 = select i1 %tmp, i8 %xor_ln240, i8 %shl_ln238" [helper.cpp:239]   --->   Operation 9 'select' 'select_ln239' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %b_read, i32 1)" [helper.cpp:235]   --->   Operation 10 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%select_ln235_1 = select i1 %tmp_1, i8 %select_ln239, i8 0" [helper.cpp:235]   --->   Operation 11 'select' 'select_ln235_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln238_1 = shl i8 %select_ln239, 1" [helper.cpp:238]   --->   Operation 12 'shl' 'shl_ln238_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln239_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln239, i32 7)" [helper.cpp:239]   --->   Operation 13 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln239_1)   --->   "%xor_ln240_1 = xor i8 %shl_ln238_1, 27" [helper.cpp:240]   --->   Operation 14 'xor' 'xor_ln240_1' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln239_1 = select i1 %tmp_2, i8 %xor_ln240_1, i8 %shl_ln238_1" [helper.cpp:239]   --->   Operation 15 'select' 'select_ln239_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %b_read, i32 2)" [helper.cpp:235]   --->   Operation 16 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%select_ln235_2 = select i1 %tmp_3, i8 %select_ln239_1, i8 0" [helper.cpp:235]   --->   Operation 17 'select' 'select_ln235_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln238_2 = shl i8 %select_ln239_1, 1" [helper.cpp:238]   --->   Operation 18 'shl' 'shl_ln238_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln239_1, i32 7)" [helper.cpp:239]   --->   Operation 19 'bitselect' 'tmp_4' <Predicate = (tmp_5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_2)   --->   "%xor_ln240_2 = xor i8 %shl_ln238_2, 27" [helper.cpp:240]   --->   Operation 20 'xor' 'xor_ln240_2' <Predicate = (tmp_4 & tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_2)   --->   "%select_ln239_2 = select i1 %tmp_4, i8 %xor_ln240_2, i8 %shl_ln238_2" [helper.cpp:239]   --->   Operation 21 'select' 'select_ln239_2' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_2)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %b_read, i32 3)" [helper.cpp:235]   --->   Operation 22 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_2)   --->   "%select_ln235_3 = select i1 %tmp_5, i8 %select_ln239_2, i8 0" [helper.cpp:235]   --->   Operation 23 'select' 'select_ln235_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln235_1)   --->   "%xor_ln235 = xor i8 %select_ln235, %select_ln235_2" [helper.cpp:235]   --->   Operation 24 'xor' 'xor_ln235' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln235_1 = xor i8 %xor_ln235, %select_ln235_1" [helper.cpp:235]   --->   Operation 25 'xor' 'xor_ln235_1' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln235_2 = xor i8 %select_ln235_3, %xor_ln235_1" [helper.cpp:235]   --->   Operation 26 'xor' 'xor_ln235_2' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "ret i8 %xor_ln235_2" [helper.cpp:243]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read         (read     ) [ 00]
a_read         (read     ) [ 00]
trunc_ln235    (trunc    ) [ 00]
select_ln235   (select   ) [ 00]
shl_ln238      (shl      ) [ 00]
tmp            (bitselect) [ 01]
xor_ln240      (xor      ) [ 00]
select_ln239   (select   ) [ 00]
tmp_1          (bitselect) [ 00]
select_ln235_1 (select   ) [ 00]
shl_ln238_1    (shl      ) [ 00]
tmp_2          (bitselect) [ 01]
xor_ln240_1    (xor      ) [ 00]
select_ln239_1 (select   ) [ 00]
tmp_3          (bitselect) [ 00]
select_ln235_2 (select   ) [ 00]
shl_ln238_2    (shl      ) [ 00]
tmp_4          (bitselect) [ 01]
xor_ln240_2    (xor      ) [ 00]
select_ln239_2 (select   ) [ 00]
tmp_5          (bitselect) [ 01]
select_ln235_3 (select   ) [ 00]
xor_ln235      (xor      ) [ 00]
xor_ln235_1    (xor      ) [ 00]
xor_ln235_2    (xor      ) [ 00]
ret_ln243      (ret      ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="b_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="5" slack="0"/>
<pin id="28" dir="0" index="1" bw="5" slack="0"/>
<pin id="29" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="a_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="trunc_ln235_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="5" slack="0"/>
<pin id="40" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln235/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="select_ln235_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="shl_ln238_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln238/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="xor_ln240_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="select_ln239_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="select_ln235_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shl_ln238_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln238_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="xor_ln240_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln239_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln235_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln238_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln238_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="xor_ln240_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln240_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln239_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln235_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="xor_ln235_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln235/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln235_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln235_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln235_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln235_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="41"><net_src comp="26" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="38" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="32" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="32" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="50" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="56" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="64" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="50" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="26" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="70" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="70" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="70" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="94" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="94" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="26" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="114" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="114" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="114" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="138" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="138" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="26" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="158" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="42" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="130" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="86" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="174" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: galois_multiplicatio : a | {1 }
	Port: galois_multiplicatio : b | {1 }
  - Chain level:
	State 1
		select_ln235 : 1
		select_ln235_1 : 1
		shl_ln238_1 : 1
		tmp_2 : 1
		xor_ln240_1 : 1
		select_ln239_1 : 1
		select_ln235_2 : 2
		shl_ln238_2 : 2
		tmp_4 : 2
		xor_ln240_2 : 2
		select_ln239_2 : 2
		select_ln235_3 : 3
		xor_ln235 : 3
		xor_ln235_1 : 3
		xor_ln235_2 : 4
		ret_ln243 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   select_ln235_fu_42  |    0    |    8    |
|          |   select_ln239_fu_70  |    0    |    8    |
|          |  select_ln235_1_fu_86 |    0    |    8    |
|  select  | select_ln239_1_fu_114 |    0    |    8    |
|          | select_ln235_2_fu_130 |    0    |    8    |
|          | select_ln239_2_fu_158 |    0    |    8    |
|          | select_ln235_3_fu_174 |    0    |    8    |
|----------|-----------------------|---------|---------|
|          |    xor_ln240_fu_64    |    0    |    8    |
|          |   xor_ln240_1_fu_108  |    0    |    8    |
|    xor   |   xor_ln240_2_fu_152  |    0    |    8    |
|          |    xor_ln235_fu_182   |    0    |    8    |
|          |   xor_ln235_1_fu_188  |    0    |    8    |
|          |   xor_ln235_2_fu_194  |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   |   b_read_read_fu_26   |    0    |    0    |
|          |   a_read_read_fu_32   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln235_fu_38   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    shl_ln238_fu_50    |    0    |    0    |
|    shl   |   shl_ln238_1_fu_94   |    0    |    0    |
|          |   shl_ln238_2_fu_138  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_56       |    0    |    0    |
|          |      tmp_1_fu_78      |    0    |    0    |
| bitselect|      tmp_2_fu_100     |    0    |    0    |
|          |      tmp_3_fu_122     |    0    |    0    |
|          |      tmp_4_fu_144     |    0    |    0    |
|          |      tmp_5_fu_166     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   104   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   104  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   104  |
+-----------+--------+--------+
