module conut (Q,CLK);
output Q;
input CLK;
real i=0;
reg Q;
always @(posedge CLK)
begin
i <= i+1;
if (i == 17) Q = ~Q;
end
endmodule