// Seed: 854811839
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1;
  wire id_1;
  wire id_3;
  module_0(
      id_3, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wor   id_3;
  tri0  id_4 = id_3;
  uwire id_5 = id_5;
  id_6(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_3 & 1), .id_4(id_3), .id_5(1), .id_6(id_2 - 1)
  );
  assign id_5 = id_2;
  module_0(
      id_3, id_1, id_3
  );
  wire id_7;
endmodule
