<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p680" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_680{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_680{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_680{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_680{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_680{left:80px;bottom:878px;letter-spacing:0.15px;}
#t6_680{left:145px;bottom:878px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t7_680{left:145px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.89px;}
#t8_680{left:145px;bottom:834px;letter-spacing:-0.11px;}
#t9_680{left:145px;bottom:805px;}
#ta_680{left:182px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tb_680{left:182px;bottom:788px;letter-spacing:-0.11px;}
#tc_680{left:145px;bottom:760px;letter-spacing:-0.12px;word-spacing:-0.61px;}
#td_680{left:145px;bottom:743px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#te_680{left:145px;bottom:724px;}
#tf_680{left:182px;bottom:724px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_680{left:145px;bottom:704px;}
#th_680{left:182px;bottom:704px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ti_680{left:145px;bottom:684px;}
#tj_680{left:182px;bottom:684px;letter-spacing:-0.12px;}
#tk_680{left:145px;bottom:664px;}
#tl_680{left:182px;bottom:664px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_680{left:145px;bottom:644px;}
#tn_680{left:182px;bottom:644px;letter-spacing:-0.12px;word-spacing:0.02px;}
#to_680{left:145px;bottom:617px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tp_680{left:360px;bottom:618px;letter-spacing:-0.01px;}
#tq_680{left:454px;bottom:617px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tr_680{left:80px;bottom:574px;letter-spacing:0.14px;}
#ts_680{left:145px;bottom:574px;letter-spacing:0.14px;word-spacing:-0.01px;}
#tt_680{left:145px;bottom:546px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_680{left:145px;bottom:530px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_680{left:145px;bottom:502px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tw_680{left:145px;bottom:485px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_680{left:145px;bottom:458px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ty_680{left:145px;bottom:429px;}
#tz_680{left:182px;bottom:429px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t10_680{left:182px;bottom:412px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_680{left:182px;bottom:395px;letter-spacing:-0.12px;}
#t12_680{left:145px;bottom:366px;}
#t13_680{left:182px;bottom:366px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_680{left:182px;bottom:349px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t15_680{left:182px;bottom:332px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t16_680{left:145px;bottom:305px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t17_680{left:145px;bottom:288px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t18_680{left:145px;bottom:271px;letter-spacing:-0.12px;}
#t19_680{left:145px;bottom:244px;letter-spacing:-0.11px;}
#t1a_680{left:145px;bottom:227px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1b_680{left:145px;bottom:198px;}
#t1c_680{left:182px;bottom:198px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_680{left:182px;bottom:181px;letter-spacing:-0.12px;word-spacing:-0.17px;}
#t1e_680{left:182px;bottom:164px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1f_680{left:145px;bottom:137px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_680{left:522px;bottom:138px;letter-spacing:-0.27px;}
#t1h_680{left:543px;bottom:137px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1i_680{left:145px;bottom:120px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_680{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_680{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_680{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_680{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_680{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_680{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_680{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts680" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg680Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg680" style="-webkit-user-select: none;"><object width="825" height="990" data="680/680.svg" type="image/svg+xml" id="pdf680" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_680" class="t s1_680">Memory Order Model </span>
<span id="t2_680" class="t s2_680">B2-24 </span><span id="t3_680" class="t s1_680">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_680" class="t s2_680">ARM DDI 0100I </span>
<span id="t5_680" class="t s3_680">B2.7.5 </span><span id="t6_680" class="t s3_680">Branch predictor maintenance operations and the memory order model </span>
<span id="t7_680" class="t s4_680">The following rule applies to the Branch Predictor maintenance operations with respect to the memory order </span>
<span id="t8_680" class="t s4_680">model: </span>
<span id="t9_680" class="t s4_680">• </span><span id="ta_680" class="t s4_680">Any invalidation of the branch predictor is only guaranteed to take effect after the execution of a </span>
<span id="tb_680" class="t s4_680">PrefetchFlush operation, the taking of an exception, or a return from an exception. </span>
<span id="tc_680" class="t s4_680">The branch predictor maintenance operations must be used to invalidate entries in the branch predictor after </span>
<span id="td_680" class="t s4_680">one of the following events: </span>
<span id="te_680" class="t s4_680">• </span><span id="tf_680" class="t s4_680">enabling or disabling the MMU </span>
<span id="tg_680" class="t s4_680">• </span><span id="th_680" class="t s4_680">writing new data to instruction locations </span>
<span id="ti_680" class="t s4_680">• </span><span id="tj_680" class="t s4_680">writing new mappings to the page tables </span>
<span id="tk_680" class="t s4_680">• </span><span id="tl_680" class="t s4_680">changes to the TTBR0, TTBR1, or TTBCR </span>
<span id="tm_680" class="t s4_680">• </span><span id="tn_680" class="t s4_680">changes to the FCSE ProcessID or ContextID. </span>
<span id="to_680" class="t s4_680">Failure to invalidate entries might give </span><span id="tp_680" class="t s5_680">UNPREDICTABLE </span><span id="tq_680" class="t s4_680">results caused by the execution of old branches. </span>
<span id="tr_680" class="t s3_680">B2.7.6 </span><span id="ts_680" class="t s3_680">Changes to CP15 registers and the memory order model </span>
<span id="tt_680" class="t s4_680">All changes to CP14 and CP15 registers which appear in program order after any explicit memory </span>
<span id="tu_680" class="t s4_680">operations are guaranteed not to affect those preceding memory operations. </span>
<span id="tv_680" class="t s4_680">All changes to CP14 and CP15 registers are only guaranteed to be visible to subsequent instructions after </span>
<span id="tw_680" class="t s4_680">the execution of a PrefetchFlush operation, or the taking of an exception, or the return from an exception. </span>
<span id="tx_680" class="t s4_680">However, the following applies to coprocessor register accesses: </span>
<span id="ty_680" class="t s4_680">• </span><span id="tz_680" class="t s4_680">When an MRC operation directly reads a register using the same register number which was used by </span>
<span id="t10_680" class="t s4_680">an MCR operation to write it, it is guaranteed to observe the value written, without requiring a </span>
<span id="t11_680" class="t s4_680">context-synchronization between the MCR and the MRC. </span>
<span id="t12_680" class="t s4_680">• </span><span id="t13_680" class="t s4_680">When an MCR operation directly writes a register using the same register number which was used </span>
<span id="t14_680" class="t s4_680">by a previous MCR operation to write it, the final result will be the value of the second MCR, without </span>
<span id="t15_680" class="t s4_680">requiring a context-synchronization between the two MCR instructions. </span>
<span id="t16_680" class="t s4_680">Some CP15 registers might, on a case by case basis, require additional operations prior to the PrefetchFlush, </span>
<span id="t17_680" class="t s4_680">exception or return from exception to guarantee their visibility. These cases are specifically identified with </span>
<span id="t18_680" class="t s4_680">the definition of those registers. </span>
<span id="t19_680" class="t s4_680">Where a change to the CP15 registers which is not yet guaranteed to be visible has an effect on exception </span>
<span id="t1a_680" class="t s4_680">processing, the following rule applies: </span>
<span id="t1b_680" class="t s4_680">• </span><span id="t1c_680" class="t s4_680">Any change of state held in CP15 registers involved in the triggering of an exception is not yet </span>
<span id="t1d_680" class="t s4_680">guaranteed to be visible while any change involved with the processing of the exception itself (once </span>
<span id="t1e_680" class="t s4_680">it is determined that the exception is being taken) is guaranteed to take effect. </span>
<span id="t1f_680" class="t s4_680">Therefore, in the following example (where A=1, V=0 initially), the </span><span id="t1g_680" class="t v0_680 s6_680">LDR </span><span id="t1h_680" class="t s4_680">may or may not take a data abort </span>
<span id="t1i_680" class="t s4_680">due to the unaligned transaction, but if an exception occurs, the vector used will be affected by the V bit: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
