###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Fri Dec  2 17:41:14 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.203
  Arrival Time                  1.685
  Slack Time                    0.482
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.482 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.482 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.032 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.029 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.476 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    0.478 | 
     | Delay2_reg_reg[0][8]/Q |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.725 |   1.685 |    1.203 | 
     | Delay2_reg_reg[1][8]/D |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   1.685 |    1.203 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.482 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.482 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.932 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.935 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.454 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    1.458 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.203
  Arrival Time                  1.686
  Slack Time                    0.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.483 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.483 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.033 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.030 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.475 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    0.477 | 
     | Delay2_reg_reg[0][3]/Q |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.726 |   1.686 |    1.203 | 
     | Delay2_reg_reg[1][3]/D |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   1.686 |    1.203 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.483 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.483 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.933 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.936 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.455 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    1.459 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.195
  Arrival Time                  1.688
  Slack Time                    0.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.493 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.493 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.043 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.040 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    0.470 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    0.475 | 
     | Delay2_reg_reg[0][20]/Q |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.720 |   1.688 |    1.195 | 
     | Delay2_reg_reg[1][20]/D |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.000 |   1.688 |    1.195 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.493 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.493 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.943 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.946 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.457 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.185
  Arrival Time                  1.679
  Slack Time                    0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.494 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.494 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.044 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.040 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.465 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    0.466 | 
     | Delay2_reg_reg[0][5]/Q |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.719 |   1.679 |    1.185 | 
     | Delay2_reg_reg[1][5]/D |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.185 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.494 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.494 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.944 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.948 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.958 |    1.452 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    1.453 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.186
  Arrival Time                  1.679
  Slack Time                    0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.494 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.494 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.044 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.040 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.465 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.002 |   0.960 |    0.466 | 
     | Delay2_reg_reg[0][2]/Q |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.719 |   1.679 |    1.186 | 
     | Delay2_reg_reg[1][2]/D |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.186 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.494 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.494 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.944 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.948 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.452 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    1.454 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.185
  Arrival Time                  1.679
  Slack Time                    0.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.494 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.494 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.044 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.040 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.464 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    0.466 | 
     | Delay2_reg_reg[0][6]/Q |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.720 |   1.679 |    1.185 | 
     | Delay2_reg_reg[1][6]/D |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   1.679 |    1.185 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.494 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.494 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.944 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.948 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.453 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    1.454 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.203
  Arrival Time                  1.698
  Slack Time                    0.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.495 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.495 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.045 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.003 |   0.453 |   -0.042 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.519 |   0.972 |    0.477 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.976 |    0.481 | 
     | Delay2_reg_reg[0][9]/Q |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.723 |   1.698 |    1.203 | 
     | Delay2_reg_reg[1][9]/D |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   1.698 |    1.203 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.495 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.495 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.945 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.948 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.467 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    1.471 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.195
  Arrival Time                  1.690
  Slack Time                    0.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.496 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.496 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.046 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.043 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    0.468 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    0.472 | 
     | Delay2_reg_reg[0][21]/Q |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.722 |   1.690 |    1.195 | 
     | Delay2_reg_reg[1][21]/D |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.000 |   1.690 |    1.195 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.496 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.496 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.946 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.949 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.459 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    1.464 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.191
  Arrival Time                  1.687
  Slack Time                    0.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.496 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.496 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.046 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.043 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    0.466 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    0.469 | 
     | Delay2_reg_reg[0][12]/Q |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.722 |   1.687 |    1.191 | 
     | Delay2_reg_reg[1][12]/D |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.191 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.496 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.496 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.946 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.949 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.458 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.191
  Arrival Time                  1.687
  Slack Time                    0.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.496 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.496 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.046 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.043 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    0.466 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    0.469 | 
     | Delay2_reg_reg[0][15]/Q |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.722 |   1.687 |    1.191 | 
     | Delay2_reg_reg[1][15]/D |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.191 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.496 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.496 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.946 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.949 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.458 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.191
  Arrival Time                  1.687
  Slack Time                    0.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.497 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.497 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.046 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.044 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    0.466 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.002 |   0.964 |    0.468 | 
     | Delay2_reg_reg[0][14]/Q |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.723 |   1.687 |    1.191 | 
     | Delay2_reg_reg[1][14]/D |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.000 |   1.687 |    1.191 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.497 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.497 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.947 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.949 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.459 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.965 |    1.461 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.185
  Arrival Time                  1.683
  Slack Time                    0.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.498 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.498 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.048 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.045 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.460 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    0.461 | 
     | Delay2_reg_reg[0][4]/Q |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.724 |   1.683 |    1.185 | 
     | Delay2_reg_reg[1][4]/D |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   1.683 |    1.185 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.498 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.498 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.949 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.952 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.457 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    1.458 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.194
  Arrival Time                  1.693
  Slack Time                    0.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.499 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.499 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.049 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.046 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    0.465 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    0.469 | 
     | Delay2_reg_reg[0][18]/Q |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.725 |   1.693 |    1.194 | 
     | Delay2_reg_reg[1][18]/D |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.000 |   1.693 |    1.194 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.499 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.499 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.949 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.952 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.462 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    1.467 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.191
  Arrival Time                  1.690
  Slack Time                    0.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.500 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.049 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.047 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    0.463 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    0.465 | 
     | Delay2_reg_reg[0][13]/Q |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.725 |   1.690 |    1.191 | 
     | Delay2_reg_reg[1][13]/D |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.000 |   1.690 |    1.191 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.500 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.950 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.952 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.462 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.464 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.194
  Arrival Time                  1.694
  Slack Time                    0.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.500 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.050 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.047 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    0.463 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.967 |    0.467 | 
     | Delay2_reg_reg[0][17]/Q |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.726 |   1.694 |    1.194 | 
     | Delay2_reg_reg[1][17]/D |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.000 |   1.694 |    1.194 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.500 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.950 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.953 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.464 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    1.468 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.194
  Arrival Time                  1.694
  Slack Time                    0.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.500 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.050 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.047 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    0.463 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.004 |   0.968 |    0.468 | 
     | Delay2_reg_reg[0][19]/Q |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.726 |   1.694 |    1.194 | 
     | Delay2_reg_reg[1][19]/D |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.000 |   1.694 |    1.194 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.500 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.500 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.951 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.953 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.464 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    1.468 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.184
  Arrival Time                  1.691
  Slack Time                    0.507
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.507 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.507 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.056 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.004 |   0.454 |   -0.053 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3            | IN_5VX16   | 0.505 |   0.959 |    0.452 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3            | DFRRQ_5VX1 | 0.001 |   0.960 |    0.453 | 
     | Delay2_reg_reg[0][7]/Q |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.731 |   1.691 |    1.184 | 
     | Delay2_reg_reg[1][7]/D |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   1.691 |    1.184 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.507 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.507 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.957 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.960 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.465 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    1.466 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.190
  Arrival Time                  1.699
  Slack Time                    0.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.509 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.509 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.058 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.056 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    0.454 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    0.457 | 
     | Delay2_reg_reg[0][11]/Q |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.734 |   1.699 |    1.190 | 
     | Delay2_reg_reg[1][11]/D |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.000 |   1.699 |    1.190 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.509 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.509 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.959 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.961 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.471 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.474 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.190
  Arrival Time                  1.701
  Slack Time                    0.510
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.510 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.510 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.060 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.058 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1             | IN_5VX16   | 0.509 |   0.962 |    0.452 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1             | DFRRQ_5VX1 | 0.003 |   0.965 |    0.455 | 
     | Delay2_reg_reg[0][10]/Q |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.735 |   1.701 |    1.190 | 
     | Delay2_reg_reg[1][10]/D |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.000 |   1.701 |    1.190 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.510 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.510 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.961 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.963 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.473 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.476 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.186
  Arrival Time                  1.699
  Slack Time                    0.513
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.513 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.513 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.063 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.003 |   0.453 |   -0.060 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.519 |   0.972 |    0.459 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.976 |    0.463 | 
     | Delay2_reg_reg[0][1]/Q |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.723 |   1.699 |    1.186 | 
     | Delay2_reg_reg[1][1]/D |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.000 |   1.699 |    1.186 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.513 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.513 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.963 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.967 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.472 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    1.473 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.200
  Arrival Time                  1.714
  Slack Time                    0.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.514 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.514 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.064 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.061 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.455 | 
     | Delay_out1_reg[20]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.460 | 
     | Delay_out1_reg[20]/Q  |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.740 |   1.714 |    1.200 | 
     | Delay1_out1_reg[20]/D |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.000 |   1.714 |    1.200 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.514 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.514 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.965 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.968 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.484 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.489 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.186
  Arrival Time                  1.701
  Slack Time                    0.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |   -0.515 | 
     | clk__L1_I0/A           |   ^   | clk                   | IN_5VX16   | 0.000 |   0.000 |   -0.515 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0            | IN_5VX16   | 0.450 |   0.450 |   -0.065 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0            | IN_5VX16   | 0.003 |   0.453 |   -0.062 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0            | IN_5VX16   | 0.519 |   0.972 |    0.457 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0            | DFRRQ_5VX1 | 0.004 |   0.976 |    0.461 | 
     | Delay2_reg_reg[0][0]/Q |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.725 |   1.701 |    1.186 | 
     | Delay2_reg_reg[1][0]/D |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.000 |   1.701 |    1.186 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.515 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.515 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.965 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    0.969 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    1.474 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    1.475 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.191
  Arrival Time                  1.709
  Slack Time                    0.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |   -0.518 | 
     | clk__L1_I0/A            |   ^   | clk                    | IN_5VX16   | 0.000 |   0.000 |   -0.518 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0             | IN_5VX16   | 0.450 |   0.450 |   -0.067 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0             | IN_5VX16   | 0.003 |   0.453 |   -0.065 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4             | IN_5VX16   | 0.511 |   0.964 |    0.446 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4             | DFRRQ_5VX1 | 0.003 |   0.967 |    0.449 | 
     | Delay2_reg_reg[0][16]/Q |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.742 |   1.709 |    1.191 | 
     | Delay2_reg_reg[1][16]/D |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.000 |   1.709 |    1.191 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.518 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.518 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    0.968 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    0.970 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.481 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    1.484 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.189
  Arrival Time                  1.815
  Slack Time                    0.626
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.626 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.626 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.176 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.173 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.344 | 
     | Delay_out1_reg[19]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.348 | 
     | Delay_out1_reg[19]/Q  |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.841 |   1.815 |    1.189 | 
     | Delay1_out1_reg[19]/D |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   1.815 |    1.189 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.626 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.626 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.076 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.079 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.596 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.600 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.185
  Arrival Time                  1.860
  Slack Time                    0.675
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.675 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.675 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.225 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.222 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.295 | 
     | Delay_out1_reg[18]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.299 | 
     | Delay_out1_reg[18]/Q  |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.886 |   1.860 |    1.185 | 
     | Delay1_out1_reg[18]/D |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   1.860 |    1.185 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.675 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.125 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.128 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.645 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.649 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.184
  Arrival Time                  1.862
  Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.679 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.679 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.229 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.225 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.291 | 
     | Delay_out1_reg[17]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.295 | 
     | Delay_out1_reg[17]/Q  |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.889 |   1.862 |    1.184 | 
     | Delay1_out1_reg[17]/D |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   1.862 |    1.184 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.679 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.679 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.129 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.132 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.649 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.973 |    1.652 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.008
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.182
  Arrival Time                  1.880
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.698 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.698 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.248 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.245 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.271 | 
     | Delay_out1_reg[16]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.003 |   0.973 |    0.275 | 
     | Delay_out1_reg[16]/Q  |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.907 |   1.880 |    1.182 | 
     | Delay1_out1_reg[16]/D |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.000 |   1.880 |    1.182 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.698 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.698 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.149 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.152 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.668 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.672 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.176
  Arrival Time                  1.931
  Slack Time                    0.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.755 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.755 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.305 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |   -0.301 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    0.215 | 
     | Delay_out1_reg[9]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    0.219 | 
     | Delay_out1_reg[9]/Q  |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.957 |   1.931 |    1.176 | 
     | Delay1_out1_reg[9]/D |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.000 |   1.931 |    1.176 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.755 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.755 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.205 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.208 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.724 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |    1.728 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.177
  Arrival Time                  1.932
  Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.756 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.756 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.305 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |   -0.302 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    0.214 | 
     | Delay_out1_reg[8]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    0.218 | 
     | Delay_out1_reg[8]/Q  |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.958 |   1.932 |    1.176 | 
     | Delay1_out1_reg[8]/D |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.000 |   1.932 |    1.177 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.756 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.756 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.206 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.209 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.725 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.730 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.167
  Arrival Time                  1.938
  Slack Time                    0.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.771 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.771 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.321 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |   -0.318 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4    | IN_5VX16   | 0.511 |   0.964 |    0.192 | 
     | Delay_out1_reg[1]/C  |   ^   | clk__L2_N4    | DFRRQ_5VX1 | 0.003 |   0.966 |    0.195 | 
     | Delay_out1_reg[1]/Q  |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.972 |   1.938 |    1.167 | 
     | Delay1_out1_reg[1]/D |   v   | Delay_out1[1] | DFRRQ_5VX1 | 0.000 |   1.938 |    1.167 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.771 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.771 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.222 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.224 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    1.735 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    1.738 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.170
  Arrival Time                  1.985
  Slack Time                    0.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.815 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.815 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.365 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.361 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |    0.155 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.159 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | DFRRQ_5VX1 | 1.011 |   1.985 |    1.170 | 
     | Delay1_out1_reg[13]/D |   v   | Delay_out1[13] | DFRRQ_5VX1 | 0.000 |   1.985 |    1.170 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.815 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.815 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.265 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.268 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.785 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |    1.788 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.159
  Arrival Time                  1.989
  Slack Time                    0.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.830 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.830 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.380 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |   -0.377 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   | 0.509 |   0.962 |    0.132 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 | 0.003 |   0.965 |    0.135 | 
     | Delay_out1_reg[0]/Q  |   v   | Delay_out1[0] | DFRRQ_5VX1 | 1.024 |   1.989 |    1.159 | 
     | Delay1_out1_reg[0]/D |   v   | Delay_out1[0] | DFRRQ_5VX1 | 0.000 |   1.989 |    1.159 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.830 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.830 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.280 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.283 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    1.792 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    1.795 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.168
  Arrival Time                  2.006
  Slack Time                    0.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.838 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.838 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.387 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.384 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.132 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.003 |   0.973 |    0.135 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | DFRRQ_5VX1 | 1.032 |   2.006 |    1.168 | 
     | Delay1_out1_reg[14]/D |   v   | Delay_out1[14] | DFRRQ_5VX1 | 0.000 |   2.006 |    1.168 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.838 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.838 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.288 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.291 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.807 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.811 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.168
  Arrival Time                  2.011
  Slack Time                    0.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.843 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.843 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.393 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |   -0.390 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.519 |   0.972 |    0.129 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.975 |    0.132 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | DFRRQ_5VX1 | 1.036 |   2.011 |    1.168 | 
     | Delay1_out1_reg[6]/D |   v   | Delay_out1[6] | DFRRQ_5VX1 | 0.000 |   2.011 |    1.168 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.843 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.843 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.293 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.296 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.815 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.974 |    1.817 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.166
  Arrival Time                  2.015
  Slack Time                    0.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.849 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.849 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.399 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.003 |   0.453 |   -0.396 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   | 0.516 |   0.970 |    0.121 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 | 0.004 |   0.974 |    0.125 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | DFRRQ_5VX1 | 1.041 |   2.015 |    1.166 | 
     | Delay1_out1_reg[15]/D |   v   | Delay_out1[15] | DFRRQ_5VX1 | 0.000 |   2.015 |    1.166 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.849 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.849 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.299 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.302 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |    1.819 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |    1.822 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                         -0.011
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.164
  Arrival Time                  2.056
  Slack Time                    0.893
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.893 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.893 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.442 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |   -0.440 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.519 |   0.972 |    0.079 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.975 |    0.082 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 | 1.081 |   2.056 |    1.163 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 | 0.001 |   2.056 |    1.164 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.893 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.893 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.343 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.345 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.864 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |    1.868 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.160
  Arrival Time                  2.087
  Slack Time                    0.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.927 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.927 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.477 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |   -0.473 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |    0.043 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |    0.047 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 | 1.113 |   2.087 |    1.160 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 | 0.000 |   2.087 |    1.160 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.927 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.927 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.377 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.380 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.899 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |    1.902 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.155
  Arrival Time                  2.125
  Slack Time                    0.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -0.971 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -0.971 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.520 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.003 |   0.453 |   -0.518 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   | 0.519 |   0.972 |    0.001 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 | 0.003 |   0.975 |    0.004 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 | 1.150 |   2.125 |    1.154 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 | 0.000 |   2.125 |    1.155 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.971 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.971 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.421 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.423 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    1.942 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   0.974 |    1.945 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.152
  Arrival Time                  2.135
  Slack Time                    0.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.983 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.983 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.533 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.529 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |   -0.013 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |   -0.009 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 | 1.160 |   2.134 |    1.151 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 | 0.001 |   2.135 |    1.152 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.983 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.983 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.433 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.437 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.953 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.957 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.152
  Arrival Time                  2.142
  Slack Time                    0.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -0.990 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -0.990 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.540 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.537 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |   -0.021 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |   -0.016 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 | 1.168 |   2.142 |    1.151 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 | 0.000 |   2.142 |    1.152 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.990 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.990 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.441 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.444 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    1.960 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    1.964 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.140
  Arrival Time                  2.233
  Slack Time                    1.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -1.093 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -1.093 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.643 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |   -0.640 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |   -0.124 | 
     | Delay_out1_reg[7]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |   -0.119 | 
     | Delay_out1_reg[7]/Q  |   v   | Delay_out1[7] | DFRRQ_5VX1 | 1.259 |   2.233 |    1.139 | 
     | Delay1_out1_reg[7]/D |   v   | Delay_out1[7] | DFRRQ_5VX1 | 0.001 |   2.233 |    1.140 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    1.093 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.093 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.544 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.547 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |    2.063 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |    2.067 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.202
  Arrival Time                  2.301
  Slack Time                    1.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.099 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.099 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.649 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.645 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |   -0.140 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.960 |   -0.139 | 
     | Delay2_reg_reg[1][0]/Q |   v   | Delay2_out1[0] | DFRRQ_5VX1 | 0.784 |   1.744 |    0.645 | 
     | add_123_40/g537/A      |   v   | Delay2_out1[0] | HA_5VX1    | 0.000 |   1.744 |    0.645 | 
     | add_123_40/g537/S      |   v   | Out[0]         | HA_5VX1    | 0.557 |   2.301 |    1.202 | 
     | Delay2_reg_reg[0][0]/D |   v   | Out[0]         | DFRRQ_5VX1 | 0.000 |   2.301 |    1.202 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.099 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.099 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.549 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.552 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    2.071 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    2.075 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                         -0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.136
  Arrival Time                  2.268
  Slack Time                    1.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |   -1.132 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | 0.000 |   0.000 |   -1.132 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   | 0.450 |   0.450 |   -0.682 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   | 0.004 |   0.454 |   -0.678 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   | 0.516 |   0.970 |   -0.162 | 
     | Delay_out1_reg[5]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 | 0.004 |   0.974 |   -0.158 | 
     | Delay_out1_reg[5]/Q  |   v   | Delay_out1[5] | DFRRQ_5VX1 | 1.293 |   2.267 |    1.135 | 
     | Delay1_out1_reg[5]/D |   v   | Delay_out1[5] | DFRRQ_5VX1 | 0.002 |   2.268 |    1.136 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    1.132 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.132 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.582 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.585 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    2.104 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |    2.107 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Delay1_out1_reg[11]/C 
Endpoint:   Delay1_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                         -0.044
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.116
  Arrival Time                  2.297
  Slack Time                    1.181
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |   -1.181 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.181 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.731 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.728 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   | 0.516 |   0.970 |   -0.212 | 
     | Delay_out1_reg[11]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 | 0.004 |   0.974 |   -0.207 | 
     | Delay_out1_reg[11]/Q  |   v   | Delay_out1[11] | DFRRQ_5VX1 | 1.321 |   2.295 |    1.113 | 
     | Delay1_out1_reg[11]/D |   v   | Delay_out1[11] | DFRRQ_5VX1 | 0.002 |   2.297 |    1.116 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    1.181 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.181 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.632 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.635 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    2.140 | 
     | Delay1_out1_reg[11]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    2.141 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.179
  Arrival Time                  2.418
  Slack Time                    1.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.239 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.239 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.789 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.786 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.958 |   -0.281 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.960 |   -0.279 | 
     | Delay2_reg_reg[1][2]/Q |   v   | Delay2_out1[2] | DFRRQ_5VX1 | 0.798 |   1.758 |    0.519 | 
     | add_123_40/g535/CI     |   v   | Delay2_out1[2] | FA_5VX1    | 0.000 |   1.758 |    0.519 | 
     | add_123_40/g535/S      |   v   | Out[2]         | FA_5VX1    | 0.660 |   2.418 |    1.179 | 
     | Delay2_reg_reg[0][2]/D |   v   | Out[2]         | DFRRQ_5VX1 | 0.000 |   2.418 |    1.179 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.239 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.239 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.690 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.693 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.958 |    2.198 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   0.960 |    2.199 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.195
  Arrival Time                  2.446
  Slack Time                    1.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.250 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.250 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.800 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.796 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |   -0.292 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.002 |   0.960 |   -0.290 | 
     | Delay2_reg_reg[1][1]/Q |   v   | Delay2_out1[1] | DFRRQ_5VX1 | 0.805 |   1.765 |    0.515 | 
     | add_123_40/g536/CI     |   v   | Delay2_out1[1] | FA_5VX1    | 0.000 |   1.765 |    0.515 | 
     | add_123_40/g536/S      |   v   | Out[1]         | FA_5VX1    | 0.680 |   2.446 |    1.195 | 
     | Delay2_reg_reg[0][1]/D |   v   | Out[1]         | DFRRQ_5VX1 | 0.000 |   2.446 |    1.195 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.250 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.250 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.701 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.703 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    2.222 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    2.226 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.960
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.177
  Arrival Time                  2.431
  Slack Time                    1.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk            |            |       |   0.000 |   -1.253 | 
     | clk__L1_I0/A           |   ^   | clk            | IN_5VX16   | 0.000 |   0.000 |   -1.253 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0     | IN_5VX16   | 0.450 |   0.450 |   -0.803 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0     | IN_5VX16   | 0.004 |   0.454 |   -0.799 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3     | IN_5VX16   | 0.505 |   0.959 |   -0.295 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk__L2_N3     | DFRRQ_5VX1 | 0.001 |   0.960 |   -0.293 | 
     | Delay2_reg_reg[1][4]/Q |   v   | Delay2_out1[4] | DFRRQ_5VX1 | 0.794 |   1.754 |    0.501 | 
     | add_123_40/g533/CI     |   v   | Delay2_out1[4] | FA_5VX1    | 0.000 |   1.754 |    0.501 | 
     | add_123_40/g533/S      |   v   | Out[4]         | FA_5VX1    | 0.677 |   2.431 |    1.177 | 
     | Delay2_reg_reg[0][4]/D |   v   | Out[4]         | DFRRQ_5VX1 | 0.000 |   2.431 |    1.177 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    1.253 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.253 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.704 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |    1.707 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.505 |   0.959 |    2.212 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   0.960 |    2.213 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.191
  Arrival Time                  2.458
  Slack Time                    1.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -1.267 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -1.267 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.450 |   0.450 |   -0.817 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.453 |   -0.814 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   | 0.511 |   0.964 |   -0.303 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 | 0.004 |   0.968 |   -0.299 | 
     | Delay2_reg_reg[1][17]/Q |   v   | Delay2_out1[17] | DFRRQ_5VX1 | 0.832 |   1.800 |    0.533 | 
     | add_123_40/g520/B       |   v   | Delay2_out1[17] | FA_5VX1    | 0.000 |   1.800 |    0.533 | 
     | add_123_40/g520/S       |   v   | Out[17]         | FA_5VX1    | 0.658 |   2.458 |    1.191 | 
     | Delay2_reg_reg[0][17]/D |   v   | Out[17]         | DFRRQ_5VX1 | 0.000 |   2.458 |    1.191 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    1.267 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.267 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.717 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.720 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    2.230 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.967 |    2.234 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.190
  Arrival Time                  2.460
  Slack Time                    1.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -1.270 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -1.270 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.450 |   0.450 |   -0.819 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.453 |   -0.817 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4      | IN_5VX16   | 0.511 |   0.964 |   -0.306 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4      | DFRRQ_5VX1 | 0.003 |   0.967 |   -0.303 | 
     | Delay2_reg_reg[1][16]/Q |   v   | Delay2_out1[16] | DFRRQ_5VX1 | 0.833 |   1.800 |    0.530 | 
     | add_123_40/g521/B       |   v   | Delay2_out1[16] | FA_5VX1    | 0.000 |   1.800 |    0.530 | 
     | add_123_40/g521/S       |   v   | Out[16]         | FA_5VX1    | 0.660 |   2.460 |    1.190 | 
     | Delay2_reg_reg[0][16]/D |   v   | Out[16]         | DFRRQ_5VX1 | 0.000 |   2.460 |    1.190 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    1.270 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.270 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.720 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.723 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    2.233 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    2.236 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[1][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 1.189
  Arrival Time                  2.461
  Slack Time                    1.272
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                 |            |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk             |            |       |   0.000 |   -1.272 | 
     | clk__L1_I0/A            |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -1.272 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0      | IN_5VX16   | 0.450 |   0.450 |   -0.822 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0      | IN_5VX16   | 0.003 |   0.453 |   -0.819 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1      | IN_5VX16   | 0.509 |   0.962 |   -0.310 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk__L2_N1      | DFRRQ_5VX1 | 0.003 |   0.965 |   -0.306 | 
     | Delay2_reg_reg[1][11]/Q |   v   | Delay2_out1[11] | DFRRQ_5VX1 | 0.837 |   1.802 |    0.531 | 
     | add_123_40/g526/B       |   v   | Delay2_out1[11] | FA_5VX1    | 0.000 |   1.802 |    0.531 | 
     | add_123_40/g526/S       |   v   | Out[11]         | FA_5VX1    | 0.658 |   2.461 |    1.189 | 
     | Delay2_reg_reg[0][11]/D |   v   | Out[11]         | DFRRQ_5VX1 | 0.000 |   2.461 |    1.189 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    1.272 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.272 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |    1.722 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |    1.725 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    2.234 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    2.237 | 
     +----------------------------------------------------------------------------------------+ 

