{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647577235500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647577235500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 22:20:35 2022 " "Processing started: Thu Mar 17 22:20:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647577235500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577235500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_Gumnut -c ALU_Gumnut " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_Gumnut -c ALU_Gumnut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577235500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647577235964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647577235964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_gumnut.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_gumnut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Gumnut " "Found entity 1: ALU_Gumnut" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647577245912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_gumnut_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_gumnut_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Gumnut_tb " "Found entity 1: ALU_Gumnut_tb" {  } { { "ALU_Gumnut_tb.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647577245912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Gumnut " "Elaborating entity \"ALU_Gumnut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647577245960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_mem_fn ALU_Gumnut.v(32) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(32): object \"IR_mem_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_branch_fn ALU_Gumnut.v(33) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(33): object \"IR_branch_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_jump_fn ALU_Gumnut.v(34) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(34): object \"IR_jump_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_misc_fn ALU_Gumnut.v(35) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(35): object \"IR_misc_fn\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_count ALU_Gumnut.v(41) " "Verilog HDL warning at ALU_Gumnut.v(41): object IR_count used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IR_offset ALU_Gumnut.v(42) " "Verilog HDL warning at ALU_Gumnut.v(42): object IR_offset used but never assigned" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 42 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_shift ALU_Gumnut.v(48) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(48): object \"IR_decode_shift\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_jump ALU_Gumnut.v(50) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(50): object \"IR_decode_jump\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_branch ALU_Gumnut.v(51) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(51): object \"IR_decode_branch\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_decode_misc ALU_Gumnut.v(52) " "Verilog HDL or VHDL warning at ALU_Gumnut.v(52): object \"IR_decode_misc\" assigned a value but never read" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647577245963 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_fn ALU_Gumnut.v(84) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(84): inferring latch(es) for variable \"ALU_fn\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_right_operand ALU_Gumnut.v(84) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(84): inferring latch(es) for variable \"ALU_right_operand\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_tmp_result ALU_Gumnut.v(84) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(84): inferring latch(es) for variable \"ALU_tmp_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_shift_result ALU_Gumnut.v(84) " "Verilog HDL Always Construct warning at ALU_Gumnut.v(84): inferring latch(es) for variable \"ALU_shift_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_count 0 ALU_Gumnut.v(41) " "Net \"IR_count\" at ALU_Gumnut.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IR_offset 0 ALU_Gumnut.v(42) " "Net \"IR_offset\" at ALU_Gumnut.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[0\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[0\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[1\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[1\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[2\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[2\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[3\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[3\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[4\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[4\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[5\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[5\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[6\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[6\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_shift_result\[7\] ALU_Gumnut.v(119) " "Inferred latch for \"ALU_shift_result\[7\]\" at ALU_Gumnut.v(119)" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577245968 "|ALU_Gumnut"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647577246616 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647577247313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647577247313 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[8\] " "No output dependent on input pin \"IR\[8\]\"" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647577247353 "|ALU_Gumnut|IR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[9\] " "No output dependent on input pin \"IR\[9\]\"" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647577247353 "|ALU_Gumnut|IR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[10\] " "No output dependent on input pin \"IR\[10\]\"" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647577247353 "|ALU_Gumnut|IR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[11\] " "No output dependent on input pin \"IR\[11\]\"" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647577247353 "|ALU_Gumnut|IR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[12\] " "No output dependent on input pin \"IR\[12\]\"" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647577247353 "|ALU_Gumnut|IR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[13\] " "No output dependent on input pin \"IR\[13\]\"" {  } { { "ALU_Gumnut.v" "" { Text "C:/Practicas/Verilog_Labs/ALU_CPU1/ALU_Gumnut.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647577247353 "|ALU_Gumnut|IR[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647577247353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647577247353 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647577247353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647577247353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647577247353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647577247369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 22:20:47 2022 " "Processing ended: Thu Mar 17 22:20:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647577247369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647577247369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647577247369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647577247369 ""}
