{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686531951414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686531951415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 18:05:51 2023 " "Processing started: Sun Jun 11 18:05:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686531951415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531951415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531951415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686531951764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686531951764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 8 8 " "Found 8 design units, including 8 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramBlock " "Found entity 1: ramBlock" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpum " "Found entity 3: fpum" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpua " "Found entity 4: fpua" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "5 bin32ToHex " "Found entity 5: bin32ToHex" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "6 binToDisplay " "Found entity 6: binToDisplay" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "7 tb_lab6 " "Found entity 7: tb_lab6" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""} { "Info" "ISGN_ENTITY_NAME" "8 tb_lab6resetdebug " "Found entity 8: tb_lab6resetdebug" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531958480 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fpum Verilog1.v(65) " "Verilog HDL Parameter Declaration warning at Verilog1.v(65): Parameter Declaration in module \"fpum\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 65 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686531958480 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6.v(188) " "Verilog HDL information at lab6.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686531958575 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab6.v 1 1 " "Using design file lab6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531958576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1686531958576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686531958577 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab6.v(10) " "Output port \"LEDR\" at lab6.v(10) has no driver" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686531958582 "|lab6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU0 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU0\"" {  } { { "lab6.v" "FPU0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531958611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(79) " "Verilog HDL assignment warning at Verilog1.v(79): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958612 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(81) " "Verilog HDL assignment warning at Verilog1.v(81): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958612 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531958613 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531958613 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531958614 "|lab6|fpum:FPU0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531958614 "|lab6|fpum:FPU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU1 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU1\"" {  } { { "lab6.v" "FPU1" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531958621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(128) " "Verilog HDL assignment warning at Verilog1.v(128): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958622 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(135) " "Verilog HDL assignment warning at Verilog1.v(135): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958622 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(152) " "Verilog HDL assignment warning at Verilog1.v(152): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958623 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(155) " "Verilog HDL assignment warning at Verilog1.v(155): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958623 "|lab6|fpua:FPU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531958624 "|lab6|fpua:FPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU3 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU3\"" {  } { { "lab6.v" "FPU3" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(79) " "Verilog HDL assignment warning at Verilog1.v(79): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959387 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(81) " "Verilog HDL assignment warning at Verilog1.v(81): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959387 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959387 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959387 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959388 "|lab6|fpum:FPU3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959388 "|lab6|fpum:FPU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU4 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU4\"" {  } { { "lab6.v" "FPU4" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(128) " "Verilog HDL assignment warning at Verilog1.v(128): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959394 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(135) " "Verilog HDL assignment warning at Verilog1.v(135): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959394 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(152) " "Verilog HDL assignment warning at Verilog1.v(152): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959395 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Verilog1.v(155) " "Verilog HDL assignment warning at Verilog1.v(155): truncated value with size 32 to match size of target (8)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959395 "|lab6|fpua:FPU4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959395 "|lab6|fpua:FPU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU6 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU6\"" {  } { { "lab6.v" "FPU6" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(79) " "Verilog HDL assignment warning at Verilog1.v(79): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959606 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(81) " "Verilog HDL assignment warning at Verilog1.v(81): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959606 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959607 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959607 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959607 "|lab6|fpum:FPU6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959607 "|lab6|fpum:FPU6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU7 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU7\"" {  } { { "lab6.v" "FPU7" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(128) " "Verilog HDL assignment warning at Verilog1.v(128): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959614 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(135) " "Verilog HDL assignment warning at Verilog1.v(135): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959614 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(152) " "Verilog HDL assignment warning at Verilog1.v(152): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959614 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog1.v(155) " "Verilog HDL assignment warning at Verilog1.v(155): truncated value with size 32 to match size of target (4)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959614 "|lab6|fpua:FPU7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959614 "|lab6|fpua:FPU7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpum fpum:FPU9 " "Elaborating entity \"fpum\" for hierarchy \"fpum:FPU9\"" {  } { { "lab6.v" "FPU9" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(79) " "Verilog HDL assignment warning at Verilog1.v(79): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959730 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(81) " "Verilog HDL assignment warning at Verilog1.v(81): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959730 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f1 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f1\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959731 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f2 Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"f2\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959731 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_f Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"new_f\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959731 "|lab6|fpum:FPU9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp Verilog1.v(73) " "Verilog HDL Always Construct warning at Verilog1.v(73): inferring latch(es) for variable \"exp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686531959731 "|lab6|fpum:FPU9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpua fpua:FPU10 " "Elaborating entity \"fpua\" for hierarchy \"fpua:FPU10\"" {  } { { "lab6.v" "FPU10" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Verilog1.v(128) " "Verilog HDL assignment warning at Verilog1.v(128): truncated value with size 32 to match size of target (3)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959738 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Verilog1.v(135) " "Verilog HDL assignment warning at Verilog1.v(135): truncated value with size 32 to match size of target (3)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959738 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(152) " "Verilog HDL assignment warning at Verilog1.v(152): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959739 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(155) " "Verilog HDL assignment warning at Verilog1.v(155): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959739 "|lab6|fpua:FPU10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog1.v(157) " "Verilog HDL assignment warning at Verilog1.v(157): truncated value with size 32 to match size of target (9)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959739 "|lab6|fpua:FPU10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin32ToHex bin32ToHex:converter " "Elaborating entity \"bin32ToHex\" for hierarchy \"bin32ToHex:converter\"" {  } { { "lab6.v" "converter" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(196) " "Verilog HDL assignment warning at Verilog1.v(196): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959840 "|lab6|bin32ToHex:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(199) " "Verilog HDL assignment warning at Verilog1.v(199): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959840 "|lab6|bin32ToHex:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Verilog1.v(202) " "Verilog HDL assignment warning at Verilog1.v(202): truncated value with size 32 to match size of target (24)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959840 "|lab6|bin32ToHex:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToDisplay bin32ToHex:converter\|binToDisplay:hex0 " "Elaborating entity \"binToDisplay\" for hierarchy \"bin32ToHex:converter\|binToDisplay:hex0\"" {  } { { "Verilog1.v" "hex0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959855 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Verilog1.v(231) " "Verilog HDL Case Statement warning at Verilog1.v(231): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 231 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1686531959856 "|lab6|bin32ToHex:converter|binToDisplay:hex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramBlock ramBlock:RAM " "Elaborating entity \"ramBlock\" for hierarchy \"ramBlock:RAM\"" {  } { { "lab6.v" "RAM" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog1.v(33) " "Verilog HDL assignment warning at Verilog1.v(33): truncated value with size 32 to match size of target (5)" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686531959863 "|lab6|ramBlock:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ramBlock:RAM\|ram:RAM0 " "Elaborating entity \"ram\" for hierarchy \"ramBlock:RAM\|ram:RAM0\"" {  } { { "Verilog1.v" "RAM0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531959870 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr Verilog1.v(53) " "Verilog HDL Always Construct warning at Verilog1.v(53): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1686531959873 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 Verilog1.v(46) " "Net \"ram.data_a\" at Verilog1.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686531959874 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 Verilog1.v(46) " "Net \"ram.waddr_a\" at Verilog1.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686531959874 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 Verilog1.v(46) " "Net \"ram.we_a\" at Verilog1.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686531959874 "|lab6|ramBlock:RAM|ram:RAM0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ramBlock:RAM\|ram:RAM0\|ram " "RAM logic \"ramBlock:RAM\|ram:RAM0\|ram\" is uninferred due to asynchronous read logic" {  } { { "Verilog1.v" "ram" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 46 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686531979841 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686531979841 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU3\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531988686 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fpua:FPU5\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fpua:FPU5\|Add3\"" {  } { { "Verilog1.v" "Add3" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531988686 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU6\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531988686 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU0\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531988686 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fpua:FPU2\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fpua:FPU2\|Add3\"" {  } { { "Verilog1.v" "Add3" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531988686 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpum:FPU9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpum:FPU9\|Mult0\"" {  } { { "Verilog1.v" "Mult0" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531988686 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686531988686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU3\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531988720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU3\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988720 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686531988720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531988758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531988758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpua:FPU5\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"fpua:FPU5\|lpm_add_sub:Add3\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531988785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpua:FPU5\|lpm_add_sub:Add3 " "Instantiated megafunction \"fpua:FPU5\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988785 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686531988785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_29i " "Found entity 1: add_sub_29i" {  } { { "db/add_sub_29i.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_29i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531988829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531988829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU6\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531988835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU6\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988835 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686531988835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_9js.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531988874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531988874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU0\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531988879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU0\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988879 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686531988879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_1os.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531988923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531988923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpua:FPU2\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"fpua:FPU2\|lpm_add_sub:Add3\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531988930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpua:FPU2\|lpm_add_sub:Add3 " "Instantiated megafunction \"fpua:FPU2\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531988930 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686531988930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gai " "Found entity 1: add_sub_gai" {  } { { "db/add_sub_gai.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_gai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531988994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531988994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpum:FPU9\|lpm_mult:Mult0 " "Instantiated megafunction \"fpum:FPU9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686531989001 ""}  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686531989001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8mg " "Found entity 1: add_sub_8mg" {  } { { "db/add_sub_8mg.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_8mg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531989113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531989113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9mg " "Found entity 1: add_sub_9mg" {  } { { "db/add_sub_9mg.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/add_sub_9mg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686531989185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686531989185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpum:FPU9\|lpm_mult:Mult0\|altshift:external_latency_ffs fpum:FPU9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fpum:FPU9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686531989202 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpum:FPU6\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"fpum:FPU6\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/db/mult_9js.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 78 -1 0 } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686531989275 "|lab6|fpum:FPU6|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686531989275 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686531989275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686531990233 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "196 " "Ignored 196 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2 " "Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1686531990253 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "194 " "Ignored 194 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686531990253 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686531990253 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[14\] ramBlock:RAM\|A\[14\]~_emulated ramBlock:RAM\|A\[14\]~1 " "Register \"ramBlock:RAM\|A\[14\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[14\]~_emulated\" and latch \"ramBlock:RAM\|A\[14\]~1\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[14\] ramBlock:RAM\|B\[14\]~_emulated ramBlock:RAM\|B\[14\]~1 " "Register \"ramBlock:RAM\|B\[14\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[14\]~_emulated\" and latch \"ramBlock:RAM\|B\[14\]~1\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[13\] ramBlock:RAM\|A\[13\]~_emulated ramBlock:RAM\|A\[13\]~5 " "Register \"ramBlock:RAM\|A\[13\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[13\]~_emulated\" and latch \"ramBlock:RAM\|A\[13\]~5\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[13\] ramBlock:RAM\|B\[13\]~_emulated ramBlock:RAM\|B\[13\]~5 " "Register \"ramBlock:RAM\|B\[13\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[13\]~_emulated\" and latch \"ramBlock:RAM\|B\[13\]~5\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[12\] ramBlock:RAM\|A\[12\]~_emulated ramBlock:RAM\|A\[12\]~9 " "Register \"ramBlock:RAM\|A\[12\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[12\]~_emulated\" and latch \"ramBlock:RAM\|A\[12\]~9\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[12\] ramBlock:RAM\|B\[12\]~_emulated ramBlock:RAM\|B\[12\]~9 " "Register \"ramBlock:RAM\|B\[12\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[12\]~_emulated\" and latch \"ramBlock:RAM\|B\[12\]~9\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[11\] ramBlock:RAM\|A\[11\]~_emulated ramBlock:RAM\|A\[11\]~13 " "Register \"ramBlock:RAM\|A\[11\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[11\]~_emulated\" and latch \"ramBlock:RAM\|A\[11\]~13\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[11\] ramBlock:RAM\|B\[11\]~_emulated ramBlock:RAM\|B\[11\]~13 " "Register \"ramBlock:RAM\|B\[11\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[11\]~_emulated\" and latch \"ramBlock:RAM\|B\[11\]~13\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[10\] ramBlock:RAM\|A\[10\]~_emulated ramBlock:RAM\|A\[10\]~17 " "Register \"ramBlock:RAM\|A\[10\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[10\]~_emulated\" and latch \"ramBlock:RAM\|A\[10\]~17\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[10\] ramBlock:RAM\|B\[10\]~_emulated ramBlock:RAM\|B\[10\]~17 " "Register \"ramBlock:RAM\|B\[10\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[10\]~_emulated\" and latch \"ramBlock:RAM\|B\[10\]~17\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[9\] ramBlock:RAM\|A\[9\]~_emulated ramBlock:RAM\|A\[9\]~21 " "Register \"ramBlock:RAM\|A\[9\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[9\]~_emulated\" and latch \"ramBlock:RAM\|A\[9\]~21\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[9\] ramBlock:RAM\|B\[9\]~_emulated ramBlock:RAM\|B\[9\]~21 " "Register \"ramBlock:RAM\|B\[9\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[9\]~_emulated\" and latch \"ramBlock:RAM\|B\[9\]~21\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[8\] ramBlock:RAM\|A\[8\]~_emulated ramBlock:RAM\|A\[8\]~25 " "Register \"ramBlock:RAM\|A\[8\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[8\]~_emulated\" and latch \"ramBlock:RAM\|A\[8\]~25\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[8\] ramBlock:RAM\|B\[8\]~_emulated ramBlock:RAM\|B\[8\]~25 " "Register \"ramBlock:RAM\|B\[8\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[8\]~_emulated\" and latch \"ramBlock:RAM\|B\[8\]~25\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[7\] ramBlock:RAM\|A\[7\]~_emulated ramBlock:RAM\|A\[7\]~29 " "Register \"ramBlock:RAM\|A\[7\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[7\]~_emulated\" and latch \"ramBlock:RAM\|A\[7\]~29\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[7\] ramBlock:RAM\|B\[7\]~_emulated ramBlock:RAM\|B\[7\]~29 " "Register \"ramBlock:RAM\|B\[7\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[7\]~_emulated\" and latch \"ramBlock:RAM\|B\[7\]~29\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[6\] ramBlock:RAM\|A\[6\]~_emulated ramBlock:RAM\|A\[6\]~33 " "Register \"ramBlock:RAM\|A\[6\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[6\]~_emulated\" and latch \"ramBlock:RAM\|A\[6\]~33\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[6\] ramBlock:RAM\|B\[6\]~_emulated ramBlock:RAM\|B\[6\]~33 " "Register \"ramBlock:RAM\|B\[6\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[6\]~_emulated\" and latch \"ramBlock:RAM\|B\[6\]~33\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[5\] ramBlock:RAM\|A\[5\]~_emulated ramBlock:RAM\|A\[5\]~37 " "Register \"ramBlock:RAM\|A\[5\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[5\]~_emulated\" and latch \"ramBlock:RAM\|A\[5\]~37\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[5\] ramBlock:RAM\|B\[5\]~_emulated ramBlock:RAM\|B\[5\]~37 " "Register \"ramBlock:RAM\|B\[5\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[5\]~_emulated\" and latch \"ramBlock:RAM\|B\[5\]~37\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[4\] ramBlock:RAM\|A\[4\]~_emulated ramBlock:RAM\|A\[4\]~41 " "Register \"ramBlock:RAM\|A\[4\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[4\]~_emulated\" and latch \"ramBlock:RAM\|A\[4\]~41\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[4\] ramBlock:RAM\|B\[4\]~_emulated ramBlock:RAM\|B\[4\]~41 " "Register \"ramBlock:RAM\|B\[4\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[4\]~_emulated\" and latch \"ramBlock:RAM\|B\[4\]~41\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[3\] ramBlock:RAM\|A\[3\]~_emulated ramBlock:RAM\|A\[3\]~45 " "Register \"ramBlock:RAM\|A\[3\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[3\]~_emulated\" and latch \"ramBlock:RAM\|A\[3\]~45\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[3\] ramBlock:RAM\|B\[3\]~_emulated ramBlock:RAM\|B\[3\]~45 " "Register \"ramBlock:RAM\|B\[3\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[3\]~_emulated\" and latch \"ramBlock:RAM\|B\[3\]~45\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[2\] ramBlock:RAM\|A\[2\]~_emulated ramBlock:RAM\|A\[2\]~49 " "Register \"ramBlock:RAM\|A\[2\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[2\]~_emulated\" and latch \"ramBlock:RAM\|A\[2\]~49\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[2\] ramBlock:RAM\|B\[2\]~_emulated ramBlock:RAM\|B\[2\]~49 " "Register \"ramBlock:RAM\|B\[2\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[2\]~_emulated\" and latch \"ramBlock:RAM\|B\[2\]~49\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[1\] ramBlock:RAM\|A\[1\]~_emulated ramBlock:RAM\|A\[1\]~53 " "Register \"ramBlock:RAM\|A\[1\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[1\]~_emulated\" and latch \"ramBlock:RAM\|A\[1\]~53\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[1\] ramBlock:RAM\|B\[1\]~_emulated ramBlock:RAM\|B\[1\]~53 " "Register \"ramBlock:RAM\|B\[1\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[1\]~_emulated\" and latch \"ramBlock:RAM\|B\[1\]~53\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[0\] ramBlock:RAM\|A\[0\]~_emulated ramBlock:RAM\|A\[0\]~57 " "Register \"ramBlock:RAM\|A\[0\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[0\]~_emulated\" and latch \"ramBlock:RAM\|A\[0\]~57\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[0\] ramBlock:RAM\|B\[0\]~_emulated ramBlock:RAM\|B\[0\]~57 " "Register \"ramBlock:RAM\|B\[0\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[0\]~_emulated\" and latch \"ramBlock:RAM\|B\[0\]~57\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[30\] ramBlock:RAM\|A\[30\]~_emulated ramBlock:RAM\|A\[30\]~61 " "Register \"ramBlock:RAM\|A\[30\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[30\]~_emulated\" and latch \"ramBlock:RAM\|A\[30\]~61\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[30\] ramBlock:RAM\|B\[30\]~_emulated ramBlock:RAM\|B\[30\]~61 " "Register \"ramBlock:RAM\|B\[30\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[30\]~_emulated\" and latch \"ramBlock:RAM\|B\[30\]~61\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[29\] ramBlock:RAM\|A\[29\]~_emulated ramBlock:RAM\|A\[29\]~65 " "Register \"ramBlock:RAM\|A\[29\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[29\]~_emulated\" and latch \"ramBlock:RAM\|A\[29\]~65\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[29\] ramBlock:RAM\|B\[29\]~_emulated ramBlock:RAM\|B\[29\]~65 " "Register \"ramBlock:RAM\|B\[29\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[29\]~_emulated\" and latch \"ramBlock:RAM\|B\[29\]~65\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[28\] ramBlock:RAM\|A\[28\]~_emulated ramBlock:RAM\|A\[28\]~69 " "Register \"ramBlock:RAM\|A\[28\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[28\]~_emulated\" and latch \"ramBlock:RAM\|A\[28\]~69\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[28\] ramBlock:RAM\|B\[28\]~_emulated ramBlock:RAM\|B\[28\]~69 " "Register \"ramBlock:RAM\|B\[28\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[28\]~_emulated\" and latch \"ramBlock:RAM\|B\[28\]~69\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[27\] ramBlock:RAM\|A\[27\]~_emulated ramBlock:RAM\|A\[27\]~73 " "Register \"ramBlock:RAM\|A\[27\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[27\]~_emulated\" and latch \"ramBlock:RAM\|A\[27\]~73\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[27\] ramBlock:RAM\|B\[27\]~_emulated ramBlock:RAM\|B\[27\]~73 " "Register \"ramBlock:RAM\|B\[27\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[27\]~_emulated\" and latch \"ramBlock:RAM\|B\[27\]~73\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[26\] ramBlock:RAM\|A\[26\]~_emulated ramBlock:RAM\|A\[26\]~77 " "Register \"ramBlock:RAM\|A\[26\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[26\]~_emulated\" and latch \"ramBlock:RAM\|A\[26\]~77\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[26\] ramBlock:RAM\|B\[26\]~_emulated ramBlock:RAM\|B\[26\]~77 " "Register \"ramBlock:RAM\|B\[26\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[26\]~_emulated\" and latch \"ramBlock:RAM\|B\[26\]~77\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[25\] ramBlock:RAM\|A\[25\]~_emulated ramBlock:RAM\|A\[25\]~81 " "Register \"ramBlock:RAM\|A\[25\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[25\]~_emulated\" and latch \"ramBlock:RAM\|A\[25\]~81\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[25\] ramBlock:RAM\|B\[25\]~_emulated ramBlock:RAM\|B\[25\]~81 " "Register \"ramBlock:RAM\|B\[25\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[25\]~_emulated\" and latch \"ramBlock:RAM\|B\[25\]~81\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[24\] ramBlock:RAM\|A\[24\]~_emulated ramBlock:RAM\|A\[24\]~85 " "Register \"ramBlock:RAM\|A\[24\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[24\]~_emulated\" and latch \"ramBlock:RAM\|A\[24\]~85\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[24\] ramBlock:RAM\|B\[24\]~_emulated ramBlock:RAM\|B\[24\]~85 " "Register \"ramBlock:RAM\|B\[24\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[24\]~_emulated\" and latch \"ramBlock:RAM\|B\[24\]~85\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[23\] ramBlock:RAM\|A\[23\]~_emulated ramBlock:RAM\|A\[23\]~89 " "Register \"ramBlock:RAM\|A\[23\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[23\]~_emulated\" and latch \"ramBlock:RAM\|A\[23\]~89\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[23\] ramBlock:RAM\|B\[23\]~_emulated ramBlock:RAM\|B\[23\]~89 " "Register \"ramBlock:RAM\|B\[23\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[23\]~_emulated\" and latch \"ramBlock:RAM\|B\[23\]~89\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[22\] ramBlock:RAM\|A\[22\]~_emulated ramBlock:RAM\|A\[22\]~93 " "Register \"ramBlock:RAM\|A\[22\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[22\]~_emulated\" and latch \"ramBlock:RAM\|A\[22\]~93\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[22\] ramBlock:RAM\|B\[22\]~_emulated ramBlock:RAM\|B\[22\]~93 " "Register \"ramBlock:RAM\|B\[22\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[22\]~_emulated\" and latch \"ramBlock:RAM\|B\[22\]~93\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[21\] ramBlock:RAM\|A\[21\]~_emulated ramBlock:RAM\|A\[21\]~97 " "Register \"ramBlock:RAM\|A\[21\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[21\]~_emulated\" and latch \"ramBlock:RAM\|A\[21\]~97\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[21\] ramBlock:RAM\|B\[21\]~_emulated ramBlock:RAM\|B\[21\]~97 " "Register \"ramBlock:RAM\|B\[21\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[21\]~_emulated\" and latch \"ramBlock:RAM\|B\[21\]~97\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[20\] ramBlock:RAM\|A\[20\]~_emulated ramBlock:RAM\|A\[20\]~101 " "Register \"ramBlock:RAM\|A\[20\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[20\]~_emulated\" and latch \"ramBlock:RAM\|A\[20\]~101\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[20\] ramBlock:RAM\|B\[20\]~_emulated ramBlock:RAM\|B\[20\]~101 " "Register \"ramBlock:RAM\|B\[20\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[20\]~_emulated\" and latch \"ramBlock:RAM\|B\[20\]~101\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[19\] ramBlock:RAM\|A\[19\]~_emulated ramBlock:RAM\|A\[19\]~105 " "Register \"ramBlock:RAM\|A\[19\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[19\]~_emulated\" and latch \"ramBlock:RAM\|A\[19\]~105\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[19\] ramBlock:RAM\|B\[19\]~_emulated ramBlock:RAM\|B\[19\]~105 " "Register \"ramBlock:RAM\|B\[19\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[19\]~_emulated\" and latch \"ramBlock:RAM\|B\[19\]~105\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[18\] ramBlock:RAM\|A\[18\]~_emulated ramBlock:RAM\|A\[18\]~109 " "Register \"ramBlock:RAM\|A\[18\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[18\]~_emulated\" and latch \"ramBlock:RAM\|A\[18\]~109\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[18\] ramBlock:RAM\|B\[18\]~_emulated ramBlock:RAM\|B\[18\]~109 " "Register \"ramBlock:RAM\|B\[18\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[18\]~_emulated\" and latch \"ramBlock:RAM\|B\[18\]~109\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[17\] ramBlock:RAM\|A\[17\]~_emulated ramBlock:RAM\|A\[17\]~113 " "Register \"ramBlock:RAM\|A\[17\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[17\]~_emulated\" and latch \"ramBlock:RAM\|A\[17\]~113\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[17\] ramBlock:RAM\|B\[17\]~_emulated ramBlock:RAM\|B\[17\]~113 " "Register \"ramBlock:RAM\|B\[17\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[17\]~_emulated\" and latch \"ramBlock:RAM\|B\[17\]~113\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[16\] ramBlock:RAM\|A\[16\]~_emulated ramBlock:RAM\|A\[16\]~117 " "Register \"ramBlock:RAM\|A\[16\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[16\]~_emulated\" and latch \"ramBlock:RAM\|A\[16\]~117\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[16\] ramBlock:RAM\|B\[16\]~_emulated ramBlock:RAM\|B\[16\]~117 " "Register \"ramBlock:RAM\|B\[16\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[16\]~_emulated\" and latch \"ramBlock:RAM\|B\[16\]~117\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[15\] ramBlock:RAM\|A\[15\]~_emulated ramBlock:RAM\|A\[15\]~121 " "Register \"ramBlock:RAM\|A\[15\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[15\]~_emulated\" and latch \"ramBlock:RAM\|A\[15\]~121\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[15\] ramBlock:RAM\|B\[15\]~_emulated ramBlock:RAM\|B\[15\]~121 " "Register \"ramBlock:RAM\|B\[15\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[15\]~_emulated\" and latch \"ramBlock:RAM\|B\[15\]~121\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|B\[31\] ramBlock:RAM\|B\[31\]~_emulated ramBlock:RAM\|B\[31\]~125 " "Register \"ramBlock:RAM\|B\[31\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|B\[31\]~_emulated\" and latch \"ramBlock:RAM\|B\[31\]~125\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|B[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ramBlock:RAM\|A\[31\] ramBlock:RAM\|A\[31\]~_emulated ramBlock:RAM\|A\[31\]~125 " "Register \"ramBlock:RAM\|A\[31\]\" is converted into an equivalent circuit using register \"ramBlock:RAM\|A\[31\]~_emulated\" and latch \"ramBlock:RAM\|A\[31\]~125\"" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686531990313 "|lab6|ramBlock:RAM|A[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1686531990313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686532022806 "|lab6|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686532022806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686532022999 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[1\] Low " "Register ramBlock:RAM\|addr\[1\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686532023221 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[0\] Low " "Register ramBlock:RAM\|addr\[0\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686532023221 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[4\] Low " "Register ramBlock:RAM\|addr\[4\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686532023221 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[2\] Low " "Register ramBlock:RAM\|addr\[2\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686532023221 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ramBlock:RAM\|addr\[3\] Low " "Register ramBlock:RAM\|addr\[3\] will power up to Low" {  } { { "Verilog1.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/Verilog1.v" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686532023221 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1686532023221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.map.smsg " "Generated suppressed messages file C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532031571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686532031783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686532031783 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532032015 "|lab6|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532032015 "|lab6|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532032015 "|lab6|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532032015 "|lab6|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532032015 "|lab6|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686532032015 "|lab6|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686532032015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7278 " "Implemented 7278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686532032016 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686532032016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7199 " "Implemented 7199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686532032016 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686532032016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686532032016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686532032046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 18:07:12 2023 " "Processing ended: Sun Jun 11 18:07:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686532032046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686532032046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686532032046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686532032046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686532033127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686532033127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 18:07:12 2023 " "Processing started: Sun Jun 11 18:07:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686532033127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686532033127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686532033127 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686532033221 ""}
{ "Info" "0" "" "Project  = lab6" {  } {  } 0 0 "Project  = lab6" 0 0 "Fitter" 0 0 1686532033221 ""}
{ "Info" "0" "" "Revision = lab6" {  } {  } 0 0 "Revision = lab6" 0 0 "Fitter" 0 0 1686532033221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686532033333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686532033333 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab6 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686532033359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686532033386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686532033386 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686532033549 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686532033554 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686532033694 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686532033694 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686532033711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686532033711 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686532033712 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686532033712 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686532033712 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686532033712 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686532033716 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1686532035298 ""}
{ "Info" "ISTA_SDC_FOUND" "lab6.SDC " "Reading SDC File: 'lab6.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686532035301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 9 ADC_CLK_10 port " "Ignored filter at lab6.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1686532035307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab6.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab6.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686532035308 ""}  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1686532035308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 11 MAX10_CLK2_50 port " "Ignored filter at lab6.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1686532035308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab6.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at lab6.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686532035309 ""}  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1686532035309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1686532035309 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "next " "Node: next was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ramBlock:RAM\|addr\[4\] next " "Register ramBlock:RAM\|addr\[4\] is being clocked by next" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532035319 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686532035319 "|lab6|next"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[9\] " "Node: SW\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ramBlock:RAM\|B\[16\]~117 SW\[9\] " "Latch ramBlock:RAM\|B\[16\]~117 is being clocked by SW\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532035319 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686532035319 "|lab6|SW[9]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686532035335 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686532035335 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686532035336 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686532035336 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686532035336 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686532035336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686532035641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next " "Destination node next" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686532035641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686532035641 ""}  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 10095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686532035641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "next  " "Automatically promoted node next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686532035641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector1~2 " "Destination node Selector1~2" {  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 9748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686532035641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686532035641 ""}  } { { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686532035641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686532036288 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686532036290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686532036291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686532036293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686532036295 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686532036297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686532036391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686532036392 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686532036392 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686532036837 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686532036837 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686532036837 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686532036837 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686532036851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686532038131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686532038921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686532038966 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686532040035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686532040035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686532041084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686532043515 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686532043515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686532043843 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1686532043843 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686532043843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686532043846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686532044073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686532044096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686532045766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686532045768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686532047941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686532049115 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686532049814 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "lab6.v" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686532049857 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1686532049857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.fit.smsg " "Generated suppressed messages file C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686532050084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5842 " "Peak virtual memory: 5842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686532050999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 18:07:30 2023 " "Processing ended: Sun Jun 11 18:07:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686532050999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686532050999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686532050999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686532050999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686532051959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686532051959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 18:07:31 2023 " "Processing started: Sun Jun 11 18:07:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686532051959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686532051959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686532051959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686532052262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686532053586 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686532053695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686532054518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 18:07:34 2023 " "Processing ended: Sun Jun 11 18:07:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686532054518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686532054518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686532054518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686532054518 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686532055114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686532055577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686532055577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 18:07:35 2023 " "Processing started: Sun Jun 11 18:07:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686532055577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686532055577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6 -c lab6 " "Command: quartus_sta lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686532055577 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686532055671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686532055866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686532055866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532055894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532055894 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1686532056180 ""}
{ "Info" "ISTA_SDC_FOUND" "lab6.SDC " "Reading SDC File: 'lab6.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1686532056288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 9 ADC_CLK_10 port " "Ignored filter at lab6.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1686532056293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab6.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at lab6.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686532056294 ""}  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1686532056294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab6.sdc 11 MAX10_CLK2_50 port " "Ignored filter at lab6.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1686532056294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab6.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at lab6.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686532056294 ""}  } { { "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" "" { Text "C:/Users/dillo/OneDrive/Desktop/EEC 180/Lab 6/lab6/lab6.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1686532056294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1686532056294 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "next " "Node: next was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ramBlock:RAM\|addr\[4\] next " "Register ramBlock:RAM\|addr\[4\] is being clocked by next" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532056307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686532056307 "|lab6|next"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[9\] " "Node: SW\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ramBlock:RAM\|B\[26\]~77 SW\[9\] " "Latch ramBlock:RAM\|B\[26\]~77 is being clocked by SW\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532056307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686532056307 "|lab6|SW[9]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686532056316 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686532056318 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686532056325 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1686532056331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.000 " "Worst-case setup slack is 11.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.000               0.000 MAX10_CLK1_50  " "   11.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532056334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 MAX10_CLK1_50  " "    0.340               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532056337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686532056340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686532056342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.591 " "Worst-case minimum pulse width slack is 9.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 MAX10_CLK1_50  " "    9.591               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532056344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532056344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686532056356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686532056382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686532058473 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "next " "Node: next was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ramBlock:RAM\|addr\[4\] next " "Register ramBlock:RAM\|addr\[4\] is being clocked by next" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532058716 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686532058716 "|lab6|next"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[9\] " "Node: SW\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ramBlock:RAM\|B\[26\]~77 SW\[9\] " "Latch ramBlock:RAM\|B\[26\]~77 is being clocked by SW\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532058716 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686532058716 "|lab6|SW[9]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686532058716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.824 " "Worst-case setup slack is 11.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.824               0.000 MAX10_CLK1_50  " "   11.824               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532058725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 MAX10_CLK1_50  " "    0.305               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532058728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686532058731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686532058734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.588 " "Worst-case minimum pulse width slack is 9.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 MAX10_CLK1_50  " "    9.588               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532058736 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686532058746 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "next " "Node: next was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ramBlock:RAM\|addr\[4\] next " "Register ramBlock:RAM\|addr\[4\] is being clocked by next" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532058968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686532058968 "|lab6|next"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[9\] " "Node: SW\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ramBlock:RAM\|B\[26\]~77 SW\[9\] " "Latch ramBlock:RAM\|B\[26\]~77 is being clocked by SW\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686532058968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1686532058968 "|lab6|SW[9]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686532058968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.027 " "Worst-case setup slack is 16.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.027               0.000 MAX10_CLK1_50  " "   16.027               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532058972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK1_50  " "    0.148               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532058976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686532058979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686532058983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.325 " "Worst-case minimum pulse width slack is 9.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.325               0.000 MAX10_CLK1_50  " "    9.325               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686532058985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686532058985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686532059726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686532059746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686532059826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 18:07:39 2023 " "Processing ended: Sun Jun 11 18:07:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686532059826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686532059826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686532059826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686532059826 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 184 s " "Quartus Prime Full Compilation was successful. 0 errors, 184 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686532060495 ""}
