Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  1 11:29:17 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file joystick_main_timing_summary_routed.rpt -pb joystick_main_timing_summary_routed.pb -rpx joystick_main_timing_summary_routed.rpx -warn_on_violation
| Design       : joystick_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       43          
HPDR-1     Warning           Port pin direction inconsistency  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: ADC/clk_div_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.810        0.000                      0                    7        0.241        0.000                      0                    7        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.810        0.000                      0                    7        0.241        0.000                      0                    7        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.842ns (38.959%)  route 1.319ns (61.041%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ADC/clk_div_reg[1]/Q
                         net (fo=6, routed)           0.893     6.398    ADC/clk_div_reg_n_0_[1]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.299     6.697 r  ADC/clk_div[6]_i_2/O
                         net (fo=1, routed)           0.426     7.123    ADC/clk_div[6]_i_2_n_0
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.247 r  ADC/clk_div[6]_i_1/O
                         net (fo=1, routed)           0.000     7.247    ADC/p_0_in__0[6]
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[6]/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.058    ADC/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.748ns (40.655%)  route 1.092ns (59.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ADC/clk_div_reg[1]/Q
                         net (fo=6, routed)           0.893     6.398    ADC/clk_div_reg_n_0_[1]
    SLICE_X37Y46         LUT5 (Prop_lut5_I2_O)        0.329     6.727 r  ADC/clk_div[4]_i_1/O
                         net (fo=1, routed)           0.199     6.926    ADC/p_0_in__0[4]
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[4]/C
                         clock pessimism              0.278    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.250    14.779    ADC/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.718ns (44.429%)  route 0.898ns (55.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ADC/clk_div_reg[1]/Q
                         net (fo=6, routed)           0.898     6.403    ADC/clk_div_reg_n_0_[1]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.299     6.702 r  ADC/clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000     6.702    ADC/p_0_in__0[5]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[5]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.032    15.083    ADC/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ADC/clk_div_reg[1]/Q
                         net (fo=6, routed)           0.883     6.388    ADC/clk_div_reg_n_0_[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.327     6.715 r  ADC/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     6.715    ADC/p_0_in__0[1]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    ADC/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.021%)  route 0.906ns (60.979%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  ADC/clk_div_reg[0]/Q
                         net (fo=7, routed)           0.906     6.449    ADC/clk_div_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.573 r  ADC/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.573    ADC/p_0_in__0[0]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    ADC/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.743ns (51.504%)  route 0.700ns (48.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  ADC/clk_div_reg[3]/Q
                         net (fo=4, routed)           0.700     6.205    ADC/clk_div_reg_n_0_[3]
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.324     6.529 r  ADC/clk_div[3]_i_1/O
                         net (fo=1, routed)           0.000     6.529    ADC/p_0_in__0[3]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    ADC/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 ADC/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.549%)  route 0.666ns (53.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.565     5.086    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  ADC/clk_div_reg[2]/Q
                         net (fo=5, routed)           0.666     6.208    ADC/clk_div_reg_n_0_[2]
    SLICE_X37Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.332 r  ADC/clk_div[2]_i_1/O
                         net (fo=1, routed)           0.000     6.332    ADC/p_0_in__0[2]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.445    14.786    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    ADC/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  8.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.875%)  route 0.147ns (44.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ADC/clk_div_reg[0]/Q
                         net (fo=7, routed)           0.147     1.734    ADC/clk_div_reg_n_0_[0]
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  ADC/clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    ADC/p_0_in__0[5]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    ADC/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ADC/clk_div_reg[0]/Q
                         net (fo=7, routed)           0.181     1.768    ADC/clk_div_reg_n_0_[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.811 r  ADC/clk_div[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    ADC/p_0_in__0[3]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    ADC/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ADC/clk_div_reg[0]/Q
                         net (fo=7, routed)           0.181     1.768    ADC/clk_div_reg_n_0_[0]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  ADC/clk_div[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    ADC/p_0_in__0[2]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    ADC/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ADC/clk_div_reg[6]/Q
                         net (fo=2, routed)           0.185     1.772    ADC/CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  ADC/clk_div[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    ADC/p_0_in__0[6]
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    ADC/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.183ns (37.017%)  route 0.311ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ADC/clk_div_reg[0]/Q
                         net (fo=7, routed)           0.311     1.898    ADC/clk_div_reg_n_0_[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.042     1.940 r  ADC/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.940    ADC/p_0_in__0[1]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    ADC/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.232ns (56.391%)  route 0.179ns (43.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  ADC/clk_div_reg[3]/Q
                         net (fo=4, routed)           0.115     1.689    ADC/clk_div_reg_n_0_[3]
    SLICE_X37Y46         LUT5 (Prop_lut5_I3_O)        0.104     1.793 r  ADC/clk_div[4]_i_1/O
                         net (fo=1, routed)           0.065     1.858    ADC/p_0_in__0[4]
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X36Y46         FDRE                                         r  ADC/clk_div_reg[4]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.010     1.469    ADC/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 ADC/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.397%)  route 0.311ns (62.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.563     1.446    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  ADC/clk_div_reg[0]/Q
                         net (fo=7, routed)           0.311     1.898    ADC/clk_div_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.943 r  ADC/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.943    ADC/p_0_in__0[0]
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     1.959    ADC/clk
    SLICE_X37Y46         FDRE                                         r  ADC/clk_div_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    ADC/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ADC/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ADC/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ADC/clk_div_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ADC/clk_div_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   ADC/clk_div_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   ADC/clk_div_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   ADC/clk_div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ADC/clk_div_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ADC/clk_div_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   ADC/clk_div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ADC/clk_div_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   ADC/clk_div_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC/adc0_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 3.977ns (45.690%)  route 4.728ns (54.310%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  ADC/adc0_reg[11]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[11]/Q
                         net (fo=1, routed)           4.728     5.184    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.705 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.705    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/adc0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 3.974ns (46.861%)  route 4.507ns (53.139%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  ADC/adc0_reg[8]/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[8]/Q
                         net (fo=1, routed)           4.507     4.963    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.481 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.481    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/adc0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 3.963ns (47.424%)  route 4.394ns (52.576%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  ADC/adc0_reg[9]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[9]/Q
                         net (fo=1, routed)           4.394     4.850    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.357 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.357    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/cs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 3.976ns (50.230%)  route 3.940ns (49.770%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  ADC/cs_reg/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/cs_reg/Q
                         net (fo=1, routed)           3.940     4.396    JB_IBUF__0[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520     7.915 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.915    JB[0]
    A14                                                               r  JB[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/adc0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 3.971ns (50.380%)  route 3.912ns (49.620%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE                         0.000     0.000 r  ADC/adc0_reg[10]/C
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[10]/Q
                         net (fo=1, routed)           3.912     4.368    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.883 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.883    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/sclk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 3.959ns (51.420%)  route 3.740ns (48.580%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  ADC/sclk_reg/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/sclk_reg/Q
                         net (fo=7, routed)           3.740     4.196    JB_IBUF__0[3]
    B16                  OBUF (Prop_obuf_I_O)         3.503     7.700 r  JB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.700    JB[3]
    B16                                                               r  JB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/adc0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 3.960ns (51.727%)  route 3.695ns (48.273%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  ADC/adc0_reg[7]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[7]/Q
                         net (fo=1, routed)           3.695     4.151    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.655 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.655    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/adc0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 3.981ns (52.404%)  route 3.616ns (47.596%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  ADC/adc0_reg[6]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[6]/Q
                         net (fo=1, routed)           3.616     4.072    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.597 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.597    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/adc0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 3.964ns (52.254%)  route 3.622ns (47.746%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  ADC/adc0_reg[5]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/adc0_reg[5]/Q
                         net (fo=1, routed)           3.622     4.078    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.586 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.586    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/mosi_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 3.981ns (52.564%)  route 3.592ns (47.436%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  ADC/mosi_reg/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC/mosi_reg/Q
                         net (fo=1, routed)           3.592     4.048    JB_IBUF__0[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525     7.573 r  JB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.573    JB[2]
    B15                                                               r  JB[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[3]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.116     0.244    ADC/in6[4]
    SLICE_X2Y42          FDRE                                         r  ADC/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[2]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    ADC/in6[3]
    SLICE_X3Y42          FDRE                                         r  ADC/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/adc1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[10]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC/shift_reg_reg[10]/Q
                         net (fo=3, routed)           0.111     0.252    ADC/in6[11]
    SLICE_X1Y41          FDRE                                         r  ADC/adc1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/adc1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.246%)  route 0.132ns (50.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[9]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC/shift_reg_reg[9]/Q
                         net (fo=3, routed)           0.132     0.260    ADC/in6[10]
    SLICE_X2Y41          FDRE                                         r  ADC/adc1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/adc0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.672%)  route 0.122ns (46.328%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[6]/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC/shift_reg_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    ADC/in6[7]
    SLICE_X4Y41          FDRE                                         r  ADC/adc0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/mosi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[15]/C
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC/shift_reg_reg[15]/Q
                         net (fo=2, routed)           0.135     0.263    ADC/p_0_in
    SLICE_X1Y45          FDRE                                         r  ADC/mosi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/adc0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.083%)  route 0.138ns (51.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[8]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ADC/shift_reg_reg[8]/Q
                         net (fo=3, routed)           0.138     0.266    ADC/in6[9]
    SLICE_X3Y43          FDRE                                         r  ADC/adc0_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/adc1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.541%)  route 0.111ns (40.459%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[4]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ADC/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.111     0.275    ADC/in6[5]
    SLICE_X0Y41          FDRE                                         r  ADC/adc1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[1]/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ADC/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.145     0.286    ADC/in6[2]
    SLICE_X3Y42          FDRE                                         r  ADC/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ADC/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.740%)  route 0.125ns (43.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  ADC/shift_reg_reg[5]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ADC/shift_reg_reg[5]/Q
                         net (fo=3, routed)           0.125     0.289    ADC/in6[6]
    SLICE_X4Y42          FDRE                                         r  ADC/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------





