###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       294800   # Number of WRITE/WRITEP commands
num_reads_done                 =       565851   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       491349   # Number of read row buffer hits
num_read_cmds                  =       565848   # Number of READ/READP commands
num_writes_done                =       294800   # Number of read requests issued
num_write_row_hits             =       227938   # Number of write row buffer hits
num_act_cmds                   =       141847   # Number of ACT commands
num_pre_cmds                   =       141827   # Number of PRE commands
num_ondemand_pres              =       129030   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9444145   # Cyles of rank active rank.0
rank_active_cycles.1           =      9200222   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       555855   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       799778   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       802506   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6866   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2507   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1929   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2038   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2979   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4119   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5758   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        11423   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2221   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18305   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           87   # Write cmd latency (cycles)
write_latency[20-39]           =         1571   # Write cmd latency (cycles)
write_latency[40-59]           =         2586   # Write cmd latency (cycles)
write_latency[60-79]           =         6426   # Write cmd latency (cycles)
write_latency[80-99]           =        12356   # Write cmd latency (cycles)
write_latency[100-119]         =        16163   # Write cmd latency (cycles)
write_latency[120-139]         =        20964   # Write cmd latency (cycles)
write_latency[140-159]         =        22146   # Write cmd latency (cycles)
write_latency[160-179]         =        23084   # Write cmd latency (cycles)
write_latency[180-199]         =        21580   # Write cmd latency (cycles)
write_latency[200-]            =       167837   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       251790   # Read request latency (cycles)
read_latency[40-59]            =        82126   # Read request latency (cycles)
read_latency[60-79]            =        65889   # Read request latency (cycles)
read_latency[80-99]            =        23041   # Read request latency (cycles)
read_latency[100-119]          =        15806   # Read request latency (cycles)
read_latency[120-139]          =        13127   # Read request latency (cycles)
read_latency[140-159]          =        11359   # Read request latency (cycles)
read_latency[160-179]          =         8982   # Read request latency (cycles)
read_latency[180-199]          =         7180   # Read request latency (cycles)
read_latency[200-]             =        86549   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.47164e+09   # Write energy
read_energy                    =   2.2815e+09   # Read energy
act_energy                     =  3.88093e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.6681e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.83893e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89315e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74094e+09   # Active standby energy rank.1
average_read_latency           =      118.697   # Average read request latency (cycles)
average_interarrival           =      11.6188   # Average request interarrival latency (cycles)
total_energy                   =  1.71307e+10   # Total energy (pJ)
average_power                  =      1713.07   # Average power (mW)
average_bandwidth              =      7.34422   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       299828   # Number of WRITE/WRITEP commands
num_reads_done                 =       570789   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       510773   # Number of read row buffer hits
num_read_cmds                  =       570788   # Number of READ/READP commands
num_writes_done                =       299830   # Number of read requests issued
num_write_row_hits             =       247261   # Number of write row buffer hits
num_act_cmds                   =       112981   # Number of ACT commands
num_pre_cmds                   =       112962   # Number of PRE commands
num_ondemand_pres              =        98571   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9365253   # Cyles of rank active rank.0
rank_active_cycles.1           =      9308377   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       634747   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       691623   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       812036   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7363   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2460   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1939   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1945   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2983   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4186   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5908   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        11511   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2066   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18222   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          119   # Write cmd latency (cycles)
write_latency[20-39]           =         1963   # Write cmd latency (cycles)
write_latency[40-59]           =         3616   # Write cmd latency (cycles)
write_latency[60-79]           =         8852   # Write cmd latency (cycles)
write_latency[80-99]           =        15385   # Write cmd latency (cycles)
write_latency[100-119]         =        19306   # Write cmd latency (cycles)
write_latency[120-139]         =        21877   # Write cmd latency (cycles)
write_latency[140-159]         =        21667   # Write cmd latency (cycles)
write_latency[160-179]         =        22101   # Write cmd latency (cycles)
write_latency[180-199]         =        20563   # Write cmd latency (cycles)
write_latency[200-]            =       164379   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       265094   # Read request latency (cycles)
read_latency[40-59]            =        86407   # Read request latency (cycles)
read_latency[60-79]            =        62328   # Read request latency (cycles)
read_latency[80-99]            =        23491   # Read request latency (cycles)
read_latency[100-119]          =        15492   # Read request latency (cycles)
read_latency[120-139]          =        12241   # Read request latency (cycles)
read_latency[140-159]          =        10269   # Read request latency (cycles)
read_latency[160-179]          =         8262   # Read request latency (cycles)
read_latency[180-199]          =         6572   # Read request latency (cycles)
read_latency[200-]             =        80632   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49674e+09   # Write energy
read_energy                    =  2.30142e+09   # Read energy
act_energy                     =  3.09116e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.04679e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.31979e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84392e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80843e+09   # Active standby energy rank.1
average_read_latency           =      115.301   # Average read request latency (cycles)
average_interarrival           =      11.4858   # Average request interarrival latency (cycles)
total_energy                   =  1.71009e+10   # Total energy (pJ)
average_power                  =      1710.09   # Average power (mW)
average_bandwidth              =      7.42928   # Average bandwidth
