
---

# ğŸ§  Fundamentals of System-on-Chip (SoC) Design

---

## ğŸ”¹ What is a System-on-Chip (SoC)?

A **System-on-Chip (SoC)** integrates all essential components of a complete computing system onto a **single silicon chip**.
It typically combines:

* ğŸ§® **Processor (CPU)** â€“ Executes instructions
* ğŸ§  **Memory** â€“ Stores data and code
* âš™ï¸ **Peripherals** â€“ Handles I/O and system operations
* ğŸ”— **Interconnect Fabric** â€“ Manages communication between all components

---

### âœ³ï¸ Why SoCs?

By integrating these subsystems, an SoC achieves:

* âš¡ **Higher performance** â€“ Faster data transfer between components
* ğŸ”‹ **Lower power consumption** â€“ Less off-chip communication
* ğŸ“ **Reduced size and cost** â€“ Fewer chips and external components
* ğŸ§± **Improved reliability** â€“ Fewer inter-chip interfaces

Modern SoCs power:

* ğŸ“± Smartphones
* ğŸš— Automotive controllers
* ğŸ”Œ Embedded systems
* ğŸ§© Edge AI devices

They blend **hardware and software co-design** into one tightly coupled platform.

---

## ğŸ”¹ Components of a Typical SoC

| Component                          | Description                                                                         |
| ---------------------------------- | ----------------------------------------------------------------------------------- |
| **CPU / Processor Core**           | Executes instructions, manages computation and control flow.                        |
| **Memory Subsystem**               | Includes on-chip SRAM, ROM/Flash, cache; may also connect to off-chip DRAM.         |
| **Peripherals / IP Blocks**        | Handle I/O and system functions (UART, SPI, IÂ²C, GPIO, timers, DMA).                |
| **Interconnect / Bus / NoC**       | Provides data communication between CPU, memory, and peripherals (e.g., AMBA, AXI). |
| **Clock, Reset, Power Management** | Synchronizes timing and controls power across subsystems.                           |

ğŸ’¡ *Each block can be treated as a reusable **IP core**, enabling modular design and easy integration.*

---

## ğŸ”¹ Why BabySoC?

**BabySoC** is a **simplified learning model** for understanding SoC design concepts.

While industrial SoCs are **large and complex**, BabySoC focuses on a **minimal yet complete system** that demonstrates:

* ğŸ§© CPUâ€“Memoryâ€“Peripheral communication
* ğŸ” Basic bus operations and interrupts
* ğŸ“œ Memory mapping and register interfacing

**Key Features:**
*RVMYTH â€“ A simple RISC-V-based CPU core for instruction execution.
*PLL (Phase-Locked Loop) â€“ 8Ã— clock multiplier providing a stable clock for the CPU.
*DAC (10-bit Digital-to-Analog Converter) â€“ Interfaces with analog devices and outputs analog signals.

**Primary Purpose:**
*To integrate these IPs in a single SoC.
*To calibrate and test the analog part of the SoC.

![VSDBabySoC Architecture](image/babysoc_architecture.png)
---

### ğŸ¯ Why Use BabySoC?

BabySoC helps learners **grasp fundamental SoC concepts** such as:

* Data flow between modules
* Functional partitioning
* Integration of components

It avoids the overwhelming complexity of industrial SoCs like power domains, advanced verification, or timing closure â€” making it an **ideal entry point** for beginners.

---

## ğŸ”¹ Role of Functional Modelling

Before designing at the hardware (RTL) level, SoC designers begin with **functional modelling**, representing the **systemâ€™s behavior** at a higher abstraction level (in C/C++ or SystemC).

### âœ… Purpose and Advantages

* ğŸ§© **Validate architecture early** â€“ Ensure correct functionality and data flow
* âš–ï¸ **Explore design trade-offs** â€“ Evaluate different architectures before committing to RTL
* ğŸ’» **Enable early software development** â€“ Firmware can be built even before hardware exists
* ğŸ” **Reduce verification time and cost** â€“ Catch logical errors before RTL simulation

Functional models act as **golden references** for later stages such as **RTL verification, synthesis, and physical design**.

---

## ğŸ”¹ BabySoC in the Learning Journey

Learning SoC design through **BabySoC** mirrors the **real-world SoC development flow**:

1. ğŸ§  **Functional Modelling** â€“ Understand overall behavior at a high level
2. ğŸ§¾ **RTL Design** â€“ Implement CPU, memory, and bus logic in Verilog/VHDL
3. ğŸ§ª **Integration & Verification** â€“ Simulate modules and compare with functional model
4. âš™ï¸ *(Optional)* **Physical Design** â€“ Perform synthesis, place-and-route, and timing analysis

---

### ğŸš€ The Learning Outcome

This step-by-step journey â€” from **concept to silicon** â€” helps learners build a strong foundation in:

* SoC architecture
* RTL and functional design
* Verification flow
* Hardwareâ€“software co-design

---

> ğŸ—£ï¸ **In summary:**
> A System-on-Chip is not just a processor â€” itâ€™s a **complete mini-computer on a chip**, and **BabySoC** is the perfect sandbox to understand how every component inside that chip works together.

---
# Project:- Functional Simulation of BabySoC and verification of its workings
ğŸ—ï¸ Project Structure
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/       # Header files (*.vh)
â”‚   â”œâ”€â”€ module/        # Verilog + TLV modules
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v   # Top-level module
â”‚   â”‚   â”œâ”€â”€ rvmyth.v       # CPU
â”‚   â”‚   â”œâ”€â”€ avsdpll.v      # PLL
â”‚   â”‚   â”œâ”€â”€ avsddac.v      # DAC
â”‚   â”‚   â””â”€â”€ testbench.v    # Testbench
â””â”€â”€ output/            # Simulation outputs

ğŸ› ï¸ Setup
ğŸ“¥ Clone the Project
cd ~/VLSI
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/


Youâ€™ll see:

src/ â€“ Verilog/TLV modules

images/ â€“ Visuals and diagrams

output/ â€“ Simulation results

ğŸ”§ TLV â†’ Verilog Conversion

Since RVMYTH is written in TL-Verilog (.tlv), we convert it to standard Verilog before simulation.

# Install dependencies
sudo apt update
sudo apt install python3-venv python3-pip

# Create virtual environment
python3 -m venv sp_env
source sp_env/bin/activate

# Install SandPiper-SaaS
pip install pyyaml click sandpiper-saas

# Convert TLV â†’ Verilog
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/


âœ… Output: rvmyth.v alongside other Verilog files.

ğŸ§ª Simulation Flow
ğŸ”¹ Pre-Synthesis Simulation
mkdir -p output/pre_synth_sim

iverilog -o output/pre_synth_sim/pre_synth_sim.out \
  -DPRE_SYNTH_SIM \
  -I src/include -I src/module \
  src/module/testbench.v

cd output/pre_synth_sim
./pre_synth_sim.out

ğŸ”¹ View in GTKWave
gtkwave output/pre_synth_sim/pre_synth_sim.vcd

ğŸ” Signals to Observe

â±ï¸ CLK â†’ Input clock from PLL

ğŸ”„ reset â†’ Reset signal

ğŸš OUT â†’ DAC output (digital representation in simulation)

ğŸ”¢ RV_TO_DAC[9:0] â†’ 10-bit CPU output fed to DAC

ğŸ§  Instruction Program Driving BabySoC
#	Instruction	Action
0	ADDI r9, r0, 1	r9 = 1 (decrement step)
1	ADDI r10, r0, 43	r10 = 43 (loop limit)
2	ADDI r11, r0, 0	r11 = 0 (counter)
3	ADDI r17, r0, 0	r17 = 0 (DAC input)
4	ADD r17, r17, r11	Accumulate into r17
5	ADDI r11, r11, 1	Increment counter
6	BNE r11, r10, -4	Repeat loop until r11=43
7	ADD r17, r17, r11	Accumulate r17
8	SUB r17, r17, r11	Adjust r17
9	SUB r11, r11, r9	Decrement counter
10	BNE r11, r9, -4	Repeat loop until r11=1
11	SUB r17, r17, r11	Final adjust
12	BEQ r0, r0, ...	Infinite loop
ğŸ”„ Execution Timeline
Phase	Registers	r17 Value	Behavior
Ramp (Loop1)	r11 = 0â†’42	r17 = Î£0..42 = 903	Monotonic increase
Peak	r11 = 43	r17 = 946	Transient maximum
Oscillation (Loop2)	r11 = 43â†’1	r17 = 903 Â± r11	Oscillating decay
Final	r11 = 1	r17 adjusted	Holds steady

Data Flow: Instruction Memory â†’ CPU Pipeline â†’ Register r17 â†’ DAC â†’ Analog OUT

âš–ï¸ DAC Conversion Example

Scaling formula:

ğ‘‰
OUT
=
ğ‘Ÿ
17
1023
Ã—
ğ‘‰
REFSPAN
V
OUT
	â€‹

=
1023
r17
	â€‹

Ã—V
REFSPAN
	â€‹


With VREFSPAN = 1.0 V:

r17 Value	DAC Output Voltage
903	0.882 V
946 (peak)	0.925 V

ğŸ’¡ Tip: In GTKWave, switch OUT to Analog Step format for proper DAC visualization.

ğŸ› ï¸ Troubleshooting

âš ï¸ Module Redefinition Error: Ensure each Verilog/TLV file is included only once during compilation.

Verify signal names and file paths are correct when including headers or modules.

ğŸ“¸ Architecture Diagram Placeholder:

![VSDBabySoC Architecture](path/to/babysoc_architecture.png)


âœ… Deliverables for Lab

Simulation logs (pre_synth_sim.out)

GTKWave waveform screenshots

Short explanations for each waveform (reset, clock, DAC output)

If you want, I can merge this with your Part 1 README into one polished, professional GitHub README that includes:

SoC fundamentals

BabySoC intro

VSDBabySoC details

Project structure & simulation steps
