{
    "0": "L1:\n",
    "1": "IADDR R20,L2\n",
    "2": "IADDR R31,L2\n",
    "3": "XOR R35,R35,R35\n",
    "4": "MUL R42,R26,R20\n",
    "5": "ADD R16,R26,R2\n",
    "6": "BGEZ R10,L2\n",
    "7": "BEQZ R0,L2\n",
    "8": "JMP L2\n",
    "9": "LOAD R5,R20,8\n",
    "10": "BGEZ R5,L2\n",
    "11": "BEQZ R35,L2\n",
    "cycles taken": 7,
    "12": "L2:\n",
    "13": "ADDI R0,R37,1677\n",
    "14": "IADDR R3,L3\n",
    "15": "IADDR R0,L3\n",
    "16": "WRS 221136\n",
    "17": "WR R43\n",
    "18": "STORE R45,R22,3513\n",
    "19": "STORE R10,R10,2122\n",
    "20": "DIV R42,R22,R0\n",
    "21": "IADDR R43,L3\n",
    "22": "WRS 155538\n",
    "23": "L3:\n",
    "24": "HALT\n",
    "25": "LOAD R25,R12,3886\n",
    "26": "BLTZ R7,L3\n",
    "27": "MULI R29,R43,2892\n",
    "28": "MULI R0,R46,2456\n",
    "29": "L3:\n",
    "30": "LOAD R46,R38,2281\n",
    "31": "L4:\n",
    "32": "HALT\n"
}