{
  "Top": "dense_int8",
  "RtlTop": "dense_int8",
  "RtlPrefix": "",
  "RtlSubPrefix": "dense_int8_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_image": {
      "index": "0",
      "direction": "inout",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_image_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_image_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output_scores": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_scores_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_scores_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dense_int8"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1085143",
    "Latency": "1085142"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dense_int8",
    "Version": "1.0",
    "DisplayName": "Dense_int8",
    "Revision": "2114394103",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dense_int8_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/dense_int8.cpp",
      "..\/..\/weights.h"
    ],
    "TestBench": [
      "..\/..\/tb_dense.cpp",
      "..\/..\/test_image.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/dense_int8_control_s_axi.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITfYi.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITg8j.vhd",
      "impl\/vhdl\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s.vhd",
      "impl\/vhdl\/dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/dense_int8_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dense_int8_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/dense_int8_gmem_m_axi.vhd",
      "impl\/vhdl\/dense_int8_layer1_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dense_int8_layer2_out_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dense_int8_mac_muladd_8s_8s_16s_16_4_1.vhd",
      "impl\/vhdl\/dense_int8_mac_muladd_8s_8s_32s_32_4_1.vhd",
      "impl\/vhdl\/dense_int8_mac_muladd_14ns_4ns_14ns_17_4_1.vhd",
      "impl\/vhdl\/dense_int8_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/dense_int8_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/dense_int8_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/dense_int8.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_int8_control_s_axi.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb.dat",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud.dat",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe.dat",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg.dat",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITfYi.dat",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITfYi.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITg8j.dat",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITg8j.v",
      "impl\/verilog\/dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s.v",
      "impl\/verilog\/dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/dense_int8_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dense_int8_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/dense_int8_gmem_m_axi.v",
      "impl\/verilog\/dense_int8_layer1_out_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/dense_int8_layer1_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dense_int8_layer2_out_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/dense_int8_layer2_out_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dense_int8_mac_muladd_8s_8s_16s_16_4_1.v",
      "impl\/verilog\/dense_int8_mac_muladd_8s_8s_32s_32_4_1.v",
      "impl\/verilog\/dense_int8_mac_muladd_14ns_4ns_14ns_17_4_1.v",
      "impl\/verilog\/dense_int8_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/dense_int8_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/dense_int8_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/dense_int8.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dense_int8_v1_0\/data\/dense_int8.mdd",
      "impl\/misc\/drivers\/dense_int8_v1_0\/data\/dense_int8.tcl",
      "impl\/misc\/drivers\/dense_int8_v1_0\/data\/dense_int8.yaml",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/xdense_int8.c",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/xdense_int8.h",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/xdense_int8_hw.h",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/xdense_int8_linux.c",
      "impl\/misc\/drivers\/dense_int8_v1_0\/src\/xdense_int8_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/dense_int8_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/dense_int8_sitofp_32s_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dense_int8.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name dense_int8_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dense_int8_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dense_int8_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dense_int8_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dense_int8_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_image_1",
          "access": "W",
          "description": "Data signal of input_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_image",
              "access": "W",
              "description": "Bit 31 to 0 of input_image"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_image_2",
          "access": "W",
          "description": "Data signal of input_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_image",
              "access": "W",
              "description": "Bit 63 to 32 of input_image"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_scores_1",
          "access": "W",
          "description": "Data signal of output_scores",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_scores",
              "access": "W",
              "description": "Bit 31 to 0 of output_scores"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_scores_2",
          "access": "W",
          "description": "Data signal of output_scores",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_scores",
              "access": "W",
              "description": "Bit 63 to 32 of output_scores"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input_image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output_scores"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input_image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "input_image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output_scores"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output_scores"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dense_int8",
      "BindInstances": "layer1_out_U layer2_out_U control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3",
          "InstanceName": "grp_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_104",
          "BindInstances": "icmp_ln36_fu_470_p2 add_ln36_1_fu_476_p2 add_ln36_fu_1132_p2 icmp_ln37_fu_482_p2 select_ln36_fu_518_p3 add_ln46_1_fu_525_p2 select_ln36_1_fu_531_p3 xor_ln36_fu_538_p2 icmp_ln38_fu_543_p2 and_ln36_fu_549_p2 select_ln36_2_fu_1138_p3 add_ln46_2_fu_555_p2 empty_fu_561_p2 x_mid2_fu_566_p3 add_ln46_3_fu_574_p2 add_ln46_1_mid2_fu_580_p3 select_ln37_fu_588_p3 add_ln59_8_fu_1164_p2 add_ln59_fu_1218_p2 add_ln59_1_fu_1178_p2 add_ln59_2_fu_1194_p2 add_ln59_3_fu_1233_p2 add_ln59_4_fu_1308_p2 add_ln59_5_fu_1442_p2 add_ln59_6_fu_1748_p2 add_ln59_7_fu_1590_p2 add_ln46_fu_600_p2 sub_ln51_fu_635_p2 icmp_ln51_fu_641_p2 sub_ln54_fu_854_p2 icmp_ln51_1_fu_606_p2 add_ln54_fu_951_p2 add_ln47_fu_649_p2 icmp_ln51_2_fu_659_p2 and_ln51_fu_665_p2 add_ln54_1_fu_671_p2 add_ln54_2_fu_689_p2 add_ln317_fu_1271_p2 sub_ln18_fu_1285_p2 select_ln18_fu_1295_p3 lshr_ln18_fu_1338_p2 shl_ln18_fu_1344_p2 val_6_fu_1370_p3 sub_ln59_fu_1452_p2 result_22_fu_1457_p3 mul_8s_8s_16_1_1_U5 add_ln54_3_fu_749_p2 add_ln54_4_fu_766_p2 add_ln317_1_fu_1405_p2 sub_ln18_1_fu_1419_p2 select_ln18_2_fu_1429_p3 lshr_ln18_1_fu_1483_p2 shl_ln18_1_fu_1489_p2 val_7_fu_1515_p3 sub_ln59_1_fu_1610_p2 result_23_fu_1615_p3 mul_8s_8s_16_1_1_U6 add_ln47_1_fu_714_p2 icmp_ln51_3_fu_719_p2 and_ln51_1_fu_725_p2 add_ln54_5_fu_794_p2 add_ln54_6_fu_811_p2 add_ln317_2_fu_1550_p2 sub_ln18_2_fu_1564_p2 select_ln18_4_fu_1574_p3 lshr_ln18_2_fu_1641_p2 shl_ln18_2_fu_1647_p2 val_8_fu_1673_p3 sub_ln59_2_fu_1768_p2 result_24_fu_1773_p3 mul_8s_8s_16_1_1_U7 add_ln54_7_fu_863_p2 add_ln54_8_fu_881_p2 add_ln317_3_fu_1708_p2 sub_ln18_3_fu_1722_p2 select_ln18_6_fu_1732_p3 lshr_ln18_3_fu_1799_p2 shl_ln18_3_fu_1805_p2 val_5_fu_1831_p3 sub_ln59_3_fu_1916_p2 result_21_fu_1921_p3 mul_8s_8s_16_1_1_U8 add_ln54_9_fu_909_p2 add_ln54_10_fu_926_p2 add_ln317_4_fu_1866_p2 sub_ln18_4_fu_1880_p2 select_ln18_8_fu_1890_p3 lshr_ln18_4_fu_1947_p2 shl_ln18_4_fu_1953_p2 val_4_fu_1979_p3 sub_ln59_4_fu_2059_p2 result_fu_2064_p3 mul_8s_8s_16_1_1_U9 add_ln54_11_fu_959_p2 add_ln54_12_fu_976_p2 add_ln317_5_fu_2014_p2 sub_ln18_5_fu_2028_p2 select_ln18_11_fu_2038_p3 lshr_ln18_5_fu_2090_p2 shl_ln18_5_fu_2096_p2 val_9_fu_2122_p3 sub_ln59_5_fu_2209_p2 result_25_fu_2214_p3 mul_8s_8s_16_1_1_U10 and_ln51_2_fu_731_p2 add_ln54_13_fu_1004_p2 add_ln54_14_fu_1032_p2 add_ln317_6_fu_2157_p2 sub_ln18_6_fu_2171_p2 select_ln18_13_fu_2181_p3 lshr_ln18_6_fu_2240_p2 shl_ln18_6_fu_2246_p2 val_3_fu_2272_p3 sub_ln59_6_fu_2361_p2 result_20_fu_2366_p3 mul_8s_8s_16_1_1_U11 add_ln54_15_fu_1010_p2 add_ln54_16_fu_1068_p2 add_ln317_7_fu_2307_p2 sub_ln18_7_fu_2321_p2 select_ln18_15_fu_2331_p3 lshr_ln18_7_fu_2392_p2 shl_ln18_7_fu_2398_p2 val_10_fu_2424_p3 sub_ln59_7_fu_2509_p2 result_26_fu_2514_p3 mul_8s_8s_16_1_1_U12 and_ln51_3_fu_736_p2 add_ln54_17_fu_1015_p2 add_ln54_18_fu_1104_p2 add_ln317_8_fu_2459_p2 sub_ln18_8_fu_2473_p2 select_ln18_17_fu_2483_p3 lshr_ln18_8_fu_2540_p2 shl_ln18_8_fu_2546_p2 val_11_fu_2572_p3 sub_ln59_8_fu_2595_p2 result_27_fu_2600_p3 mac_muladd_8s_8s_16s_16_4_1_U14 add_ln60_fu_2694_p2 add_ln60_1_fu_2189_p2 add_ln60_2_fu_2342_p2 add_ln60_3_fu_2706_p2 add_ln60_4_fu_2491_p2 mac_muladd_8s_8s_16s_16_4_1_U14 add_ln60_6_fu_2721_p2 add_ln60_7_fu_2731_p2 sum_4_fu_2743_p2 sitofp_32s_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 icmp_ln17_fu_2770_p2 icmp_ln17_2_fu_2820_p2 or_ln17_fu_2825_p2 and_ln17_fu_2886_p2 and_ln18_fu_2890_p2 add_ln317_9_fu_2788_p2 sub_ln18_9_fu_2802_p2 select_ln18_19_fu_2812_p3 lshr_ln18_9_fu_2850_p2 shl_ln18_9_fu_2866_p2 val_2_fu_2880_p3 sub_ln59_9_fu_2901_p2 retval_0_i_fu_2933_p6 xor_ln17_fu_2913_p2 and_ln18_2_fu_2919_p2 sparsemux_7_2_8_1_1_U13 add_ln37_fu_488_p2 select_ln37_1_fu_494_p3 conv1_b_U conv1_w_U"
        },
        {
          "ModuleName": "dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7",
          "InstanceName": "grp_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7_fu_118",
          "BindInstances": "icmp_ln71_fu_326_p2 add_ln71_1_fu_332_p2 add_ln71_fu_552_p2 icmp_ln72_fu_352_p2 select_ln71_fu_558_p3 first_iter_6281_fu_565_p2 or_ln71_fu_1077_p2 first_iter_5284_fu_756_p2 or_ln71_1_fu_1081_p2 first_iter_4286_fu_571_p2 or_ln71_2_fu_1085_p2 first_iter_3288_fu_577_p2 or_ln71_3_fu_1089_p2 xor_ln71_fu_358_p2 icmp_ln79_fu_583_p2 and_ln71_fu_589_p2 icmp_ln78_fu_465_p2 and_ln71_1_fu_471_p2 icmp_ln77_fu_364_p2 icmp_ln73_fu_370_p2 and_ln71_3_fu_376_p2 select_ln71_1_fu_594_p3 add_ln72_fu_601_p2 empty_fu_382_p2 x_1_mid296_fu_762_p3 sum_11_mid2107_fu_1093_p3 first_iter_6_mid1_fu_1100_p2 first_iter_6_mid2_fu_1105_p3 first_iter_5_mid2109_fu_1112_p2 first_iter_4_mid2113_fu_1117_p2 first_iter_3_mid2117_fu_1122_p2 exitcond_flatten90_not250_fu_388_p2 not_exitcond_flatten90_mid2178249_fu_394_p2 icmp_ln79_mid2119_fu_607_p2 exitcond_flatten44_mid2123_fu_476_p2 and_ln71_2_fu_400_p2 exitcond_flatten61_mid2127_fu_406_p2 select_ln72_fu_612_p3 add_ln73_fu_769_p2 empty_19_fu_412_p2 empty_20_fu_481_p2 ic_mid267_fu_619_p3 sum_11_mid275_fu_1127_p3 first_iter_5_mid1_fu_1134_p2 first_iter_5_mid2_fu_1139_p3 first_iter_4_mid277_fu_1146_p2 first_iter_3_mid281_fu_1151_p2 not_exitcond_flatten61_mid2127_fu_485_p2 exitcond_flatten44_mid287_fu_490_p2 select_ln73_fu_775_p3 add_ln77_fu_626_p2 empty_21_fu_496_p2 empty_22_fu_501_p2 ky_mid250_fu_632_p3 first_iter_4_mid1_fu_1028_p2 first_iter_4_mid2_fu_1156_p3 first_iter_3_mid256_fu_1162_p2 exitcond_flatten44_mid2123_not_fu_639_p2 not_exitcond_flatten44_mid287_fu_644_p2 icmp_ln79_mid283_fu_649_p2 icmp_ln79_mid258_fu_654_p2 select_ln77_fu_660_p3 add_ln78_fu_667_p2 empty_23_fu_673_p2 empty_24_fu_677_p2 empty_25_fu_683_p2 kx_mid2_fu_688_p3 first_iter_3_mid1_fu_1033_p2 first_iter_3_mid2_fu_1167_p3 select_ln78_fu_696_p3 sub_ln94_fu_1060_p2 icmp_ln79_1_fu_1066_p2 xor_ln79_fu_1173_p2 or_ln79_fu_1179_p2 xor_ln79_1_fu_1184_p2 or_ln79_1_fu_1190_p2 xor_ln79_2_fu_1196_p2 or_ln79_2_fu_1202_p2 select_ln72_1_fu_1212_p3 select_ln72_2_fu_1220_p3 add_ln72_2_fu_800_p2 add_ln94_fu_1249_p2 sub_ln85_fu_831_p2 add_ln89_3_fu_855_p2 add_ln80_fu_868_p2 add_ln80_1_fu_877_p2 add_ln85_fu_887_p2 icmp_ln84_fu_910_p2 add_ln81_fu_919_p2 add_ln81_1_fu_928_p2 icmp_ln84_1_fu_999_p2 and_ln84_fu_1004_p2 val_in_1_fu_1013_p3 mac_muladd_8s_8s_32s_32_4_1_U30 mac_muladd_8s_8s_32s_32_4_1_U30 mac_muladd_8s_8s_32s_32_4_1_U30 add_ln79_fu_704_p2 icmp_ln79_2_fu_710_p2 icmp_ln78_1_fu_716_p2 icmp_ln77_1_fu_722_p2 icmp_ln17_fu_1314_p2 icmp_ln17_1_fu_1364_p2 or_ln17_fu_1369_p2 and_ln17_fu_1437_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U28 and_ln18_fu_1441_p2 add_ln317_fu_1332_p2 sub_ln18_fu_1346_p2 select_ln18_fu_1356_p3 lshr_ln18_fu_1394_p2 shl_ln18_fu_1400_p2 val_1_fu_1426_p3 sub_ln59_fu_1452_p2 retval_0_i1_fu_1484_p6 xor_ln17_fu_1464_p2 and_ln18_1_fu_1470_p2 sparsemux_7_2_8_1_1_U29 add_ln78_1_fu_506_p2 select_ln78_1_fu_512_p3 add_ln77_1_fu_418_p2 select_ln77_1_fu_520_p3 add_ln73_1_fu_424_p2 select_ln73_1_fu_430_p3 add_ln72_1_fu_438_p2 select_ln72_3_fu_444_p3 conv2_w_U conv2_b_U"
        },
        {
          "ModuleName": "dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s",
          "InstanceName": "grp_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s_fu_130",
          "BindInstances": "icmp_ln103_fu_271_p2 add_ln103_1_fu_277_p2 add_ln103_fu_297_p2 icmp_ln108_fu_303_p2 select_ln103_fu_574_p3 select_ln103_1_fu_397_p3 select_ln103_2_fu_581_p3 select_ln103_3_fu_588_p3 first_iter_9303_fu_404_p2 or_ln103_fu_410_p2 first_iter_8306_fu_415_p2 or_ln103_1_fu_421_p2 xor_ln103_fu_309_p2 icmp_ln110_fu_426_p2 and_ln103_fu_432_p2 icmp_ln109_fu_315_p2 and_ln103_1_fu_321_p2 select_ln103_4_fu_327_p3 add_ln108_fu_437_p2 flat_idx_mid2194_fu_595_p3 empty_fu_335_p2 y_5_mid2195_fu_443_p3 flat_idx_1_mid2199_fu_602_p3 first_iter_9_mid1_fu_450_p2 first_iter_9_mid2_fu_456_p3 first_iter_8_mid2203_fu_463_p2 exitcond_flatten188_not_fu_468_p2 not_exitcond_flatten188_mid2237_fu_473_p2 icmp_ln110_mid2205_fu_478_p2 select_ln108_fu_609_p3 select_ln108_1_fu_484_p3 add_ln109_fu_491_p2 flat_idx_1_mid2_fu_616_p3 empty_26_fu_497_p2 empty_27_fu_502_p2 x_2_mid2_fu_507_p3 first_iter_8_mid1_fu_515_p2 first_iter_8_mid2_fu_521_p3 select_ln109_fu_623_p3 select_ln109_1_fu_529_p3 icmp_ln110_1_fu_537_p2 and_ln110_fu_543_p2 select_ln108_2_fu_801_p3 mac_muladd_14ns_4ns_14ns_17_4_1_U37 mac_muladd_14ns_4ns_14ns_17_4_1_U37 mac_muladd_8s_8s_32s_32_4_1_U38 mac_muladd_8s_8s_32s_32_4_1_U38 mac_muladd_8s_8s_32s_32_4_1_U38 add_ln117_fu_671_p2 add_ln110_1_fu_677_p2 icmp_ln110_2_fu_682_p2 add_ln110_fu_688_p2 icmp_ln109_1_fu_694_p2 add_ln108_1_fu_699_p2 icmp_ln108_1_fu_705_p2 add_ln109_1_fu_345_p2 select_ln109_2_fu_351_p3 add_ln108_2_fu_359_p2 select_ln108_3_fu_365_p3 fc_w_U fc_b_U"
        }
      ]
    },
    "Info": {
      "dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_int8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3": {
        "Latency": {
          "LatencyBest": "56485",
          "LatencyAvg": "56485",
          "LatencyWorst": "56485",
          "PipelineII": "56457",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3",
            "TripCount": "6272",
            "Latency": "56483",
            "PipelineII": "9",
            "PipelineDepth": "45",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "2663",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "6996",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "903191",
          "LatencyAvg": "903191",
          "LatencyWorst": "903191",
          "PipelineII": "903169",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.011"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11",
            "TripCount": "903168",
            "Latency": "903189",
            "PipelineII": "1",
            "PipelineDepth": "23",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "2015",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2334",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s": {
        "IssueType": "Timing Violation",
        "Latency": {
          "LatencyBest": "125456",
          "LatencyAvg": "125456",
          "LatencyWorst": "125456",
          "PipelineII": "125441",
          "PipelineDepth": "",
          "PipelineType": "loop pipeline stpstp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.114"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15",
            "TripCount": "125440",
            "Latency": "125454",
            "PipelineII": "1",
            "PipelineDepth": "16",
            "PipelineType": "yes",
            "TargetTI": "",
            "RealTI": "",
            "isPerfectNested": "0",
            "SourceLocation": ""
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "22",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "711",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "981",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_int8": {
        "Latency": {
          "LatencyBest": "1085142",
          "LatencyAvg": "1085142",
          "LatencyWorst": "1085142",
          "PipelineII": "1085143",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.114"
        },
        "Area": {
          "BRAM_18K": "79",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "28",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "6618",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "12036",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-16 15:43:48 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.2"
  }
}
