// Seed: 1291996540
module module_0 (
    input tri id_0,
    output wor id_1,
    output logic id_2,
    output logic id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply0 id_6
);
  final begin : LABEL_0
    id_2 <= id_0;
    begin : LABEL_1
      id_3 <= -1;
      id_2 <= id_6;
      return id_4;
      id_2 = 1;
    end
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd71
) (
    input supply1 id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3
    , id_14,
    output logic id_4[1 : id_7],
    output tri id_5,
    input tri id_6,
    input supply1 _id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    output wand id_12
);
  assign id_12 = id_1;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_4,
      id_4,
      id_11,
      id_12,
      id_6
  );
  initial id_4 = id_6;
  assign id_14 = 1;
  assign id_4  = -1;
  wire id_15, id_16;
  wire id_17;
  assign id_4 = id_0;
endmodule
