INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/project_FF/project_FF.srcs/sim_1/new/Comparison_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparison_tb
