<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv98_fuc.xml" />
<import file="nv84_ptherm.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<array name="PDAEMON" offset="0x10a000" stride="0x1000" length="1" variants="NVA3-">
	<bitset name="NVA3_PDAEMON_INTR" varset="chipset">
		<!-- 0..7 standard fÂµc -->
		<bitfield pos="9" name="VM_FAULT" variants="NVA3:NVC0"/>
		<bitfield pos="10" name="PMC_INT"/>
		<bitfield pos="11" name="INTR11"/> <!-- 688 -->
		<bitfield pos="12" name="THERM"/> <!-- ? -->
		<bitfield pos="13" name="SIGNAL"/> <!-- 7cc+ and 7ec+ -->
		<bitfield pos="14" name="INTR14"/> <!-- 680 -->
	</bitset>
	<use-group name="nv98_fucbase"/>

	<reg32 offset="0x404" name="UNK404"/> <!-- ffff/ffffffff/0 -->
	<reg32 offset="0x408" name="UNK408"/> <!-- 3/3/0 -->
	<reg32 offset="0x420" name="UNK420"/> <!-- 0/1/0 -->
	<reg32 offset="0x424" name="UNK424" variants="NVD9-"/> <!-- 0/1/0 -->

	<!-- 430:47c unknown NVD9+ and NVE4+ regs -->

	<reg32 offset="0x47c" name="CHANNEL_SETUP">
		<bitfield name="CHAN" high="29" low="0" type="nv50_channel"/>
		<bitfield name="VALID" pos="30"/>
	</reg32>
	<reg32 offset="0x484" name="UNK484">
		<bitfield low="0" high="2" name="UNK0"/>
		<bitfield low="8" high="15" name="UNK8"/>
	</reg32>
	<reg32 offset="0x488" name="TOKEN_ALLOC">
		<doc>Valid tokens are 8-0xfe. Read allocates a free token and marks it as used.</doc>
	</reg32>
	<reg32 offset="0x48c" name="TOKEN_FREE">
		<doc>Write a token here to mark it as free for allocation.</doc>
	</reg32>
	<reg32 offset="0x490" name="UNK490"/> <!-- 0/ffffffff/0 -->
	<reg32 offset="0x494" name="UNK494"/> <!-- 842a3990/ffffffff/0 -->
	<reg32 offset="0x4a0" name="FIFO_PUT" length="4"/>
	<reg32 offset="0x4b0" name="FIFO_GET" length="4"/>
	<reg32 offset="0x4c0" name="FIFO_INTR">
		<bitfield pos="0" name="0"/>
		<bitfield pos="1" name="1"/>
		<bitfield pos="2" name="2"/>
		<bitfield pos="3" name="3"/>
	</reg32>
	<reg32 offset="0x4c4" name="FIFO_INTR_EN">
		<bitfield pos="0" name="0"/>
		<bitfield pos="1" name="1"/>
		<bitfield pos="2" name="2"/>
		<bitfield pos="3" name="3"/>
	</reg32>
	<reg32 offset="0x4c8" name="RFIFO_PUT"/>
	<reg32 offset="0x4cc" name="RFIFO_GET"/>
	<reg32 offset="0x4d0" name="ISCRATCH">
		<doc>Any write here causes an ISCRATCH interrupt.</doc>
	</reg32>
	<reg32 offset="0x4d4" name="ISCRATCH_INTR">
		<bitfield pos="0" name="0"/>
	</reg32>
	<reg32 offset="0x4d8" name="ISCRATCH_INTR_EN">
		<bitfield pos="0" name="0"/>
	</reg32>

	<reg32 offset="0x4dc" name="UNK4DC"/> <!-- 0/ffffffff/0 -->
	<reg32 offset="0x4e0" name="UNK4E0"/> <!-- 0/ffffffff/0 -->
	<reg32 offset="0x4e4" name="UNK4E4"/> <!-- ffffffff/ffffffff/0 -->
	<reg32 offset="0x4e8" name="UNK4E8">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="4" name="UNK4"/>
		<bitfield pos="8" name="UNK8"/>
	</reg32>
	<reg32 offset="0x4f0" name="UNK4F0"/> <!-- NVA3 0/f/0 NVC0 0/1f/0 NVE4 0/3f/0 -->
	<reg32 offset="0x4f8" name="UNK4F8">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="1" name="UNK1" variants="NVE4-"/>
		<bitfield pos="4" name="UNK4"/>
	</reg32>

	<bitset name="nva3_pdaemon_counter_signals" inline="yes">
		<bitfield pos="4" name="PBSP_IDLE"/>
		<bitfield pos="5" name="PVP_IDLE"/>
		<bitfield pos="6" name="PPPP_IDLE"/>
		<bitfield pos="19" name="PCOPY_IDLE"/>
	</bitset>
	<reg32 offset="0x500" name="COUNTER_SIGNALS" type="nva3_pdaemon_counter_signals"/>
	<reg32 offset="0x504" name="COUNTER_MASK" stride="0x10" length="4" type="nva3_pdaemon_counter_signals" variants="NVA3:NVC0"/>
	<reg32 offset="0x508" name="COUNTER_COUNT" stride="0x10" length="4" variants="NVA3:NVC0">
		<bitfield low="0" high="30" name="COUNT"/>
		<bitfield pos="31" name="CLEAR_TRIGGET"/>
	</reg32>
	<reg32 offset="0x50c" name="COUNTER_MODE" stride="0x10" length="4" variants="NVA3:NVC0">
		<bitfield pos="0" name="INCR_IF_ALL"/>
		<bitfield pos="1" name="INCR_IF_NOT_ALL"/>
	</reg32>
	<reg32 offset="0x504" name="COUNTER_MASK" stride="0x10" length="8" type="nva3_pdaemon_counter_signals" variants="NVC0-"/>
	<reg32 offset="0x508" name="COUNTER_COUNT" stride="0x10" length="8" variants="NVC0-">
		<bitfield low="0" high="30" name="COUNT"/>
		<bitfield pos="31" name="CLEAR_TRIGGET"/>
	</reg32>
	<reg32 offset="0x50c" name="COUNTER_MODE" stride="0x10" length="8" variants="NVC0-">
		<bitfield pos="0" name="INCR_IF_ALL"/>
		<bitfield pos="1" name="INCR_IF_NOT_ALL"/>
		<bitfield pos="2" name="UNK4" variants="NVD9-"/>
	</reg32>
	<reg32 offset="0x580" name="MUTEX_TOKEN" length="16">
		<doc>Write a token here to lock, read and check if equal to see if lock succeeded, write 0 to unlock. This reg will refuse non-0 writes if already non-0.</doc>
	</reg32>
	<reg32 offset="0x5c0" name="PTIMER_UNSHIFTED_LOW">
		<doc>Returns PTIMER time, but without the 5-bit left shift.</doc>
	</reg32>
	<reg32 offset="0x5c4" name="PTIMER_UNSHIFTED_HIGH"/>
	<bitset name="nva3_pdaemon_intr14" inline="yes">
		<bitfield pos="8" name="UNK8"/>
	</bitset>
	<reg32 offset="0x5c8" name="UNK5C8">
		<bitfield pos="0" name="UNK0"/>
		<bitfield pos="1" name="COUNTER3_ALL"/>
		<bitfield pos="2" name="COUNTER2_ALL"/>
		<bitfield pos="3" name="COUNTER1_ALL"/>
		<bitfield pos="4" name="COUNTER0_ALL"/>
	</reg32>
	<reg32 offset="0x5d0" name="DSCRATCH" length="4"/>

	<reg32 offset="0x5f0" name="UNK5F0"/> <!-- 0/ffffffff/0 -->
	<reg32 offset="0x5f4" name="UNK5F4"/> <!-- f/f/0 -->
	<reg32 offset="0x5f8" name="UNK5F8" variants="NVE4-"/> <!-- 0/ffffffff/0 -->
	<reg32 offset="0x5fc" name="UNK5FC" variants="NVE4-"/> <!-- 0/ffffffff/0 -->

	<use-group name="nv98_fuc_memif"/>

	<!-- 660:680 a handful of unknown regs -->

	<reg32 offset="0x680" name="INTR14" type="nva3_pdaemon_intr14"/>
	<reg32 offset="0x684" name="INTR14_EN" type="nva3_pdaemon_intr14"/>
	<reg32 offset="0x688" name="INTR11">
		<bitfield pos="0" name="ISCRATCH">
			<doc>Consult 4d4</doc>
		</bitfield>
		<bitfield pos="1" name="FIFO">
			<doc>Consult 4c4</doc>
		</bitfield>
		<bitfield pos="2" name="UNK2" variants="NVA3:NVE4">
			<doc>Consult 700</doc>
		</bitfield>
		<bitfield pos="3" name="UNK3" variants="NVA3:NVE4">
			<doc>Consult 704</doc>
		</bitfield>
		<bitfield pos="4" name="MMIO">
			<doc>Consult 7b4</doc>
		</bitfield>
		<bitfield pos="5" name="IHM_ERR">
			<doc>Consult 698+69c</doc>
		</bitfield>
		<bitfield pos="6" name="IHM_PLEASE_UNMASK">
			<doc>No subinterrupts, no mask</doc>
		</bitfield>

		<bitfield pos="8" name="UNK8">
			<doc>Consult 670</doc>
		</bitfield>

		<bitfield pos="13" name="UNK13" variants="NVD9-">
			<doc>Consult 888</doc>
		</bitfield>
		<!-- XXX: many more bits... -->
	</reg32>

	<!-- IHM: INTR_HOST mask -->
	<reg32 offset="0x68c" name="IHM_TRIGGER">
		<bitfield pos="0" name="PLEASE_UNMASK"/>
		<bitfield pos="4" name="MASK"/>
		<bitfield pos="12" name="UNMASK"/>
	</reg32>
	<reg32 offset="0x690" name="IHM_MASK_STATUS"/> <!-- 1 is masked, 0 is unmasked -->
	<reg32 offset="0x694" name="IHM_TIMEOUT"/> <!-- in PDAEMON cycles -->
	<reg32 offset="0x698" name="IHM_ERR_DETAIL">
		<bitfield pos="0" name="TIMEOUT_WHILE_PLEASE_UNMASK"/>
		<bitfield pos="4" name="PLEASE_UNMASK_WHILE_UNMASKED"/>
		<bitfield pos="8" name="MASK_WHILE_MASKED"/>
		<bitfield pos="12" name="UNMASK_WHILE_UNMASKED"/>
	</reg32>
	<reg32 offset="0x69c" name="IHM_ERR_INTR"/>
	<reg32 offset="0x6a0" name="IHM_ERR_INTR_EN"/>
	<reg32 offset="0x6a4" name="IHM_TIMEOUT_ENABLE"/>

	<!-- 6c0:7a0: lots of unknown probably FIFO engine related crap, different for NVA3:NVE4 and NVE4+ -->

	<reg32 offset="0x7a0" name="MMIO_ADDR" variants="NVA3:NVD9"/>
	<reg32 offset="0x7a0" name="MMIO_ADDR" variants="NVD9-">
		<bitfield low="0" high="25" name="ADDR"/>
		<bitfield pos="27" name="ACCESS_POINT">
			<value value="0" name="ROOT"/>
			<value value="1" name="IBUS"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x7a4" name="MMIO_VAL"/>
	<reg32 offset="0x7a8" name="MMIO_TIMEOUT"/>
	<reg32 offset="0x7ac" name="MMIO_CTRL">
		<bitfield low="0" high="1" name="OP">
			<value value="1" name="READ"/>
			<value value="2" name="WRITE"/>
		</bitfield>
		<bitfield low="4" high="7" name="BYTE_MASK"/>
		<bitfield pos="12" name="BUSY"/>
		<bitfield pos="13" name="TIMEOUT"/>
		<bitfield pos="14" name="FAULT"/>
		<bitfield pos="16" name="TRIGGER"/>
	</reg32>
	<reg32 offset="0x7b0" name="MMIO_ERR" variants="NVA3:NVD9">
		<bitfield pos="0" name="TIMEOUT"/>
		<bitfield pos="1" name="CMD_WHILE_BUSY"/>
		<bitfield pos="2" name="WRITE"/>
		<bitfield low="3" high="31" name="ADDR" variants="NVA3:NVC0"/>
		<bitfield low="3" high="30" name="ADDR" variants="NVC0:NVD9"/>
		<bitfield pos="31" name="FAULT" variants="NVC0:NVD9"/>
	</reg32>
	<reg32 offset="0x7b0" name="MMIO_ERR" variants="NVD9-">
		<bitfield pos="0" name="TIMEOUT_ROOT"/>
		<bitfield pos="1" name="TIMEOUT_IBUS"/>
		<bitfield pos="2" name="CMD_WHILE_BUSY"/>
		<bitfield pos="3" name="WRITE"/>
		<bitfield low="4" high="29" name="ADDR"/>
		<bitfield pos="30" name="FAULT_ROOT"/>
		<bitfield pos="31" name="FAULT_IBUS"/>
	</reg32>
	<reg32 offset="0x7b4" name="MMIO_INTR">
		<bitfield pos="0" name="ERR"/>
	</reg32>
	<reg32 offset="0x7b8" name="MMIO_INTR_EN">
		<bitfield pos="0" name="ERR"/>
	</reg32>
	<reg32 offset="0x7bc" name="UNK7BC" type="boolean"/> <!-- 1/1/0 -->
	<bitset name="nva3_pdaemon_signal" inline="yes">
		<bitfield pos="8" name="I2C_3_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="9" name="I2C_3_SDA" variants="NVA3:NVD9"/>

		<bitfield pos="12" name="I2C_0_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="13" name="I2C_0_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="14" name="I2C_1_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="15" name="I2C_1_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="16" name="I2C_2_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="17" name="I2C_2_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="18" name="I2C_4_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="19" name="I2C_4_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="20" name="I2C_5_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="21" name="I2C_5_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="22" name="I2C_6_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="23" name="I2C_6_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="24" name="I2C_7_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="25" name="I2C_7_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="26" name="I2C_8_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="27" name="I2C_8_SDA" variants="NVA3:NVD9"/>
		<bitfield pos="28" name="I2C_9_SCL" variants="NVA3:NVD9"/>
		<bitfield pos="29" name="I2C_9_SDA" variants="NVA3:NVD9"/>

		<bitfield pos="8" name="PNVIO_INTR" variants="NVE4-"/> <!-- from PGPIO.INTR_DAEMON -->

		<bitfield pos="10" name="I2C_0_SCL" variants="NVD9-"/>
		<bitfield pos="11" name="I2C_1_SCL" variants="NVD9-"/>
		<bitfield pos="12" name="I2C_2_SCL" variants="NVD9-"/>
		<bitfield pos="13" name="I2C_3_SCL" variants="NVD9-"/>
		<bitfield pos="14" name="I2C_4_SCL" variants="NVD9-"/>
		<bitfield pos="15" name="I2C_5_SCL" variants="NVD9-"/>
		<bitfield pos="16" name="I2C_6_SCL" variants="NVD9-"/>
		<bitfield pos="17" name="I2C_7_SCL" variants="NVD9-"/>
		<bitfield pos="18" name="I2C_8_SCL" variants="NVD9-"/>
		<bitfield pos="19" name="I2C_9_SCL" variants="NVD9-"/>
		<bitfield pos="20" name="I2C_0_SDA" variants="NVD9-"/>
		<bitfield pos="21" name="I2C_1_SDA" variants="NVD9-"/>
		<bitfield pos="22" name="I2C_2_SDA" variants="NVD9-"/>
		<bitfield pos="23" name="I2C_3_SDA" variants="NVD9-"/>
		<bitfield pos="24" name="I2C_4_SDA" variants="NVD9-"/>
		<bitfield pos="25" name="I2C_5_SDA" variants="NVD9-"/>
		<bitfield pos="26" name="I2C_6_SDA" variants="NVD9-"/>
		<bitfield pos="27" name="I2C_7_SDA" variants="NVD9-"/>
		<bitfield pos="28" name="I2C_8_SDA" variants="NVD9-"/>
		<bitfield pos="29" name="I2C_9_SDA" variants="NVD9-"/>
	</bitset>
	<bitset name="nva3_pdaemon_signal2" inline="yes">
	</bitset>
	<reg32 offset="0x7c0" name="SIGOUT" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7c4" name="SIGNAL_STATUS" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7c8" name="UNK7C8"/>
	<reg32 offset="0x7cc" name="SIGNAL_RISE_INTR" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7d0" name="SIGNAL_FALL_INTR" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7d4" name="SIGNAL_RISE_INTR_EN" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7d8" name="SIGNAL_FALL_INTR_EN" type="nva3_pdaemon_signal"/>

	<reg32 offset="0x7e0" name="SIGOUT_SET" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7e4" name="SIGOUT_CLEAR" type="nva3_pdaemon_signal"/>
	<reg32 offset="0x7e8" name="SIGNAL2_STATUS" type="nva3_pdaemon_signal2" variants="NVC0-"/>
	<reg32 offset="0x7ec" name="SIGNAL2_RISE_INTR" type="nva3_pdaemon_signal2" variants="NVC0-"/>
	<reg32 offset="0x7f0" name="SIGNAL2_FALL_INTR" type="nva3_pdaemon_signal2" variants="NVC0-"/>
	<reg32 offset="0x7f4" name="SIGNAL2_RISE_INTR_EN" type="nva3_pdaemon_signal2" variants="NVC0-"/>
	<reg32 offset="0x7f8" name="SIGNAL2_FALL_INTR_EN" type="nva3_pdaemon_signal2" variants="NVC0-"/>
	<array offset="0x800" name="THERM" stride="0x700" length="1" variants="NVA3:NVD9">
		<use-group name="nv84_therm"/>
	</array>
	<!-- 800+: NVD9+ unknown crap -->
</array>

</domain>

</database>
