#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 08:46:16 2025
# Process ID: 8978
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2448.164 ; gain = 112.992 ; free physical = 447161 ; free virtual = 841073
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9003
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2887.582 ; gain = 415.508 ; free physical = 446145 ; free virtual = 840309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out30/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 4271.246 ; gain = 1799.172 ; free physical = 444726 ; free virtual = 838949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4271.246 ; gain = 1799.172 ; free physical = 444721 ; free virtual = 838952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4291.172 ; gain = 1819.098 ; free physical = 444712 ; free virtual = 838959
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 4606.047 ; gain = 2133.973 ; free physical = 430888 ; free virtual = 827682
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               12 Bit    Registers := 592   
	               10 Bit    Registers := 3212  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 95    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input   10 Bit        Muxes := 4195  
	   2 Input    9 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 580   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_i_i_reg_134928_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i1901_i_i_i_reg_138878_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_134308_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_134328_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_139038_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138998_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i_i_i_i_i_i_reg_134368_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134358_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138968_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i1259_i_i3813_i_i_reg_139008_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_1_reg_139253_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i_i_1_reg_139253_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_1_reg_139253_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_1_reg_139253_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[4]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[8]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[9]' (FDE) to 'agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i33_i33_i_i2587_i_i_1_reg_137553_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_17_copy_fu_25140_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_18_copy_fu_25136_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_19_copy_fu_25132_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_20_copy_fu_25128_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_21_copy_fu_25124_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_22_copy_fu_25120_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_23_copy_fu_25116_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_24_copy_fu_25112_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_reg_135688_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_25_copy_fu_25108_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_26_copy_fu_25104_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_27_copy_fu_25100_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_136068_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[2]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[2]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[3]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[3]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_135653_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_135653_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[4]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[5]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[5]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[6]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_1_reg_135663_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_1_reg_135663_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[7]' (FDE) to 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_1_reg_135673_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_1_reg_135673_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[7]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_135653_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_135653_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_1_reg_135663_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_1_reg_135673_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_135653_reg[8]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_1_reg_135663_reg[10]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_1_reg_135633_reg[10]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_1_reg_135673_reg[10]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_1_reg_135643_reg[10]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_1_reg_135653_reg[10]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i614_i_i_reg_139378_reg[9]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i929_i_i_i_i_reg_134828_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[3]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[7]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[8]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_1_reg_139243_reg[10]' (FDE) to 'agg_tmp3_i73_i_i227_i_i_i_i_reg_139238_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i_i_i_i_reg_139238_reg[9]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_139078_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_135668_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i1621_i_i_i_reg_135628_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_135658_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_135648_reg[9]' (FDE) to 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135638_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_139078_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138838_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134568_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i_i_i_i_reg_134558_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138838_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_134258_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48958_reg[9]' (FDE) to 'reg_48946_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_i_i_reg_134228_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_134188_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49458_reg[9]' (FDE) to 'reg_49498_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_134178_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49448_reg[9]' (FDE) to 'reg_49498_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_134168_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49438_reg[9]' (FDE) to 'reg_49498_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_134158_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48922_reg[9]' (FDE) to 'reg_48946_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_134148_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49426_reg[9]' (FDE) to 'reg_49414_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i_i_i_i_i_reg_134138_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49414_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_134128_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134218_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49478_reg[9]' (FDE) to 'reg_49498_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_134208_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48946_reg[9]' (FDE) to 'reg_48934_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i_i_i_i_reg_134198_reg[9]' (FDE) to 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_134248_reg[9]' (FDE) to 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_134238_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48934_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49498_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_134238_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i_i_i_reg_139368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_reg_136468_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i105_i_i_i_reg_136278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i2533_i2533_i_i_reg_139058_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49102_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i625_i_i_i4453_i_i_reg_138978_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135748_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136418_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[4]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136418_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136418_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[8]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_1_reg_136413_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136418_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_1_reg_136423_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136418_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136418_reg[9]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_reg_136408_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i4881_i_i_reg_136408_reg[9]' (FDE) to 'agg_tmp_i31_i31_i_i185_i_i819_i_i_i_i_reg_134868_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i4249_i_i_reg_136708_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i819_i_i_i_i_reg_134868_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i72_i_i_i_reg_139528_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i_i_i_reg_135728_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i455_i_i1729_i1729_i_i_reg_137968_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49390_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i302_i_i_1_reg_139443_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135993_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i1241_i1241_i_i_reg_138198_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49078_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_136678_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_139028_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i419_i_i_i_i_i_reg_134488_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i701_i_i3255_i_i_reg_137208_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i535_i_i_i_i_reg_134998_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i460_i_i_reg_139408_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i_i_i2363_i_i_i_reg_135308_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_i4435_i_i_reg_136598_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i141_i141_i_i_i_i_reg_135168_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i819_i819_i819_i_i_reg_138418_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i221_i_i_i4049_i_i_reg_136808_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i_i_i4363_i_i_reg_136648_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i139_i139_i139_i139_i_i_reg_138758_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i_i4361_i_i_reg_136638_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_135318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_i4527_i_i_reg_136558_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49150_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:23 . Memory (MB): peak = 4622.059 ; gain = 2149.984 ; free physical = 425210 ; free virtual = 825187
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:07 . Memory (MB): peak = 4622.059 ; gain = 2149.984 ; free physical = 425124 ; free virtual = 825211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_1_reg_136073_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i67_i_i_i_i_i_i4997_i_i_1_reg_136373_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_135893_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i_i139_i_i_i_i_i4915_i_i_1_reg_136403_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp3_i_i67_i_i_i535_i535_i535_i_i_i_1_reg_136103_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i_i_i_i607_i607_i_i_i_i_1_reg_134963_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_1_reg_134723_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424654 ; free virtual = 824753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:19 ; elapsed = 00:03:38 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424501 ; free virtual = 824664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:20 ; elapsed = 00:03:39 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424535 ; free virtual = 824698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:24 ; elapsed = 00:03:43 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424529 ; free virtual = 824692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:24 ; elapsed = 00:03:43 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424528 ; free virtual = 824691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:43 ; elapsed = 00:04:02 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424540 ; free virtual = 824703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:44 ; elapsed = 00:04:03 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424543 ; free virtual = 824707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    31|
|3     |LUT2  |  4563|
|4     |LUT3  |  3292|
|5     |LUT4  | 13493|
|6     |LUT5  | 10062|
|7     |LUT6  | 41672|
|8     |MUXF7 |   283|
|9     |FDRE  | 35254|
|10    |FDSE  |    91|
|11    |IBUF  | 25004|
|12    |OBUF  |   333|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 134079|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    270|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |     37|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_57                                       |     27|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |     36|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_56                                       |     27|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |     37|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_55                                       |     27|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |     37|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_54                                       |     27|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |     36|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_53                                       |     27|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_4                                                 |     36|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_52                                       |     27|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_5                                                 |     38|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_51                                       |     27|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_6                                                 |     39|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_50                                       |     27|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_7                                                 |     37|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_49                                       |     27|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_8                                                 |     36|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_48                                       |     27|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |     38|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_47                                       |     27|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_10                                                |     36|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_46                                       |     27|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_11                                                |     37|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_45                                       |     27|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_12                                                |     40|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_44                                       |     27|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_13                                                |     36|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_43                                       |     27|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |     36|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_42                                       |     27|
|35    |  sparse_arr_feat_reduce_out_25_U                                    |hls_dummy_fifo_w10_d2_S_15                                                |     37|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_41                                       |     27|
|37    |  sparse_arr_feat_reduce_out_26_U                                    |hls_dummy_fifo_w10_d2_S_16                                                |     37|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_40                                       |     27|
|39    |  sparse_arr_feat_reduce_out_27_U                                    |hls_dummy_fifo_w10_d2_S_17                                                |     37|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_39                                       |     27|
|41    |  sparse_arr_feat_reduce_out_28_U                                    |hls_dummy_fifo_w10_d2_S_18                                                |     36|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_38                                       |     27|
|43    |  sparse_arr_feat_reduce_out_29_U                                    |hls_dummy_fifo_w10_d2_S_19                                                |     36|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_37                                       |     27|
|45    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_20                                                |     36|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_36                                       |     27|
|47    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_21                                                |     36|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_35                                       |     27|
|49    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_22                                                |     36|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_34                                       |     27|
|51    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_23                                                |     45|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_33                                       |     27|
|53    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_24                                                |     37|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_32                                       |     27|
|55    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_25                                                |     36|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_31                                       |     27|
|57    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_26                                                |     36|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_30                                       |     27|
|59    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_27                                                |     37|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_29                                       |     27|
|61    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_28                                                |     39|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |     27|
|63    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4 | 107328|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:44 ; elapsed = 00:04:03 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 424544 ; free virtual = 824707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:47 ; elapsed = 00:04:05 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 438696 ; free virtual = 838859
Synthesis Optimization Complete : Time (s): cpu = 00:03:47 ; elapsed = 00:04:05 . Memory (MB): peak = 4630.062 ; gain = 2157.988 ; free physical = 438711 ; free virtual = 838855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4630.062 ; gain = 0.000 ; free physical = 438699 ; free virtual = 838883
INFO: [Netlist 29-17] Analyzing 25288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_30_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4674.164 ; gain = 0.000 ; free physical = 438587 ; free virtual = 838895
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 25004 instances

Synth Design complete | Checksum: 2374c396
INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:18 ; elapsed = 00:04:37 . Memory (MB): peak = 4674.164 ; gain = 2226.000 ; free physical = 438585 ; free virtual = 838892
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18071.866; main = 3938.743; forked = 14365.536
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23134.129; main = 4674.168; forked = 18507.984
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4738.195 ; gain = 64.031 ; free physical = 438457 ; free virtual = 838889

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 37600a5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4789.648 ; gain = 51.453 ; free physical = 437882 ; free virtual = 838869

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a20cad4c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437751 ; free virtual = 838746
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 14 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19651ef08

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437743 ; free virtual = 838738
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 77 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12e07a64a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437740 ; free virtual = 838735
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: e5b4b4c7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437757 ; free virtual = 838752
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: e93ab4af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437760 ; free virtual = 838755
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              14  |                                              0  |
|  Constant propagation         |              37  |              77  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12095e017

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437761 ; free virtual = 838756

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12095e017

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437748 ; free virtual = 838747

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12095e017

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437748 ; free virtual = 838747

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437748 ; free virtual = 838747
Ending Netlist Obfuscation Task | Checksum: 12095e017

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4939.602 ; gain = 0.000 ; free physical = 437748 ; free virtual = 838747
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 4939.602 ; gain = 265.438 ; free physical = 437748 ; free virtual = 838747
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 08:52:24 2025...
