// Seed: 80999015
module module_0 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3.id_0 = 1;
  wire id_4;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input wire id_5,
    output wor id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2
    , id_17,
    input uwire id_3,
    input wand id_4,
    output tri0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri id_8
    , id_18,
    input supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    input wor id_12,
    input wand id_13,
    input supply1 id_14,
    output uwire id_15
);
  module_0 modCall_1 (
      id_4,
      id_11
  );
  wire id_19;
endmodule
