# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sources_1/new/adau1761i2c.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sources_1/new/divider.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sources_1/new/adau1761_controller.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sources_1/new/toplevel.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../18.335proj.srcs/sim_1/new/i2c_tb.v" --include "../../../18.335proj.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
