Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 03:54:09 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/NonUniformILP/fir_gen_NonUniformILP_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 Delay1No_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.096ns (32.992%)  route 2.226ns (67.008%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 6.715 - 4.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 0.454ns, distribution 1.788ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.414ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3068, routed)        2.242     3.273    Delay1No_instance/clk_IBUF_BUFG
    SLICE_X118Y407       FDCE                                         r  Delay1No_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y407       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.352 r  Delay1No_instance/Y_reg[19]/Q
                         net (fo=4, routed)           0.344     3.696    Delay1No_instance/Q[19]
    SLICE_X124Y406       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     3.845 r  Delay1No_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.016     3.861    Add_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X124Y406       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.051 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.077    Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X124Y407       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.129 r  Add_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.371     4.500    Delay1No1_instance/CO[0]
    SLICE_X125Y404       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     4.622 f  Delay1No1_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.321     4.943    Delay1No_instance/Y_reg[23]_0[0]
    SLICE_X128Y404       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     5.088 f  Delay1No_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.089     5.177    Delay1No_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X128Y404       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     5.214 r  Delay1No_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.512     5.726    Delay1No1_instance/Y_reg[23]_0
    SLICE_X123Y406       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.849 r  Delay1No1_instance/shiftedFracY_d1[41]_i_3/O
                         net (fo=4, routed)           0.247     6.096    Delay1No1_instance/shiftedFracY_d1_reg[38][10]
    SLICE_X125Y403       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.146 r  Delay1No1_instance/shiftedFracY_d1[33]_i_4/O
                         net (fo=2, routed)           0.252     6.398    Delay1No_instance/Y_reg[26]_0[10]
    SLICE_X120Y401       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     6.547 r  Delay1No_instance/shiftedFracY_d1[33]_i_1/O
                         net (fo=1, routed)           0.048     6.595    Add_0_impl_instance/FPAddSubOp_instance/D[22]
    SLICE_X120Y401       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=3068, routed)        1.976     6.715    Add_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y401       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]/C
                         clock pessimism              0.435     7.150    
                         clock uncertainty           -0.035     7.115    
    SLICE_X120Y401       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.140    Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[33]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  0.545    




