
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_600B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2573841 heartbeat IPC: 3.88524 cumulative IPC: 3.88524 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2573841 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 7441998 heartbeat IPC: 2.05417 cumulative IPC: 2.05417 (Simulation time: 0 hr 0 min 48 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 12872112 heartbeat IPC: 1.84158 cumulative IPC: 1.94207 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 18381848 heartbeat IPC: 1.81497 cumulative IPC: 1.89777 (Simulation time: 0 hr 1 min 48 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23890422 heartbeat IPC: 1.81535 cumulative IPC: 1.87647 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 29315482 heartbeat IPC: 1.8433 cumulative IPC: 1.86974 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 34756333 heartbeat IPC: 1.83795 cumulative IPC: 1.86437 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 40243045 heartbeat IPC: 1.82258 cumulative IPC: 1.85828 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 45748916 heartbeat IPC: 1.81624 cumulative IPC: 1.85292 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 51216337 heartbeat IPC: 1.82902 cumulative IPC: 1.85023 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 56716868 heartbeat IPC: 1.81801 cumulative IPC: 1.84696 (Simulation time: 0 hr 5 min 11 sec) 
Finished CPU 0 instructions: 100000002 cycles: 54143027 cumulative IPC: 1.84696 (Simulation time: 0 hr 5 min 11 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84696 instructions: 100000002 cycles: 54143027
cpu0_DTLB TOTAL     ACCESS:   17106858  HIT:   16951487  MISS:     155371
cpu0_DTLB LOAD      ACCESS:   12988015  HIT:   12859687  MISS:     128328
cpu0_DTLB RFO       ACCESS:    4118843  HIT:    4091800  MISS:      27043
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.4657 cycles
cpu0_ITLB TOTAL     ACCESS:    2610586  HIT:    2610583  MISS:          3
cpu0_ITLB LOAD      ACCESS:    2610586  HIT:    2610583  MISS:          3
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 328.667 cycles
cpu0_L1I TOTAL     ACCESS:    5803762  HIT:    5803659  MISS:        103
cpu0_L1I LOAD      ACCESS:    5803762  HIT:    5803659  MISS:        103
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 257.039 cycles
cpu0_STLB TOTAL     ACCESS:     155374  HIT:     150383  MISS:       4991
cpu0_STLB LOAD      ACCESS:     128331  HIT:     123392  MISS:       4939
cpu0_STLB RFO       ACCESS:      27043  HIT:      26991  MISS:         52
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 193.203 cycles
cpu0_L1D TOTAL     ACCESS:   20410829  HIT:   20089913  MISS:     320916
cpu0_L1D LOAD      ACCESS:   13173808  HIT:   12856666  MISS:     317142
cpu0_L1D RFO       ACCESS:    7232031  HIT:    7228584  MISS:       3447
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       4990  HIT:       4663  MISS:        327
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 183.909 cycles
cpu0_L2C TOTAL     ACCESS:     383989  HIT:      66697  MISS:     317292
cpu0_L2C LOAD      ACCESS:     317245  HIT:       3424  MISS:     313821
cpu0_L2C RFO       ACCESS:       3447  HIT:          1  MISS:       3446
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      62970  HIT:      62970  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        327  HIT:        302  MISS:         25
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 174.951 cycles
LLC TOTAL     ACCESS:     380235  HIT:      23265  MISS:     356970
LLC LOAD      ACCESS:     313821  HIT:       2649  MISS:     311172
LLC RFO       ACCESS:       3446  HIT:          0  MISS:       3446
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      62943  HIT:      20604  MISS:      42339
LLC TRANSLATION ACCESS:         25  HIT:         12  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 136.839 cycles
OPTgen accesses: 5474
OPTgen hits: 181
OPTgen hit rate: 3.30654


Insertion Distribution: 
	LOAD 0 0 55791 281767 
	RFO 0 0 5077 4365 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 42514 
	TRANSLATION 0 0 24 5 
Total Prefetch Downgrades: 0
DIP stats:
h_count: 295973(0.708919)
s_count: 121526(0.291081)
total: 417499
hm_count: 6066
sm_count: 6278

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      63056  ROW_BUFFER_MISS:     251576
 DBUS AVG_CONGESTED_CYCLE:    3.72703
 WQ ROW_BUFFER_HIT:      18057  ROW_BUFFER_MISS:      35117  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.8332% MPKI: 1.13776 Average ROB Occupancy at Mispredict: 151.962
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.13771
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

