module ram256x24 ( output logic [23:0] q,
						 input [23:0] d,
						 input [7:0] write_address, read_address,
						 input we, clk );
			
logic [23:0] pal [255:0];

always_ff @ (posedge clk) begin
		if (we)
			pal[write_address] <= d;
		
		q <= pal[read_address];
end
			
endmodule 