--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 498 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.468ns.
--------------------------------------------------------------------------------
Slack:                  15.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y23.SR      net (fanout=8)        3.331   M_reset_cond_out
    SLICE_X20Y23.CLK     Tsrck                 0.450   M_caseCount_value[2]
                                                       caseCount/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (0.968ns logic, 3.331ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.594 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y23.SR      net (fanout=8)        3.331   M_reset_cond_out
    SLICE_X20Y23.CLK     Tsrck                 0.428   M_caseCount_value[2]
                                                       caseCount/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (0.946ns logic, 3.331ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y22.SR      net (fanout=8)        3.143   M_reset_cond_out
    SLICE_X20Y22.CLK     Tsrck                 0.470   M_caseCount_value[0]
                                                       caseCount/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.988ns logic, 3.143ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  15.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y22.SR      net (fanout=8)        3.143   M_reset_cond_out
    SLICE_X20Y22.CLK     Tsrck                 0.461   M_caseCount_value[0]
                                                       caseCount/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.979ns logic, 3.143ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y22.SR      net (fanout=8)        3.143   M_reset_cond_out
    SLICE_X20Y22.CLK     Tsrck                 0.450   M_caseCount_value[0]
                                                       caseCount/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (0.968ns logic, 3.143ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  15.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y22.SR      net (fanout=8)        3.143   M_reset_cond_out
    SLICE_X20Y22.CLK     Tsrck                 0.428   M_caseCount_value[0]
                                                       caseCount/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.946ns logic, 3.143ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.604 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y19.SR      net (fanout=8)        3.093   M_reset_cond_out
    SLICE_X20Y19.CLK     Tsrck                 0.470   caseCount/M_ctr_q[15]
                                                       caseCount/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (0.988ns logic, 3.093ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.604 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y19.SR      net (fanout=8)        3.093   M_reset_cond_out
    SLICE_X20Y19.CLK     Tsrck                 0.461   caseCount/M_ctr_q[15]
                                                       caseCount/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (0.979ns logic, 3.093ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  15.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.604 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y19.SR      net (fanout=8)        3.093   M_reset_cond_out
    SLICE_X20Y19.CLK     Tsrck                 0.450   caseCount/M_ctr_q[15]
                                                       caseCount/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.968ns logic, 3.093ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.604 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y19.SR      net (fanout=8)        3.093   M_reset_cond_out
    SLICE_X20Y19.CLK     Tsrck                 0.428   caseCount/M_ctr_q[15]
                                                       caseCount/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (0.946ns logic, 3.093ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y21.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X20Y21.CLK     Tsrck                 0.470   caseCount/M_ctr_q[23]
                                                       caseCount/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (0.988ns logic, 2.950ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y21.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X20Y21.CLK     Tsrck                 0.461   caseCount/M_ctr_q[23]
                                                       caseCount/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (0.979ns logic, 2.950ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y21.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X20Y21.CLK     Tsrck                 0.450   caseCount/M_ctr_q[23]
                                                       caseCount/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (0.968ns logic, 2.950ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  15.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.599 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y21.SR      net (fanout=8)        2.950   M_reset_cond_out
    SLICE_X20Y21.CLK     Tsrck                 0.428   caseCount/M_ctr_q[23]
                                                       caseCount/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (0.946ns logic, 2.950ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.605 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y18.SR      net (fanout=8)        2.906   M_reset_cond_out
    SLICE_X20Y18.CLK     Tsrck                 0.470   caseCount/M_ctr_q[11]
                                                       caseCount/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (0.988ns logic, 2.906ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.605 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y18.SR      net (fanout=8)        2.906   M_reset_cond_out
    SLICE_X20Y18.CLK     Tsrck                 0.461   caseCount/M_ctr_q[11]
                                                       caseCount/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.979ns logic, 2.906ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.605 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y18.SR      net (fanout=8)        2.906   M_reset_cond_out
    SLICE_X20Y18.CLK     Tsrck                 0.450   caseCount/M_ctr_q[11]
                                                       caseCount/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.968ns logic, 2.906ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  15.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.605 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y18.SR      net (fanout=8)        2.906   M_reset_cond_out
    SLICE_X20Y18.CLK     Tsrck                 0.428   caseCount/M_ctr_q[11]
                                                       caseCount/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (0.946ns logic, 2.906ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.602 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y20.SR      net (fanout=8)        2.756   M_reset_cond_out
    SLICE_X20Y20.CLK     Tsrck                 0.470   caseCount/M_ctr_q[19]
                                                       caseCount/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.744ns (0.988ns logic, 2.756ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.602 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y20.SR      net (fanout=8)        2.756   M_reset_cond_out
    SLICE_X20Y20.CLK     Tsrck                 0.461   caseCount/M_ctr_q[19]
                                                       caseCount/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (0.979ns logic, 2.756ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.602 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y20.SR      net (fanout=8)        2.756   M_reset_cond_out
    SLICE_X20Y20.CLK     Tsrck                 0.450   caseCount/M_ctr_q[19]
                                                       caseCount/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (0.968ns logic, 2.756ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 0)
  Clock Path Skew:      -0.126ns (0.602 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y20.SR      net (fanout=8)        2.756   M_reset_cond_out
    SLICE_X20Y20.CLK     Tsrck                 0.428   caseCount/M_ctr_q[19]
                                                       caseCount/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (0.946ns logic, 2.756ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y17.SR      net (fanout=8)        2.712   M_reset_cond_out
    SLICE_X20Y17.CLK     Tsrck                 0.470   caseCount/M_ctr_q[7]
                                                       caseCount/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (0.988ns logic, 2.712ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y17.SR      net (fanout=8)        2.712   M_reset_cond_out
    SLICE_X20Y17.CLK     Tsrck                 0.461   caseCount/M_ctr_q[7]
                                                       caseCount/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (0.979ns logic, 2.712ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  16.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.680ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y17.SR      net (fanout=8)        2.712   M_reset_cond_out
    SLICE_X20Y17.CLK     Tsrck                 0.450   caseCount/M_ctr_q[7]
                                                       caseCount/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.680ns (0.968ns logic, 2.712ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y17.SR      net (fanout=8)        2.712   M_reset_cond_out
    SLICE_X20Y17.CLK     Tsrck                 0.428   caseCount/M_ctr_q[7]
                                                       caseCount/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.946ns logic, 2.712ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y16.SR      net (fanout=8)        2.519   M_reset_cond_out
    SLICE_X20Y16.CLK     Tsrck                 0.470   caseCount/M_ctr_q[3]
                                                       caseCount/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (0.988ns logic, 2.519ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y16.SR      net (fanout=8)        2.519   M_reset_cond_out
    SLICE_X20Y16.CLK     Tsrck                 0.461   caseCount/M_ctr_q[3]
                                                       caseCount/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.979ns logic, 2.519ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.487ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y16.SR      net (fanout=8)        2.519   M_reset_cond_out
    SLICE_X20Y16.CLK     Tsrck                 0.450   caseCount/M_ctr_q[3]
                                                       caseCount/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (0.968ns logic, 2.519ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          caseCount/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.465ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.607 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to caseCount/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X20Y16.SR      net (fanout=8)        2.519   M_reset_cond_out
    SLICE_X20Y16.CLK     Tsrck                 0.428   caseCount/M_ctr_q[3]
                                                       caseCount/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.946ns logic, 2.519ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[3]/CLK
  Logical resource: caseCount/M_ctr_q_0/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[3]/CLK
  Logical resource: caseCount/M_ctr_q_1/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[3]/CLK
  Logical resource: caseCount/M_ctr_q_2/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[3]/CLK
  Logical resource: caseCount/M_ctr_q_3/CK
  Location pin: SLICE_X20Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[7]/CLK
  Logical resource: caseCount/M_ctr_q_4/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[7]/CLK
  Logical resource: caseCount/M_ctr_q_5/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[7]/CLK
  Logical resource: caseCount/M_ctr_q_6/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[7]/CLK
  Logical resource: caseCount/M_ctr_q_7/CK
  Location pin: SLICE_X20Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[11]/CLK
  Logical resource: caseCount/M_ctr_q_8/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[11]/CLK
  Logical resource: caseCount/M_ctr_q_9/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[11]/CLK
  Logical resource: caseCount/M_ctr_q_10/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[11]/CLK
  Logical resource: caseCount/M_ctr_q_11/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[15]/CLK
  Logical resource: caseCount/M_ctr_q_12/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[15]/CLK
  Logical resource: caseCount/M_ctr_q_13/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[15]/CLK
  Logical resource: caseCount/M_ctr_q_14/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[15]/CLK
  Logical resource: caseCount/M_ctr_q_15/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[19]/CLK
  Logical resource: caseCount/M_ctr_q_16/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[19]/CLK
  Logical resource: caseCount/M_ctr_q_17/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[19]/CLK
  Logical resource: caseCount/M_ctr_q_18/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[19]/CLK
  Logical resource: caseCount/M_ctr_q_19/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[23]/CLK
  Logical resource: caseCount/M_ctr_q_20/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[23]/CLK
  Logical resource: caseCount/M_ctr_q_21/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[23]/CLK
  Logical resource: caseCount/M_ctr_q_22/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: caseCount/M_ctr_q[23]/CLK
  Logical resource: caseCount/M_ctr_q_23/CK
  Location pin: SLICE_X20Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_caseCount_value[0]/CLK
  Logical resource: caseCount/M_ctr_q_24/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_caseCount_value[0]/CLK
  Logical resource: caseCount/M_ctr_q_25/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_caseCount_value[0]/CLK
  Logical resource: caseCount/M_ctr_q_26/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_caseCount_value[0]/CLK
  Logical resource: caseCount/M_ctr_q_27/CK
  Location pin: SLICE_X20Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_caseCount_value[2]/CLK
  Logical resource: caseCount/M_ctr_q_28/CK
  Location pin: SLICE_X20Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.468|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 498 paths, 0 nets, and 58 connections

Design statistics:
   Minimum period:   4.468ns{1}   (Maximum frequency: 223.814MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 03 10:13:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



