/**
 * Provides 4-state Bit and BitVector support.
 */
package com.newisys.verilog.util;

