Analysis & Synthesis report for mp3
Sat Nov 18 19:22:26 2017
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state
 10. State Machine - |mp3|memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state
 11. State Machine - |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated
 19. Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated
 20. Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated
 21. Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated
 22. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux3:forwardA
 23. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux3:forwardB
 24. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:PC
 25. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux5:PC_MUX
 26. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|plus2:PC_PLUS2
 27. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:STORE_MUX
 28. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|sext:SEXT6
 29. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|sext:SEXT5
 30. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|sext:SEXT4
 31. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adj:ADJ6
 32. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|zext:ZEXT8
 33. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adj:ADJ9
 34. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adj:ADJ11
 35. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux5:ALU_MUX
 36. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:ADDER_MUX
 37. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adder:PC_ADDER
 38. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|byteDetect:STOREADDRESS
 39. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|n_bit_counter:ONE_BIT_COUNTER
 40. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:WRITEMUX
 41. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:LDI_STI_ADDRESS
 42. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux3:DATA_MUX
 43. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:LDB_MUX
 44. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux5:REG_FILE_MUX
 45. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:CC
 46. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|cccomp:CCCOMP
 47. Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:reset_MEM_WB_reg
 48. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|mux2:address
 49. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|demux2:resp_demux
 50. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:resp_sel_reg
 51. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:l2_resp_reg
 52. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar
 53. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l1_to_l2
 54. Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l2_to_l1
 55. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|decoder:dec_3_8
 56. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0
 57. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1
 58. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0
 59. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1
 60. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid0
 61. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid1
 62. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty0
 63. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1
 64. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:LRU
 65. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux
 66. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:waymux
 67. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux8:readmux
 68. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux
 69. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux7_msb
 70. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux7_lsb
 71. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux6_msb
 72. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux6_lsb
 73. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux5_msb
 74. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux5_lsb
 75. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux4_msb
 76. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux4_lsb
 77. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux3_msb
 78. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux3_lsb
 79. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux2_msb
 80. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux2_lsb
 81. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux1_msb
 82. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux1_lsb
 83. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux0_msb
 84. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux0_lsb
 85. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|decoder:dec_3_8
 86. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data0
 87. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data1
 88. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag0
 89. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag1
 90. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid0
 91. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid1
 92. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty0
 93. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty1
 94. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:LRU
 95. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux
 96. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:waymux
 97. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux8:readmux
 98. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux
 99. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux7_msb
100. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux7_lsb
101. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux6_msb
102. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux6_lsb
103. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux5_msb
104. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux5_lsb
105. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux4_msb
106. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux4_lsb
107. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux3_msb
108. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux3_lsb
109. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux2_msb
110. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux2_lsb
111. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux1_msb
112. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux1_lsb
113. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux0_msb
114. Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux0_lsb
115. Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0
116. Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0
117. Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0
118. Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0
119. altsyncram Parameter Settings by Entity Instance
120. Port Connectivity Checks: "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux"
121. Port Connectivity Checks: "memory_caches:caches|l1_cache:icache"
122. Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l2_to_l1"
123. Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l1_to_l2"
124. Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar"
125. Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:l2_resp_reg"
126. Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:resp_sel_reg"
127. Port Connectivity Checks: "cpu_datapath:cpu_d|register:reset_MEM_WB_reg"
128. Port Connectivity Checks: "cpu_datapath:cpu_d|mux5:REG_FILE_MUX"
129. Port Connectivity Checks: "cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB"
130. Port Connectivity Checks: "cpu_datapath:cpu_d|register:LDI_STI_ADDRESS"
131. Elapsed Time Per Partition
132. Analysis & Synthesis Messages
133. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat Nov 18 19:22:26 2017       ;
; Quartus II 32-bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                 ; mp3                                         ;
; Top-level Entity Name         ; mp3                                         ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A                                         ;
;     Combinational ALUTs       ; 2,103                                       ;
;     Memory ALUTs              ; 0                                           ;
;     Dedicated logic registers ; 3,589                                       ;
; Total registers               ; 3589                                        ;
; Total pins                    ; 276                                         ;
; Total virtual pins            ; 0                                           ;
; Total block memory bits       ; 2,192                                       ;
; DSP block 18-bit elements     ; 0                                           ;
; Total PLLs                    ; 0                                           ;
; Total DLLs                    ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE80F1152C2     ;                    ;
; Top-level entity name                                                           ; mp3                ; mp3                ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-24        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+
; lc3b_types.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/lc3b_types.sv                      ;         ;
; decoder.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/decoder.sv                         ;         ;
; mux8.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/mux8.sv                            ;         ;
; memory_caches.sv                   ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/memory_caches.sv                   ;         ;
; l1_cache_datapath.sv               ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/l1_cache_datapath.sv               ;         ;
; l1_cache_control.sv                ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/l1_cache_control.sv                ;         ;
; l1_cache.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/l1_cache.sv                        ;         ;
; demux2.sv                          ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/demux2.sv                          ;         ;
; cache_arbiter_datapath.sv          ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/cache_arbiter_datapath.sv          ;         ;
; cache_arbiter_control.sv           ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/cache_arbiter_control.sv           ;         ;
; cache_arbiter.sv                   ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/cache_arbiter.sv                   ;         ;
; branch_logic.sv                    ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/branch_logic.sv                    ;         ;
; n_bit_counter.sv                   ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/n_bit_counter.sv                   ;         ;
; zext.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/zext.sv                            ;         ;
; sext.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/sext.sv                            ;         ;
; register.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/register.sv                        ;         ;
; regfile.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/regfile.sv                         ;         ;
; plus2.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/plus2.sv                           ;         ;
; mux5.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/mux5.sv                            ;         ;
; mux4.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/mux4.sv                            ;         ;
; mux3.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/mux3.sv                            ;         ;
; mux2.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/mux2.sv                            ;         ;
; gencc.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/gencc.sv                           ;         ;
; cpu_datapath.sv                    ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/cpu_datapath.sv                    ;         ;
; control_rom.sv                     ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/control_rom.sv                     ;         ;
; cc_comp.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/cc_comp.sv                         ;         ;
; alu.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/alu.sv                             ;         ;
; adj.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/adj.sv                             ;         ;
; adder.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/adder.sv                           ;         ;
; MEM_WB_reg.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/MEM_WB_reg.sv                      ;         ;
; IF_ID_reg.sv                       ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/IF_ID_reg.sv                       ;         ;
; ID_EX_reg.sv                       ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/ID_EX_reg.sv                       ;         ;
; EX_MEM_reg.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/EX_MEM_reg.sv                      ;         ;
; Array.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/Array.sv                           ;         ;
; mp3.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/mp3.sv                             ;         ;
; staller.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/staller.sv                         ;         ;
; byte_detect.sv                     ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/byte_detect.sv                     ;         ;
; Forwarding.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/Forwarding.sv                      ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal131.inc                     ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; /software/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_l2o1.tdf             ; yes             ; Auto-Generated Megafunction                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/db/altsyncram_l2o1.tdf             ;         ;
; db/mp3.ram0_array_9c3c632f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/db/mp3.ram0_array_9c3c632f.hdl.mif ;         ;
; db/altsyncram_0ao1.tdf             ; yes             ; Auto-Generated Megafunction                           ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/db/altsyncram_0ao1.tdf             ;         ;
; db/mp3.ram0_array_65dbccc.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/db/mp3.ram0_array_65dbccc.hdl.mif  ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 2103      ;
;     -- Combinational ALUTs                    ; 2103      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 3589      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 651       ;
;     -- Due to unpartnered combinational logic ; 651       ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 2103      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 651       ;
;     -- 6 input functions                      ; 392       ;
;     -- 5 input functions                      ; 423       ;
;     -- 4 input functions                      ; 459       ;
;     -- <=3 input functions                    ; 178       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 1406      ;
;     -- extended LUT mode                      ; 651       ;
;     -- arithmetic mode                        ; 46        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 5406      ;
;                                               ;           ;
; Total registers                               ; 3589      ;
;     -- Dedicated logic registers              ; 3589      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 276       ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 2192      ;
; DSP block 18-bit elements                     ; 0         ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 3863      ;
; Total fan-out                                 ; 24442     ;
; Average fan-out                               ; 3.75      ;
+-----------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mp3                                               ; 2103 (0)          ; 3589 (0)     ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 276  ; 0            ; |mp3                                                                                                                               ; work         ;
;    |cpu_datapath:cpu_d|                            ; 534 (4)           ; 467 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d                                                                                                            ; work         ;
;       |EX_MEM_reg:EX_MEM|                          ; 64 (64)           ; 91 (91)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM                                                                                          ; work         ;
;       |ID_EX_reg:ID_EX|                            ; 0 (0)             ; 85 (85)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|ID_EX_reg:ID_EX                                                                                            ; work         ;
;       |IF_ID_reg:IF_ID|                            ; 70 (70)           ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|IF_ID_reg:IF_ID                                                                                            ; work         ;
;       |MEM_WB_reg:MEM_WB|                          ; 3 (3)             ; 94 (94)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB                                                                                          ; work         ;
;       |adder:PC_ADDER|                             ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|adder:PC_ADDER                                                                                             ; work         ;
;       |alu:ALU|                                    ; 111 (111)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|alu:ALU                                                                                                    ; work         ;
;       |branch_logic:BRANCH_LOGIC|                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|branch_logic:BRANCH_LOGIC                                                                                  ; work         ;
;       |cccomp:CCCOMP|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|cccomp:CCCOMP                                                                                              ; work         ;
;       |control_rom:Control|                        ; 20 (20)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|control_rom:Control                                                                                        ; work         ;
;       |forward:Forward_unit|                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|forward:Forward_unit                                                                                       ; work         ;
;       |gencc:GENCC|                                ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|gencc:GENCC                                                                                                ; work         ;
;       |mux2:STORE_MUX|                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux2:STORE_MUX                                                                                             ; work         ;
;       |mux2:WRITEMUX|                              ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux2:WRITEMUX                                                                                              ; work         ;
;       |mux3:DATA_MUX|                              ; 17 (17)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux3:DATA_MUX                                                                                              ; work         ;
;       |mux3:forwardA|                              ; 29 (29)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux3:forwardA                                                                                              ; work         ;
;       |mux3:forwardB|                              ; 26 (26)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux3:forwardB                                                                                              ; work         ;
;       |mux5:ALU_MUX|                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux5:ALU_MUX                                                                                               ; work         ;
;       |mux5:PC_MUX|                                ; 27 (27)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux5:PC_MUX                                                                                                ; work         ;
;       |mux5:REG_FILE_MUX|                          ; 25 (25)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|mux5:REG_FILE_MUX                                                                                          ; work         ;
;       |n_bit_counter:ONE_BIT_COUNTER|              ; 2 (2)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|n_bit_counter:ONE_BIT_COUNTER                                                                              ; work         ;
;       |plus2:PC_PLUS2|                             ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|plus2:PC_PLUS2                                                                                             ; work         ;
;       |regfile:REG_FILE|                           ; 72 (72)           ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|regfile:REG_FILE                                                                                           ; work         ;
;       |register:CC|                                ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|register:CC                                                                                                ; work         ;
;       |register:LDI_STI_ADDRESS|                   ; 0 (0)             ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|register:LDI_STI_ADDRESS                                                                                   ; work         ;
;       |register:PC|                                ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|register:PC                                                                                                ; work         ;
;       |register:reset_MEM_WB_reg|                  ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|register:reset_MEM_WB_reg                                                                                  ; work         ;
;       |staller:MEM_WB_stall|                       ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|cpu_datapath:cpu_d|staller:MEM_WB_stall                                                                                       ; work         ;
;    |memory_caches:caches|                          ; 1569 (0)          ; 3122 (0)     ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches                                                                                                          ; work         ;
;       |cache_arbiter:arbiter|                      ; 40 (0)            ; 274 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter                                                                                    ; work         ;
;          |cache_arbiter_control:cac|               ; 15 (15)           ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac                                                          ; work         ;
;          |cache_arbiter_datapath:cad|              ; 25 (0)            ; 270 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad                                                         ; work         ;
;             |mux2:address|                         ; 21 (21)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|mux2:address                                            ; work         ;
;             |register:l2_resp_reg|                 ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:l2_resp_reg                                    ; work         ;
;             |register:mar|                         ; 4 (4)             ; 12 (12)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar                                            ; work         ;
;             |register:mdr_l1_to_l2|                ; 0 (0)             ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l1_to_l2                                   ; work         ;
;             |register:mdr_l2_to_l1|                ; 0 (0)             ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l2_to_l1                                   ; work         ;
;             |register:resp_sel_reg|                ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:resp_sel_reg                                   ; work         ;
;       |l1_cache:dcache|                            ; 968 (0)           ; 2236 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache                                                                                          ; work         ;
;          |l1_cache_control:l1_cc|                  ; 29 (29)           ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc                                                                   ; work         ;
;          |l1_cache_datapath:l1_cd|                 ; 939 (24)          ; 2232 (0)     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd                                                                  ; work         ;
;             |array:LRU|                            ; 11 (11)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:LRU                                                        ; work         ;
;             |array:data0|                          ; 256 (256)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data0                                                      ; work         ;
;             |array:data1|                          ; 256 (256)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data1                                                      ; work         ;
;             |array:dirty0|                         ; 14 (14)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty0                                                     ; work         ;
;             |array:dirty1|                         ; 18 (18)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty1                                                     ; work         ;
;             |array:tag0|                           ; 26 (26)           ; 72 (72)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag0                                                       ; work         ;
;             |array:tag1|                           ; 26 (26)           ; 72 (72)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag1                                                       ; work         ;
;             |array:valid0|                         ; 2 (2)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid0                                                     ; work         ;
;             |array:valid1|                         ; 2 (2)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid1                                                     ; work         ;
;             |mux2:waymux|                          ; 128 (128)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:waymux                                                      ; work         ;
;             |mux2:writemux|                        ; 128 (128)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux                                                    ; work         ;
;             |mux8:readmux|                         ; 48 (48)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux8:readmux                                                     ; work         ;
;       |l1_cache:icache|                            ; 561 (0)           ; 612 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache                                                                                          ; work         ;
;          |l1_cache_control:l1_cc|                  ; 16 (16)           ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc                                                                   ; work         ;
;          |l1_cache_datapath:l1_cd|                 ; 545 (12)          ; 608 (0)      ; 2192              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd                                                                  ; work         ;
;             |array:LRU|                            ; 12 (12)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:LRU                                                        ; work         ;
;             |array:data0|                          ; 2 (2)             ; 263 (263)    ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0                                                      ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0                                ; work         ;
;                   |altsyncram_0ao1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated ; work         ;
;             |array:data1|                          ; 2 (2)             ; 263 (263)    ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1                                                      ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0                                ; work         ;
;                   |altsyncram_0ao1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated ; work         ;
;             |array:dirty0|                         ; 2 (2)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty0                                                     ; work         ;
;             |array:tag0|                           ; 8 (8)             ; 25 (25)      ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0                                                       ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0                                 ; work         ;
;                   |altsyncram_l2o1:auto_generated| ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated  ; work         ;
;             |array:tag1|                           ; 8 (8)             ; 25 (25)      ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1                                                       ; work         ;
;                |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0                                 ; work         ;
;                   |altsyncram_l2o1:auto_generated| ; 0 (0)             ; 0 (0)        ; 72                ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated  ; work         ;
;             |array:valid0|                         ; 14 (14)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid0                                                     ; work         ;
;             |array:valid1|                         ; 10 (10)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid1                                                     ; work         ;
;             |decoder:dec_3_8|                      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|decoder:dec_3_8                                                  ; work         ;
;             |mux2:waymux|                          ; 336 (336)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:waymux                                                      ; work         ;
;             |mux2:writemux|                        ; 136 (136)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux                                                    ; work         ;
;             |mux4:pmem_address_mux|                ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux                                            ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024 ; db/mp3.ram0_array_65dbccc.hdl.mif  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 128          ; 8            ; 128          ; 1024 ; db/mp3.ram0_array_65dbccc.hdl.mif  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 9            ; 8            ; 9            ; 72   ; db/mp3.ram0_array_9c3c632f.hdl.mif ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 9            ; 8            ; 9            ; 72   ; db/mp3.ram0_array_9c3c632f.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; state.write_block ; state.read_block2 ; state.read_block1 ; state.compare_tag ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; state.compare_tag ; 0                 ; 0                 ; 0                 ; 0                 ;
; state.read_block1 ; 0                 ; 0                 ; 1                 ; 1                 ;
; state.read_block2 ; 0                 ; 1                 ; 0                 ; 1                 ;
; state.write_block ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |mp3|memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; state.write_block ; state.read_block2 ; state.read_block1 ; state.compare_tag ;
+-------------------+-------------------+-------------------+-------------------+-------------------+
; state.compare_tag ; 0                 ; 0                 ; 0                 ; 0                 ;
; state.read_block1 ; 0                 ; 0                 ; 1                 ; 1                 ;
; state.read_block2 ; 0                 ; 1                 ; 0                 ; 1                 ;
; state.write_block ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state   ;
+------------------------+------------------------+-----------------+------------------+------------+
; Name                   ; state.instruction_read ; state.data_read ; state.data_write ; state.idle ;
+------------------------+------------------------+-----------------+------------------+------------+
; state.idle             ; 0                      ; 0               ; 0                ; 0          ;
; state.data_write       ; 0                      ; 0               ; 1                ; 1          ;
; state.data_read        ; 0                      ; 1               ; 0                ; 1          ;
; state.instruction_read ; 1                      ; 0               ; 0                ; 1          ;
+------------------------+------------------------+-----------------+------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                   ;
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[11]                                                  ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[13]             ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[15]                                                  ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[12]             ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[8]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[8]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[7,11,15]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[6]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[7,11,15]                                             ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[6]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[5]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[5]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[4]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[4]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[5,9,13]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[4]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[2]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[2]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[2]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[2]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[10,12,14]                                       ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[0]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|control.aluop[3]                                           ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[15]        ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[9,11,13]                                        ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[15]        ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[0]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[15]        ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[0]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[15]        ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[5]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[6]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[13]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[6]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[13]                                                  ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[6]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[9]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[6]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[9]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[6]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[7,11,15]                                             ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[5]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src2[2]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[3]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[2]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[3]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[2]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[3]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[2]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[3]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src2[1]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[2]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[1]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[2]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[1]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[2]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[1]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[2]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src2[0]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[1]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[0]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[1]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[0]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[1]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[0]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[1]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[9,11,13,15]                                           ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[2]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[8]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[1]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[7]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[0]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[1]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[1]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[3]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[3]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[4]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[4]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[4,6,8,10,12,14]                                      ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[4]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[5,9,13]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[5]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj6[6,8,10,12,14]                                         ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[6]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[6,8,10,12,14]                                        ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[6]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[12,14]                                                ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[10]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[7,11,15]                                             ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[3]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[3]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[3]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[3]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[3]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[6,8,10,12,14]                                        ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[4]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext6[4]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[4]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|control.aluop[2]                                           ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|control.alumux_sel[2] ;
; cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[9,11,13]                                      ; Merged with cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[15]      ;
; cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[10,12]                                        ; Merged with cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[14]      ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[12]                                                  ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[14]             ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[6]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[6]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[6]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[6]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[3]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[3]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[2]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[2]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[1]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[1]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[1]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[1]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[0]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[7]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[5]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[5]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext5[4]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[5]         ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[10]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[2]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|sext4[3]                                                   ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[4]               ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[13]                                                  ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[14]             ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[1]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[8]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[5]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[5]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|src1[2]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[9]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[7]                                              ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[7]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[3]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[3]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj9[4]                                                    ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[4]              ;
; cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[15]                                           ; Merged with cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[14]      ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|trap_vect8[15]                                             ; Merged with cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[0]              ;
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[0]                                                   ; Stuck at GND due to stuck port data_in                               ;
; cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[14]                                           ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar|data[0..3] ; Stuck at GND due to stuck port data_in                               ;
; cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|pc_value[0]                                              ; Merged with cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|branch_address[0]   ;
; cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB|pc_value[0]                                              ; Merged with cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB|branch_address[0]   ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~2                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~3                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~4                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~5                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~6                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~7                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~8                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~9                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~10                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~11                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~12                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~13                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~14                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~15                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~16                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~17                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~18                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~19                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~20                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~21                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~22                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~23                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~24                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~25                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~26                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~27                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~28                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~29                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~30                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~31                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~32                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|state~33                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~2                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~3                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~4                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~5                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~6                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~7                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~8                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~9                           ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~10                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~11                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~12                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~13                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~14                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~15                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~16                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~17                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~18                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~19                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~20                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~21                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~22                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~23                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~24                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~25                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~26                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~27                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~28                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~29                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~30                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~31                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~32                          ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|state~33                          ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~2                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~3                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~4                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~5                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~6                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~7                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~8                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~9                  ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~10                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~11                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~12                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~13                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~14                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~15                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~16                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~17                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~18                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~19                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~20                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~21                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~22                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~23                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~24                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~25                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~26                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~27                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~28                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~29                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~30                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~31                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~32                 ; Lost fanout                                                          ;
; memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac|state~33                 ; Lost fanout                                                          ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~5              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~7              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~4              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~1              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~3              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~0              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~2              ; Stuck at GND due to stuck port data_in                               ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data~6              ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 225                                                       ;                                                                      ;
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+---------------------------------------------+---------------------------+-----------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register              ;
+---------------------------------------------+---------------------------+-----------------------------------------------------+
; cpu_datapath:cpu_d|ID_EX_reg:ID_EX|adj11[0] ; Stuck at GND              ; cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|trap_vect8[14] ;
;                                             ; due to stuck port data_in ;                                                     ;
+---------------------------------------------+---------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3589  ;
; Number of registers using Synchronous Clear  ; 302   ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2700  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[14]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[16]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[18]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[8]    ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[10]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[12]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[20]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[22]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[24]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[16]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[18]   ; 2       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[8]    ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[10]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[12]   ; 2       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[14]   ; 2       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[20]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[22]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[24]   ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[160] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[160] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[192] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[192] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[224] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[224] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[256] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[256] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[96]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[96]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[128] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[128] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[64]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[64]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[32]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[32]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[162] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[162] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[194] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[194] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[226] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[226] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[258] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[258] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[98]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[98]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[130] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[130] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[66]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[66]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[34]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[34]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[164] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[164] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[196] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[196] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[228] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[228] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[260] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[260] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[100] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[100] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[132] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[132] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[68]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[68]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[36]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[36]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[166] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[166] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[198] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[198] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[230] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[230] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[262] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[262] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[102] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[102] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[134] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[134] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[70]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[70]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[38]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[38]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[148] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[148] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[180] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[180] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[212] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[212] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[244] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[244] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[84]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[84]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[116] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[116] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[52]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[52]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[20]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[20]  ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[150] ; 1       ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[150] ; 1       ;
; Total number of inverted registers = 274*                                                       ;         ;
+-------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register Name                                                                                   ; RAM Name                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[0]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[1]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[2]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[3]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[4]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[5]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[6]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[7]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[8]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[9]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[10]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[11]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[12]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[13]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[14]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[15]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[16]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[17]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[18]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[19]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[20]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[21]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[22]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[23]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0_bypass[24]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[0]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[1]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[2]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[3]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[4]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[5]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[6]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[7]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[8]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[9]    ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[10]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[11]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[12]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[13]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[14]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[15]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[16]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[17]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[18]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[19]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[20]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[21]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[22]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[23]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0_bypass[24]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0  ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[0]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[1]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[2]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[3]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[4]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[5]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[6]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[7]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[8]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[9]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[10]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[11]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[12]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[13]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[14]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[15]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[16]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[17]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[18]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[19]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[20]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[21]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[22]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[23]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[24]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[25]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[26]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[27]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[28]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[29]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[30]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[31]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[32]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[33]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[34]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[35]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[36]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[37]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[38]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[39]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[40]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[41]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[42]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[43]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[44]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[45]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[46]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[47]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[48]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[49]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[50]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[51]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[52]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[53]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[54]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[55]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[56]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[57]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[58]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[59]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[60]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[61]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[62]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[63]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[64]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[65]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[66]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[67]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[68]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[69]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[70]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[71]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[72]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[73]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[74]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[75]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[76]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[77]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[78]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[79]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[80]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[81]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[82]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[83]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[84]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[85]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[86]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[87]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[88]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[89]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[90]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[91]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[92]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[93]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[94]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[95]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[96]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[97]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[98]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[99]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[100] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[101] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[102] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[103] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[104] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[105] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[106] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[107] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[108] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[109] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[110] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[111] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[112] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[113] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[114] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[115] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[116] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[117] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[118] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[119] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[120] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[121] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[122] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[123] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[124] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[125] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[126] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[127] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[128] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[129] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[130] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[131] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[132] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[133] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[134] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[135] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[136] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[137] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[138] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[139] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[140] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[141] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[142] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[143] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[144] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[145] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[146] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[147] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[148] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[149] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[150] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[151] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[152] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[153] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[154] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[155] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[156] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[157] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[158] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[159] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[160] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[161] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[162] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[163] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[164] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[165] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[166] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[167] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[168] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[169] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[170] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[171] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[172] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[173] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[174] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[175] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[176] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[177] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[178] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[179] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[180] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[181] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[182] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[183] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[184] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[185] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[186] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[187] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[188] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[189] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[190] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[191] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[192] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[193] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[194] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[195] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[196] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[197] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[198] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[199] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[200] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[201] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[202] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[203] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[204] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[205] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[206] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[207] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[208] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[209] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[210] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[211] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[212] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[213] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[214] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[215] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[216] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[217] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[218] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[219] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[220] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[221] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[222] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[223] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[224] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[225] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[226] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[227] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[228] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[229] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[230] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[231] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[232] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[233] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[234] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[235] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[236] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[237] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[238] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[239] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[240] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[241] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[242] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[243] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[244] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[245] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[246] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[247] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[248] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[249] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[250] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[251] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[252] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[253] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[254] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[255] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[256] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[257] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[258] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[259] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[260] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[261] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0_bypass[262] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[0]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[1]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[2]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[3]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[4]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[5]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[6]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[7]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[8]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[9]   ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[10]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[11]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[12]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[13]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[14]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[15]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[16]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[17]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[18]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[19]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[20]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[21]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[22]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[23]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[24]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[25]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[26]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[27]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[28]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[29]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[30]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[31]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[32]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[33]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[34]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[35]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[36]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[37]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[38]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[39]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[40]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[41]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[42]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[43]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[44]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[45]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[46]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[47]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[48]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[49]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[50]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[51]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[52]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[53]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[54]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[55]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[56]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[57]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[58]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[59]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[60]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[61]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[62]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[63]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[64]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[65]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[66]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[67]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[68]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[69]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[70]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[71]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[72]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[73]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[74]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[75]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[76]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[77]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[78]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[79]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[80]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[81]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[82]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[83]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[84]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[85]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[86]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[87]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[88]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[89]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[90]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[91]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[92]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[93]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[94]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[95]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[96]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[97]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[98]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[99]  ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[100] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[101] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[102] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[103] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[104] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[105] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[106] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[107] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[108] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[109] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[110] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[111] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[112] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[113] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[114] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[115] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[116] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[117] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[118] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[119] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[120] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[121] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[122] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[123] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[124] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[125] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[126] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[127] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[128] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[129] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[130] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[131] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[132] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[133] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[134] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[135] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[136] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[137] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[138] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[139] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[140] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[141] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[142] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[143] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[144] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[145] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[146] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[147] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[148] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[149] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[150] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[151] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[152] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[153] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[154] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[155] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[156] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[157] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[158] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[159] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[160] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[161] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[162] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[163] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[164] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[165] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[166] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[167] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[168] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[169] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[170] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[171] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[172] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[173] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[174] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[175] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[176] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[177] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[178] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[179] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[180] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[181] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[182] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[183] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[184] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[185] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[186] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[187] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[188] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[189] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[190] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[191] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[192] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[193] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[194] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[195] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[196] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[197] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[198] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[199] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[200] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[201] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[202] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[203] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[204] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[205] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[206] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[207] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[208] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[209] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[210] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[211] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[212] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[213] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[214] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[215] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[216] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[217] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[218] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[219] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[220] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[221] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[222] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[223] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[224] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[225] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[226] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[227] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[228] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[229] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[230] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[231] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[232] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[233] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[234] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[235] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[236] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[237] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[238] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[239] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[240] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[241] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[242] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[243] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[244] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[245] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[246] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[247] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[248] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[249] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[250] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[251] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[252] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[253] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[254] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[255] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[256] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[257] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[258] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[259] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[260] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[261] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0_bypass[262] ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0 ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 156 bits  ; 312 ALUTs     ; 0 ALUTs              ; 312 ALUTs              ; Yes        ; |mp3|cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|dest[2]                                                ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |mp3|cpu_datapath:cpu_d|n_bit_counter:ONE_BIT_COUNTER|data[1]                                    ;
; 3:1                ; 93 bits   ; 186 ALUTs     ; 0 ALUTs              ; 186 ALUTs              ; Yes        ; |mp3|cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB|alu_value[13]                                          ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 0 ALUTs              ; 32 ALUTs               ; Yes        ; |mp3|cpu_datapath:cpu_d|IF_ID_reg:IF_ID|pc_value[13]                                             ;
; 5:1                ; 12 bits   ; 36 ALUTs      ; 24 ALUTs             ; 12 ALUTs               ; Yes        ; |mp3|cpu_datapath:cpu_d|register:PC|data[3]                                                      ;
; 10:1               ; 16 bits   ; 96 ALUTs      ; 80 ALUTs             ; 16 ALUTs               ; Yes        ; |mp3|cpu_datapath:cpu_d|IF_ID_reg:IF_ID|instruction[12]                                          ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 3 ALUTs              ; 9 ALUTs                ; Yes        ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar|data[4]  ;
; 6:1                ; 9 bits    ; 36 ALUTs      ; 36 ALUTs             ; 0 ALUTs                ; Yes        ; |mp3|memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar|data[11] ;
; 15:1               ; 2 bits    ; 20 ALUTs      ; 16 ALUTs             ; 4 ALUTs                ; Yes        ; |mp3|cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|alu_value[10]                                          ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; Yes        ; |mp3|cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|alu_value[2]                                           ;
; 17:1               ; 2 bits    ; 22 ALUTs      ; 20 ALUTs             ; 2 ALUTs                ; Yes        ; |mp3|cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|alu_value[14]                                          ;
; 18:1               ; 2 bits    ; 24 ALUTs      ; 20 ALUTs             ; 4 ALUTs                ; Yes        ; |mp3|cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM|alu_value[5]                                           ;
; 3:1                ; 7 bits    ; 14 ALUTs      ; 14 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux3:DATA_MUX|f[15]                                                      ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux3:DATA_MUX|f[7]                                                       ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|pmem_read                       ;
; 3:1                ; 3 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc|pmem_read                       ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|forward:Forward_unit|ForwardA[0]                                         ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|alu:ALU|ShiftRight0                                                      ;
; 3:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|alu:ALU|ShiftLeft0                                                       ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux3:forwardA|f[8]                                                       ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[0]             ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[9]             ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[23]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[27]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[33]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[44]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[50]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[61]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[71]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[79]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[84]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[93]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[96]            ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[106]           ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[116]           ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux|f[123]           ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[9]             ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[19]            ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[45]            ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[48]            ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[75]            ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[86]            ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[102]           ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux|f[115]           ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_control:l1_cc|pmem_write                      ;
; 4:1                ; 10 bits   ; 20 ALUTs      ; 20 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux3:forwardB|f[12]                                                      ;
; 8:1                ; 15 bits   ; 75 ALUTs      ; 75 ALUTs             ; 0 ALUTs                ; No         ; |mp3|memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux8:readmux|Mux0              ;
; 5:1                ; 7 bits    ; 21 ALUTs      ; 21 ALUTs             ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux5:REG_FILE_MUX|f[12]                                                  ;
; 5:1                ; 3 bits    ; 9 ALUTs       ; 9 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux5:PC_MUX|f[6]                                                         ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 21 ALUTs             ; 7 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux5:REG_FILE_MUX|f[4]                                                   ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|forward:Forward_unit|ForwardB[1]                                         ;
; 6:1                ; 3 bits    ; 12 ALUTs      ; 9 ALUTs              ; 3 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux3:forwardB|f[2]                                                       ;
; 6:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|mux3:forwardB|f[4]                                                       ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|staller:MEM_WB_stall|load                                                ;
; 7:1                ; 2 bits    ; 8 ALUTs       ; 6 ALUTs              ; 2 ALUTs                ; No         ; |mp3|cpu_datapath:cpu_d|staller:MEM_WB_stall|datamux_sel_updated[1]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0|altsyncram_l2o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0|altsyncram_0ao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux3:forwardA ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux3:forwardB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:PC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux5:PC_MUX ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|plus2:PC_PLUS2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:STORE_MUX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 3     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|sext:SEXT6 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 6     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|sext:SEXT5 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|sext:SEXT4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adj:ADJ6 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|zext:ZEXT8 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adj:ADJ9 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 9     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adj:ADJ11 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 11    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux5:ALU_MUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 16    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:ADDER_MUX ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|adder:PC_ADDER ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|byteDetect:STOREADDRESS ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|n_bit_counter:ONE_BIT_COUNTER ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:WRITEMUX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:LDI_STI_ADDRESS ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux3:DATA_MUX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux2:LDB_MUX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|mux5:REG_FILE_MUX ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:CC ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|cccomp:CCCOMP ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_datapath:cpu_d|register:reset_MEM_WB_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|mux2:address ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|demux2:resp_demux ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:resp_sel_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:l2_resp_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l1_to_l2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l2_to_l1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|decoder:dec_3_8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:LRU ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:waymux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux8:readmux ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:writemux ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux7_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux7_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux6_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux6_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux5_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux5_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux4_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux4_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux3_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux3_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux2_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux2_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux1_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux1_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux0_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:mux0_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|decoder:dec_3_8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:LRU ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:waymux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux8:readmux ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:writemux ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 128   ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux7_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux7_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux6_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux6_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux5_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux5_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux4_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux4_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux3_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux3_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux2_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux2_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux1_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux1_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux0_msb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|mux2:mux0_lsb ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0 ;
+------------------------------------+------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                 ;
+------------------------------------+------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                                              ;
; WIDTH_A                            ; 9                                  ; Untyped                                                              ;
; WIDTHAD_A                          ; 3                                  ; Untyped                                                              ;
; NUMWORDS_A                         ; 8                                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                              ;
; WIDTH_B                            ; 9                                  ; Untyped                                                              ;
; WIDTHAD_B                          ; 3                                  ; Untyped                                                              ;
; NUMWORDS_B                         ; 8                                  ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                              ;
; INIT_FILE                          ; db/mp3.ram0_array_9c3c632f.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Stratix III                        ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_l2o1                    ; Untyped                                                              ;
+------------------------------------+------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0 ;
+------------------------------------+------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                 ;
+------------------------------------+------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                                              ;
; WIDTH_A                            ; 9                                  ; Untyped                                                              ;
; WIDTHAD_A                          ; 3                                  ; Untyped                                                              ;
; NUMWORDS_A                         ; 8                                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                              ;
; WIDTH_B                            ; 9                                  ; Untyped                                                              ;
; WIDTHAD_B                          ; 3                                  ; Untyped                                                              ;
; NUMWORDS_B                         ; 8                                  ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                              ;
; INIT_FILE                          ; db/mp3.ram0_array_9c3c632f.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Stratix III                        ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_l2o1                    ; Untyped                                                              ;
+------------------------------------+------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0 ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                   ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                                                                ;
; WIDTH_A                            ; 128                               ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                                 ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                                 ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                ;
; WIDTH_B                            ; 128                               ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                                 ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                                 ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                ;
; INIT_FILE                          ; db/mp3.ram0_array_65dbccc.hdl.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Stratix III                       ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0ao1                   ; Untyped                                                                ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0 ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                   ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                                                                ;
; WIDTH_A                            ; 128                               ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                                 ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                                 ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                ;
; WIDTH_B                            ; 128                               ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                                 ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                                 ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                ;
; INIT_FILE                          ; db/mp3.ram0_array_65dbccc.hdl.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Stratix III                       ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_0ao1                   ; Untyped                                                                ;
+------------------------------------+-----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                              ;
; Entity Instance                           ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 9                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 9                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|altsyncram:data_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 9                                                                                              ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 9                                                                                              ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 128                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 128                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 128                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 128                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux" ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; a[3..0] ; Input ; Info     ; Stuck at GND                                                                      ;
; b[3..0] ; Input ; Info     ; Stuck at GND                                                                      ;
; c[3..0] ; Input ; Info     ; Stuck at GND                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|l1_cache:icache" ;
+------------+--------+----------+---------------------------------+
; Port       ; Type   ; Severity ; Details                         ;
+------------+--------+----------+---------------------------------+
; pmem_wdata ; Output ; Info     ; Explicitly unconnected          ;
; pmem_write ; Output ; Info     ; Explicitly unconnected          ;
+------------+--------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l2_to_l1" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l1_to_l2" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mar" ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:l2_resp_reg" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:resp_sel_reg" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_datapath:cpu_d|register:reset_MEM_WB_reg" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_datapath:cpu_d|mux5:REG_FILE_MUX" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; a[15..8] ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB"                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; control_out.aluop        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.load_pc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.addermux_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.ldbmux_sel   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.datamux_sel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.alumux_sel   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.writemux_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.storemux_sel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.mem_read     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.mem_write    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.load_IF_ID   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.load_ID_EX   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.load_EX_MEM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; control_out.load_MEM_WB  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_datapath:cpu_d|register:LDI_STI_ADDRESS" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Sat Nov 18 19:21:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8
Info (12021): Found 1 design units, including 1 entities, in source file memory_caches.sv
    Info (12023): Found entity 1: memory_caches
Info (12021): Found 1 design units, including 1 entities, in source file l1_cache_datapath.sv
    Info (12023): Found entity 1: l1_cache_datapath
Info (12021): Found 1 design units, including 1 entities, in source file l1_cache_control.sv
    Info (12023): Found entity 1: l1_cache_control
Info (12021): Found 1 design units, including 1 entities, in source file l1_cache.sv
    Info (12023): Found entity 1: l1_cache
Info (12021): Found 1 design units, including 1 entities, in source file demux2.sv
    Info (12023): Found entity 1: demux2
Info (12021): Found 1 design units, including 1 entities, in source file cache_arbiter_datapath.sv
    Info (12023): Found entity 1: cache_arbiter_datapath
Info (12021): Found 1 design units, including 1 entities, in source file cache_arbiter_control.sv
    Info (12023): Found entity 1: cache_arbiter_control
Info (12021): Found 1 design units, including 1 entities, in source file cache_arbiter.sv
    Info (12023): Found entity 1: cache_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file branch_logic.sv
    Info (12023): Found entity 1: branch_logic
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_counter.sv
    Info (12023): Found entity 1: n_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file zext.sv
    Info (12023): Found entity 1: zext
Info (12021): Found 1 design units, including 1 entities, in source file sext.sv
    Info (12023): Found entity 1: sext
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file mux5.sv
    Info (12023): Found entity 1: mux5
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file cpu_datapath.sv
    Info (12023): Found entity 1: cpu_datapath
Info (12021): Found 1 design units, including 1 entities, in source file control_rom.sv
    Info (12023): Found entity 1: control_rom
Info (12021): Found 1 design units, including 1 entities, in source file cc_comp.sv
    Info (12023): Found entity 1: cccomp
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file MEM_WB_reg.sv
    Info (12023): Found entity 1: MEM_WB_reg
Info (12021): Found 1 design units, including 1 entities, in source file IF_ID_reg.sv
    Info (12023): Found entity 1: IF_ID_reg
Info (12021): Found 1 design units, including 1 entities, in source file ID_EX_reg.sv
    Info (12023): Found entity 1: ID_EX_reg
Info (12021): Found 1 design units, including 1 entities, in source file EX_MEM_reg.sv
    Info (12023): Found entity 1: EX_MEM_reg
Info (12021): Found 1 design units, including 1 entities, in source file Array.sv
    Info (12023): Found entity 1: array
Info (12021): Found 1 design units, including 1 entities, in source file mp3.sv
    Info (12023): Found entity 1: mp3
Info (12021): Found 1 design units, including 1 entities, in source file staller.sv
    Info (12023): Found entity 1: staller
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file byte_detect.sv
    Info (12023): Found entity 1: byteDetect
Info (12021): Found 1 design units, including 1 entities, in source file Forwarding.sv
    Info (12023): Found entity 1: forward
Info (12127): Elaborating entity "mp3" for the top level hierarchy
Info (12128): Elaborating entity "cpu_datapath" for hierarchy "cpu_datapath:cpu_d"
Warning (10036): Verilog HDL or VHDL warning at cpu_datapath.sv(181): object "forward_load" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpu_datapath.sv(182): object "forward_reset" assigned a value but never read
Warning (10034): Output port "icache_wdata" at cpu_datapath.sv(12) has no driver
Info (12128): Elaborating entity "mux3" for hierarchy "cpu_datapath:cpu_d|mux3:forwardA"
Info (12128): Elaborating entity "forward" for hierarchy "cpu_datapath:cpu_d|forward:Forward_unit"
Info (12128): Elaborating entity "staller" for hierarchy "cpu_datapath:cpu_d|staller:MEM_WB_stall"
Info (12128): Elaborating entity "register" for hierarchy "cpu_datapath:cpu_d|register:PC"
Info (12128): Elaborating entity "mux5" for hierarchy "cpu_datapath:cpu_d|mux5:PC_MUX"
Info (12128): Elaborating entity "plus2" for hierarchy "cpu_datapath:cpu_d|plus2:PC_PLUS2"
Info (12128): Elaborating entity "IF_ID_reg" for hierarchy "cpu_datapath:cpu_d|IF_ID_reg:IF_ID"
Info (12128): Elaborating entity "regfile" for hierarchy "cpu_datapath:cpu_d|regfile:REG_FILE"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu_datapath:cpu_d|mux2:STORE_MUX"
Info (12128): Elaborating entity "control_rom" for hierarchy "cpu_datapath:cpu_d|control_rom:Control"
Info (12128): Elaborating entity "sext" for hierarchy "cpu_datapath:cpu_d|sext:SEXT6"
Info (12128): Elaborating entity "sext" for hierarchy "cpu_datapath:cpu_d|sext:SEXT5"
Info (12128): Elaborating entity "sext" for hierarchy "cpu_datapath:cpu_d|sext:SEXT4"
Info (12128): Elaborating entity "adj" for hierarchy "cpu_datapath:cpu_d|adj:ADJ6"
Info (12128): Elaborating entity "zext" for hierarchy "cpu_datapath:cpu_d|zext:ZEXT8"
Info (12128): Elaborating entity "adj" for hierarchy "cpu_datapath:cpu_d|adj:ADJ9"
Info (12128): Elaborating entity "adj" for hierarchy "cpu_datapath:cpu_d|adj:ADJ11"
Info (12128): Elaborating entity "ID_EX_reg" for hierarchy "cpu_datapath:cpu_d|ID_EX_reg:ID_EX"
Info (12128): Elaborating entity "alu" for hierarchy "cpu_datapath:cpu_d|alu:ALU"
Info (12128): Elaborating entity "mux2" for hierarchy "cpu_datapath:cpu_d|mux2:ADDER_MUX"
Info (12128): Elaborating entity "adder" for hierarchy "cpu_datapath:cpu_d|adder:PC_ADDER"
Info (12128): Elaborating entity "EX_MEM_reg" for hierarchy "cpu_datapath:cpu_d|EX_MEM_reg:EX_MEM"
Info (12128): Elaborating entity "byteDetect" for hierarchy "cpu_datapath:cpu_d|byteDetect:STOREADDRESS"
Info (12128): Elaborating entity "n_bit_counter" for hierarchy "cpu_datapath:cpu_d|n_bit_counter:ONE_BIT_COUNTER"
Warning (10230): Verilog HDL assignment warning at n_bit_counter.sv(21): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "MEM_WB_reg" for hierarchy "cpu_datapath:cpu_d|MEM_WB_reg:MEM_WB"
Warning (10036): Verilog HDL or VHDL warning at MEM_WB_reg.sv(30): object "instruction" assigned a value but never read
Info (12128): Elaborating entity "mux2" for hierarchy "cpu_datapath:cpu_d|mux2:LDB_MUX"
Info (12128): Elaborating entity "register" for hierarchy "cpu_datapath:cpu_d|register:CC"
Info (12128): Elaborating entity "gencc" for hierarchy "cpu_datapath:cpu_d|gencc:GENCC"
Info (12128): Elaborating entity "cccomp" for hierarchy "cpu_datapath:cpu_d|cccomp:CCCOMP"
Info (12128): Elaborating entity "branch_logic" for hierarchy "cpu_datapath:cpu_d|branch_logic:BRANCH_LOGIC"
Info (12128): Elaborating entity "register" for hierarchy "cpu_datapath:cpu_d|register:reset_MEM_WB_reg"
Info (12128): Elaborating entity "memory_caches" for hierarchy "memory_caches:caches"
Info (12128): Elaborating entity "cache_arbiter" for hierarchy "memory_caches:caches|cache_arbiter:arbiter"
Info (12128): Elaborating entity "cache_arbiter_datapath" for hierarchy "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad"
Info (12128): Elaborating entity "demux2" for hierarchy "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|demux2:resp_demux"
Info (12128): Elaborating entity "register" for hierarchy "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_datapath:cad|register:mdr_l1_to_l2"
Info (12128): Elaborating entity "cache_arbiter_control" for hierarchy "memory_caches:caches|cache_arbiter:arbiter|cache_arbiter_control:cac"
Warning (10034): Output port "cache_read_sel" at cache_arbiter_control.sv(11) has no driver
Info (12128): Elaborating entity "l1_cache" for hierarchy "memory_caches:caches|l1_cache:icache"
Info (12128): Elaborating entity "l1_cache_datapath" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd"
Info (12128): Elaborating entity "decoder" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|decoder:dec_3_8"
Warning (10230): Verilog HDL assignment warning at decoder.sv(7): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "array" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0"
Info (12128): Elaborating entity "array" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0"
Info (12128): Elaborating entity "array" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid0"
Info (12128): Elaborating entity "mux4" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux4:pmem_address_mux"
Info (12128): Elaborating entity "mux2" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux2:waymux"
Info (12128): Elaborating entity "mux8" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|mux8:readmux"
Info (12128): Elaborating entity "l1_cache_control" for hierarchy "memory_caches:caches|l1_cache:icache|l1_cache_control:l1_cc"
Warning (276020): Inferred RAM node "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 15 instances of uninferred RAM logic
    Info (276007): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag1|data" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid1|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:valid0|data" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:tag0|data" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty1|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:dirty0|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:LRU|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid1|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:valid0|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty1|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:dirty0|data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:LRU|data" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data1|data" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "memory_caches:caches|l1_cache:dcache|l1_cache_datapath:l1_cd|array:data0|data" is uninferred due to asynchronous read logic
    Info (276006): RAM logic "cpu_datapath:cpu_d|regfile:REG_FILE|data" is uninferred due to "logic" being set as ramstyle synthesis attribute
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag0|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram0_array_9c3c632f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data0|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/mp3.ram0_array_65dbccc.hdl.mif
Info (12130): Elaborated megafunction instantiation "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:tag1|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mp3.ram0_array_9c3c632f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l2o1.tdf
    Info (12023): Found entity 1: altsyncram_l2o1
Info (12130): Elaborated megafunction instantiation "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "memory_caches:caches|l1_cache:icache|l1_cache_datapath:l1_cd|array:data1|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/mp3.ram0_array_65dbccc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ao1.tdf
    Info (12023): Found entity 1: altsyncram_0ao1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pmem_address[0]" is stuck at GND
    Warning (13410): Pin "pmem_address[1]" is stuck at GND
    Warning (13410): Pin "pmem_address[2]" is stuck at GND
    Warning (13410): Pin "pmem_address[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 96 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/output_files/mp3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6079 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 130 input pins
    Info (21059): Implemented 146 output pins
    Info (21061): Implemented 5529 logic cells
    Info (21064): Implemented 274 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Sat Nov 18 19:22:27 2017
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/zpaya2/Computer_Architecture/Better_X86/Better_x86/output_files/mp3.map.smsg.


