#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 26 13:06:16 2023
# Process ID: 5460
# Current directory: C:/Users/Student/izingnot/LAB2/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log tb1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb1.tcl
# Log file: C:/Users/Student/izingnot/LAB2/project_2/project_2.runs/synth_1/tb1.vds
# Journal file: C:/Users/Student/izingnot/LAB2/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tb1.tcl -notrace
Command: synth_design -top tb1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1744 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.449 ; gain = 99.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb1' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/tb1.v:23]
INFO: [Synth 8-6157] synthesizing module 'converter' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sign' (1#1) [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:68]
INFO: [Synth 8-6157] synthesizing module 'extraction' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:96]
INFO: [Synth 8-6155] done synthesizing module 'extraction' (2#1) [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:96]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:174]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:190]
INFO: [Synth 8-6155] done synthesizing module 'round' (3#1) [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:174]
INFO: [Synth 8-6155] done synthesizing module 'converter' (4#1) [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb1' (5#1) [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/tb1.v:23]
WARNING: [Synth 8-3331] design extraction has unconnected port num[11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.051 ; gain = 153.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.051 ; gain = 153.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.051 ; gain = 153.719
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5544] ROM "exp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'fraction_reg' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'exponent_reg' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:126]
WARNING: [Synth 8-327] inferring latch for variable 'break_reg' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'exp_reg' [C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v:203]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.051 ; gain = 153.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module extraction 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "oumuamua/round/exp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/fraction_reg[4]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/fraction_reg[3]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/fraction_reg[2]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/fraction_reg[1]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/fraction_reg[0]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/exponent_reg[2]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/exponent_reg[1]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/exponent_reg[0]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/extract/break_reg) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/round/exp_reg[2]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/round/exp_reg[1]) is unused and will be removed from module tb1.
WARNING: [Synth 8-3332] Sequential element (oumuamua/round/exp_reg[0]) is unused and will be removed from module tb1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 521.027 ; gain = 263.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 638.441 ; gain = 394.137
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/izingnot/LAB2/project_2/project_2.runs/synth_1/tb1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb1_utilization_synth.rpt -pb tb1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 638.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 26 13:06:31 2023...
