
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v
# synth_design -part xc7z020clg484-3 -top MarshallerController -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top MarshallerController -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 117594 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.531 ; gain = 25.895 ; free physical = 250735 ; free virtual = 312236
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MarshallerController' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v:187]
INFO: [Synth 8-6155] done synthesizing module 'MarshallerController' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 71.660 ; free physical = 250459 ; free virtual = 311960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 71.660 ; free physical = 250379 ; free virtual = 311880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 79.660 ; free physical = 250374 ; free virtual = 311876
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MarshallerController'
INFO: [Synth 8-5544] ROM "next_mem_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_mem_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_mem_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_base" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_top" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "loop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "comp_N" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |        0000000000000010000000000 |                            00000
                 iSTATE9 |        0000001000000000000000000 |                            00001
                 iSTATE5 |        0000000000100000000000000 |                            10001
                 iSTATE6 |        0000000000000100000000000 |                            00010
                iSTATE19 |        0000000000000000000000100 |                            01001
                iSTATE13 |        0001000000000000000000000 |                            01010
                iSTATE12 |        0000100000000000000000000 |                            01011
                 iSTATE1 |        0000000000000000000000010 |                            01100
                 iSTATE0 |        0000000000000000000100000 |                            01101
                  iSTATE |        0000000000000000000000001 |                            01110
                 iSTATE4 |        0000000000000000000010000 |                            00011
                iSTATE22 |        0000000000000001000000000 |                            00100
                iSTATE21 |        1000000000000000000000000 |                            00101
                iSTATE17 |        0000000000001000000000000 |                            00110
                iSTATE15 |        0010000000000000000000000 |                            00111
                iSTATE20 |        0100000000000000000000000 |                            01000
                iSTATE23 |        0000000000000000000001000 |                            01111
                 iSTATE7 |        0000000001000000000000000 |                            10000
                iSTATE16 |        0000000010000000000000000 |                            10101
                iSTATE11 |        0000010000000000000000000 |                            10110
                 iSTATE8 |        0000000100000000000000000 |                            10111
                iSTATE14 |        0000000000010000000000000 |                            11000
                 iSTATE3 |        0000000000000000100000000 |                            10010
                 iSTATE2 |        0000000000000000001000000 |                            10011
                iSTATE18 |        0000000000000000010000000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'MarshallerController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.301 ; gain = 95.664 ; free physical = 250269 ; free virtual = 311771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 21    
	   2 Input     24 Bit        Muxes := 8     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MarshallerController 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 7     
	               20 Bit    Registers := 3     
	                7 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 21    
	   2 Input     24 Bit        Muxes := 8     
	   3 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'mem_N_reg[0]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[1]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[2]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[3]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[4]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[5]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ndivk_reg[0]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ndivk_reg[1]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ndivk_reg[2]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ndivk_reg[3]' (FD) to 'Ndivk_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ndivk_reg[4]' (FD) to 'mem_read_size_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ncount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ncount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ncount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ncount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ncount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\ncount_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\mcount_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\mcount_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\mcount_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\mcount_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\mcount_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\mcount_reg[5] )
INFO: [Synth 8-3886] merging instance 'mem_read_size_reg[0]' (FD) to 'mem_read_size_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mem_read_size_reg[1] )
INFO: [Synth 8-3886] merging instance 'mem_read_size_reg[2]' (FD) to 'mem_read_size_reg[3]'
INFO: [Synth 8-3886] merging instance 'mem_read_size_reg[3]' (FD) to 'mem_read_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_read_size_reg[4]' (FD) to 'mem_read_size_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_read_size_reg[5]' (FD) to 'mem_read_size_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_read_size_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ram_addr0_inferred__0/\ram_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'mem_N_reg[6]' (FD) to 'mem_N_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem_read_size_reg[6]' (FD) to 'mem_N_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[7]' (FD) to 'mem_N_reg[8]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[8]' (FD) to 'mem_N_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_N_reg[9]' (FD) to 'mem_N_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_N_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 250844 ; free virtual = 312438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252174 ; free virtual = 313767
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252180 ; free virtual = 313772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252150 ; free virtual = 313742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252147 ; free virtual = 313740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252084 ; free virtual = 313676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252100 ; free virtual = 313692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252172 ; free virtual = 313765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252172 ; free virtual = 313765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    51|
|2     |LUT1   |    24|
|3     |LUT2   |    58|
|4     |LUT3   |    88|
|5     |LUT4   |    98|
|6     |LUT5   |    48|
|7     |LUT6   |    94|
|8     |FDRE   |   370|
|9     |FDSE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   837|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252172 ; free virtual = 313765
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252175 ; free virtual = 313767
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1719.941 ; gain = 245.305 ; free physical = 252184 ; free virtual = 313777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.102 ; gain = 0.000 ; free physical = 251973 ; free virtual = 313567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1850.102 ; gain = 375.562 ; free physical = 252018 ; free virtual = 313612
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.754 ; gain = 562.652 ; free physical = 254312 ; free virtual = 315845
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.754 ; gain = 0.000 ; free physical = 254296 ; free virtual = 315831
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.762 ; gain = 0.000 ; free physical = 254208 ; free virtual = 315755
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253884 ; free virtual = 315394

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1771e1e81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253884 ; free virtual = 315394

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1771e1e81

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253643 ; free virtual = 315154
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1030afc98

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253641 ; free virtual = 315152
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 135f16217

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253640 ; free virtual = 315151
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 135f16217

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253640 ; free virtual = 315151
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 150ccfa9b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253599 ; free virtual = 315110
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 150ccfa9b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253608 ; free virtual = 315119
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253602 ; free virtual = 315113
Ending Logic Optimization Task | Checksum: 150ccfa9b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253593 ; free virtual = 315105

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 150ccfa9b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253557 ; free virtual = 315068

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 150ccfa9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253556 ; free virtual = 315067

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253555 ; free virtual = 315067
Ending Netlist Obfuscation Task | Checksum: 150ccfa9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253555 ; free virtual = 315067
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2506.828 ; gain = 0.000 ; free physical = 253555 ; free virtual = 315066
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 150ccfa9b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module MarshallerController ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.820 ; gain = 0.000 ; free physical = 253511 ; free virtual = 315022
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2522.820 ; gain = 0.000 ; free physical = 253461 ; free virtual = 314973
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.855 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2523.809 ; gain = 0.988 ; free physical = 253446 ; free virtual = 314957
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2721.000 ; gain = 198.180 ; free physical = 253382 ; free virtual = 314893
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2721.000 ; gain = 198.180 ; free physical = 253381 ; free virtual = 314892

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253472 ; free virtual = 314983


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design MarshallerController ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 2 accepted clusters 2

Number of Slice Registers augmented: 5 newly gated: 2 Total: 376
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/7 RAMS dropped: 0/0 Clusters dropped: 0/2 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 15f537e35

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253405 ; free virtual = 314917
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 15f537e35
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2721.000 ; gain = 214.172 ; free physical = 253470 ; free virtual = 314981
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28496480 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105dad0d6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253494 ; free virtual = 315005
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 105dad0d6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253493 ; free virtual = 315004
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 163655bfa

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253500 ; free virtual = 315011
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1d2351e8b

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253502 ; free virtual = 315013
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11996c0b3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253505 ; free virtual = 315016

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253504 ; free virtual = 315016
Ending Netlist Obfuscation Task | Checksum: 11996c0b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253504 ; free virtual = 315016
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253061 ; free virtual = 314519
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b37a8abd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253061 ; free virtual = 314518
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 253055 ; free virtual = 314512

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b5e45b79

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252996 ; free virtual = 314454

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16622ac54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252958 ; free virtual = 314416

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16622ac54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252956 ; free virtual = 314414
Phase 1 Placer Initialization | Checksum: 16622ac54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252954 ; free virtual = 314411

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11ebbb166

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252921 ; free virtual = 314379

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252807 ; free virtual = 314275

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fa780298

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252744 ; free virtual = 314212
Phase 2 Global Placement | Checksum: 1b0255772

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252742 ; free virtual = 314211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b0255772

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252742 ; free virtual = 314211

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 183c6ca3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252728 ; free virtual = 314193

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be852016

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252720 ; free virtual = 314188

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14a66d9d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252716 ; free virtual = 314185

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 29ff2e124

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252674 ; free virtual = 314145

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 27e4c18d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252672 ; free virtual = 314144

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1956e920e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252672 ; free virtual = 314144
Phase 3 Detail Placement | Checksum: 1956e920e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252672 ; free virtual = 314144

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1888f5b6b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1888f5b6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252662 ; free virtual = 314133
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.359. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12b818189

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252661 ; free virtual = 314133
Phase 4.1 Post Commit Optimization | Checksum: 12b818189

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252661 ; free virtual = 314133

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12b818189

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252662 ; free virtual = 314133

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12b818189

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252660 ; free virtual = 314131

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252660 ; free virtual = 314131
Phase 4.4 Final Placement Cleanup | Checksum: 14e734403

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252659 ; free virtual = 314131
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e734403

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252657 ; free virtual = 314129
Ending Placer Task | Checksum: 137be375c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252666 ; free virtual = 314137
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252666 ; free virtual = 314137
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252612 ; free virtual = 314083
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252603 ; free virtual = 314074
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 252547 ; free virtual = 314020
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d3f35d09 ConstDB: 0 ShapeSum: 63cada53 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_N[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_N[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dtu_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dtu_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dtu_ack" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dtu_ack". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "comp_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "comp_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "offset[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "offset[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f65bd53d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251224 ; free virtual = 312642
Post Restoration Checksum: NetGraph: 4b84854a NumContArr: aad74ff3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f65bd53d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251237 ; free virtual = 312655

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f65bd53d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251198 ; free virtual = 312616

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f65bd53d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251198 ; free virtual = 312616
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 261176810

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251145 ; free virtual = 312563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.401  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1de4ee01a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251157 ; free virtual = 312575

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fd358731

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251206 ; free virtual = 312624

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.077  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 88f8152c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251167 ; free virtual = 312585
Phase 4 Rip-up And Reroute | Checksum: 88f8152c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251167 ; free virtual = 312585

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 88f8152c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251165 ; free virtual = 312583

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 88f8152c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251165 ; free virtual = 312583
Phase 5 Delay and Skew Optimization | Checksum: 88f8152c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251165 ; free virtual = 312583

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 872b8dcf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251163 ; free virtual = 312581
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.077  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 872b8dcf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251163 ; free virtual = 312581
Phase 6 Post Hold Fix | Checksum: 872b8dcf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251163 ; free virtual = 312581

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0552967 %
  Global Horizontal Routing Utilization  = 0.0775017 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f83794e6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251178 ; free virtual = 312596

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f83794e6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251175 ; free virtual = 312593

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 149a34c13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251168 ; free virtual = 312586

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.077  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 149a34c13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251170 ; free virtual = 312588
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251201 ; free virtual = 312619

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251201 ; free virtual = 312619
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251246 ; free virtual = 312664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251239 ; free virtual = 312659
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2721.000 ; gain = 0.000 ; free physical = 251237 ; free virtual = 312657
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.441 ; gain = 0.000 ; free physical = 251537 ; free virtual = 312955
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:11:02 2022...
