#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 24 17:20:25 2025
# Process ID: 7668
# Current directory: D:/FPGAmoudle/fftjian
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8352 D:\FPGAmoudle\fftjian\fftjian.xpr
# Log file: D:/FPGAmoudle/fftjian/vivado.log
# Journal file: D:/FPGAmoudle/fftjian\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/tools/vivado/2019.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/FPGAmoudle/fftjian/fftjian.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 970.801 ; gain = 289.234
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp' with file 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp' to 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAmoudle/fftjian/fftjian.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 24 17:22:43 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
[Thu Jul 24 17:22:43 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2263.715 ; gain = 1234.930
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.961 ; gain = 0.000
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp' with file 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp' to 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAmoudle/fftjian/fftjian.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 24 17:53:15 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
[Thu Jul 24 17:53:15 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2352.715 ; gain = 0.000
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp' with file 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp' to 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAmoudle/fftjian/fftjian.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 24 17:59:15 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
[Thu Jul 24 17:59:15 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
set_property -dict [list CONFIG.transform_length {65536} CONFIG.target_clock_frequency {5} CONFIG.input_width {8} CONFIG.phase_factor_width {16} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips xfft_0]
generate_target all [get_files  D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
export_ip_user_files -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.DDS_Clock_Rate {5} CONFIG.Phase_Width {32} CONFIG.Noise_Shaping {None} CONFIG.Output_Width {8} CONFIG.Output_Frequency1 {0}] [get_ips dds_compiler_0]
generate_target all [get_files  D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'dds_compiler_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dds_compiler_0'...
export_ip_user_files -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp' with file 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp' to 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAmoudle/fftjian/fftjian.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 24 18:28:31 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
[Thu Jul 24 18:28:31 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/FPGAmoudle/fftjian/fftjian.sim/sim_1/behav/modelsim/simulate.log"
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp' with file 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp' to 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAmoudle/fftjian/fftjian.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Jul 24 18:33:14 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 24 18:36:49 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
[Thu Jul 24 18:36:49 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2531.770 ; gain = 0.676
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:45:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:45:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:45:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:45:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:45:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:45:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:45:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:45:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:47:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:47:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:47:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:47:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:47:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:47:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:47:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:47:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:47:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:47:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Jul 24 18:47:43 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.902 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:49:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:49:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:50:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:50:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-24 18:51:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-24 18:51:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/FPGAmoudle/fftjian/fftjian.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
INFO: [filemgmt 20-762] Replacing file 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp' with file 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp'.
INFO: [filemgmt 20-1080] Importing file from 'D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/fft_dds_signal_recovery.dcp' to 'D:/FPGAmoudle/fftjian/fftjian.srcs/utils_1/imports/synth_1/fft_dds_signal_recovery.dcp'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGAmoudle/fftjian/fftjian.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jul 24 18:54:41 2025] Launched synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/synth_1/runme.log
[Thu Jul 24 18:54:41 2025] Launched impl_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/runme.log
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2672.773 ; gain = 0.000
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic_0 -dir d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip
set_property -dict [list CONFIG.Functional_Selection {Square_Root} CONFIG.ARESETN {true} CONFIG.Data_Format {UnsignedFraction} CONFIG.Output_Width {16} CONFIG.Coarse_Rotation {false}] [get_ips cordic_0]
generate_target {instantiation_template} [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
generate_target all [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
catch { config_ip_cache -export [get_ips -all cordic_0] }
export_ip_user_files -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_runs -jobs 16 cordic_0_synth_1
[Thu Jul 24 19:54:07 2025] Launched cordic_0_synth_1...
Run output will be captured here: D:/FPGAmoudle/fftjian/fftjian.runs/cordic_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset cordic_0] d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

INFO: [Project 1-386] Moving file 'd:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci' from fileset 'cordic_0' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
generate_target all [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
set_property -dict [list CONFIG.Output_Width {8}] [get_ips cordic_0]
generate_target all [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 24 20:54:52 2025...
