/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : conn_cfg.h
//[Revision time]   : Wed Nov 13 17:58:21 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_CFG_REGS_H__
#define __CONN_CFG_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_CFG CR Definitions                     
//
//****************************************************************************

#define CONN_CFG_BASE                                          (0x18011000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_CFG_IP_VERSION_ADDR                               (CONN_CFG_BASE + 0x000u) // 1000
#define CONN_CFG_CFG_VERSION_ADDR                              (CONN_CFG_BASE + 0x004u) // 1004
#define CONN_CFG_STRAP_STATUS_ADDR                             (CONN_CFG_BASE + 0x010u) // 1010
#define CONN_CFG_EFUSE_ADDR                                    (CONN_CFG_BASE + 0x020u) // 1020
#define CONN_CFG_PLL_STATUS_ADDR                               (CONN_CFG_BASE + 0x030u) // 1030
#define CONN_CFG_BUS_STATUS_ADDR                               (CONN_CFG_BASE + 0x034u) // 1034
#define CONN_CFG_CFG_RSV0_ADDR                                 (CONN_CFG_BASE + 0x040u) // 1040
#define CONN_CFG_CFG_RSV1_ADDR                                 (CONN_CFG_BASE + 0x044u) // 1044
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR                 (CONN_CFG_BASE + 0x060u) // 1060
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR                 (CONN_CFG_BASE + 0x064u) // 1064
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_ADDR                 (CONN_CFG_BASE + 0x068u) // 1068
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_ADDR                 (CONN_CFG_BASE + 0x06Cu) // 106C
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_ADDR                    (CONN_CFG_BASE + 0x070u) // 1070
#define CONN_CFG_EMI_CTL_0_ADDR                                (CONN_CFG_BASE + 0x100u) // 1100
#define CONN_CFG_EMI_CTL_1_ADDR                                (CONN_CFG_BASE + 0x104u) // 1104
#define CONN_CFG_EMI_CTL_2_ADDR                                (CONN_CFG_BASE + 0x108u) // 1108
#define CONN_CFG_EMI_CTL_TOP_ADDR                              (CONN_CFG_BASE + 0x110u) // 1110
#define CONN_CFG_EMI_CTL_WF_ADDR                               (CONN_CFG_BASE + 0x114u) // 1114
#define CONN_CFG_EMI_CTL_BT_ADDR                               (CONN_CFG_BASE + 0x118u) // 1118
#define CONN_CFG_EMI_CTL_GPS_ADDR                              (CONN_CFG_BASE + 0x11Cu) // 111C
#define CONN_CFG_EMI_CTL_GPS_L1_ADDR                           (CONN_CFG_BASE + 0X120u) // 1120
#define CONN_CFG_EMI_CTL_GPS_L5_ADDR                           (CONN_CFG_BASE + 0X124u) // 1124
#define CONN_CFG_EMI_CTL_GPS_ZB_ADDR                           (CONN_CFG_BASE + 0X128u) // 1128
#define CONN_CFG_EMI_PROBE_ADDR                                (CONN_CFG_BASE + 0x130u) // 1130
#define CONN_CFG_EMI_PROBE_1_ADDR                              (CONN_CFG_BASE + 0x134u) // 1134
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR              (CONN_CFG_BASE + 0x400u) // 1400
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR            (CONN_CFG_BASE + 0x404u) // 1404
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR          (CONN_CFG_BASE + 0x408u) // 1408
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR        (CONN_CFG_BASE + 0x40Cu) // 140C
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR            (CONN_CFG_BASE + 0x414u) // 1414
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR              (CONN_CFG_BASE + 0x430u) // 1430
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_STATUS_ADDR            (CONN_CFG_BASE + 0x434u) // 1434
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR              (CONN_CFG_BASE + 0x450u) // 1450
#define CONN_CFG_GALS_CONN2BT_SLP_STATUS_ADDR                  (CONN_CFG_BASE + 0x454u) // 1454
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR              (CONN_CFG_BASE + 0x460u) // 1460
#define CONN_CFG_GALS_BT2CONN_SLP_STATUS_ADDR                  (CONN_CFG_BASE + 0x464u) // 1464
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR             (CONN_CFG_BASE + 0x470u) // 1470
#define CONN_CFG_GALS_CONN2GPS_SLP_STATUS_ADDR                 (CONN_CFG_BASE + 0x474u) // 1474
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR             (CONN_CFG_BASE + 0x480u) // 1480
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR                 (CONN_CFG_BASE + 0x484u) // 1484
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR              (CONN_CFG_BASE + 0x498u) // 1498
#define CONN_CFG_GALS_CONN2WF_SLP_STATUS_ADDR                  (CONN_CFG_BASE + 0x49Cu) // 149C
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR              (CONN_CFG_BASE + 0x4A0u) // 14A0
#define CONN_CFG_GALS_WF2CONN_SLP_STATUS_ADDR                  (CONN_CFG_BASE + 0x4A4u) // 14A4
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_ADDR          (CONN_CFG_BASE + 0x4B0u) // 14B0
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR              (CONN_CFG_BASE + 0x4B4u) // 14B4
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR             (CONN_CFG_BASE + 0x4C0u) // 14C0
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR          (CONN_CFG_BASE + 0x4D0u) // 14D0
#define CONN_CFG_GALS_BTICAP2CONN_SLP_STATUS_ADDR              (CONN_CFG_BASE + 0x4D4u) // 14D4
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR          (CONN_CFG_BASE + 0x4D8u) // 14D8
#define CONN_CFG_GALS_ZBICAP2CONN_SLP_STATUS_ADDR              (CONN_CFG_BASE + 0x4DCu) // 14DC
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_ADDR   (CONN_CFG_BASE + 0x4E0u) // 14E0
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR (CONN_CFG_BASE + 0x4E4u) // 14E4
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_ADDR   (CONN_CFG_BASE + 0x4F0u) // 14F0
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR (CONN_CFG_BASE + 0x4F4u) // 14F4
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_ADDR   (CONN_CFG_BASE + 0x500u) // 1500
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR (CONN_CFG_BASE + 0x504u) // 1504
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_ADDR                  (CONN_CFG_BASE + 0xC00u) // 1C00
#define CONN_CFG_CONN_INFRA_CFG_CMDBT_VERSION_ADDR             (CONN_CFG_BASE + 0xC04u) // 1C04
#define CONN_CFG_CMDBT_FETCH_START_ADDR2_ADDR                  (CONN_CFG_BASE + 0xC10u) // 1C10
#define CONN_CFG_CMDBT_FETCH_START_ADDR3_ADDR                  (CONN_CFG_BASE + 0xC14u) // 1C14
#define CONN_CFG_CMDBT_FETCH_START_ADDR4_ADDR                  (CONN_CFG_BASE + 0xC18u) // 1C18
#define CONN_CFG_CMDBT_FETCH_START_ADDR5_ADDR                  (CONN_CFG_BASE + 0xC1Cu) // 1C1C




/* =====================================================================================

  ---IP_VERSION (0x18011000 + 0x000u)---

    IP_VERSION[31..0]            - (RO) IP_VERSION

 =====================================================================================*/
#define CONN_CFG_IP_VERSION_IP_VERSION_ADDR                    CONN_CFG_IP_VERSION_ADDR
#define CONN_CFG_IP_VERSION_IP_VERSION_MASK                    0xFFFFFFFFu                // IP_VERSION[31..0]
#define CONN_CFG_IP_VERSION_IP_VERSION_SHFT                    0u

/* =====================================================================================

  ---CFG_VERSION (0x18011000 + 0x004u)---

    CFG_VERSION[31..0]           - (RO) CFG_VERSION

 =====================================================================================*/
#define CONN_CFG_CFG_VERSION_CFG_VERSION_ADDR                  CONN_CFG_CFG_VERSION_ADDR
#define CONN_CFG_CFG_VERSION_CFG_VERSION_MASK                  0xFFFFFFFFu                // CFG_VERSION[31..0]
#define CONN_CFG_CFG_VERSION_CFG_VERSION_SHFT                  0u

/* =====================================================================================

  ---STRAP_STATUS (0x18011000 + 0x010u)---

    RESERVED0[6..0]              - (RO) Reserved bits
    WFSYSSTRAP1_MODE[7]          - (RO) wfsys1 system debug mode strap status (active-high)
    RESERVED8[8]                 - (RO) Reserved bits
    SYSSTRAP_MODE[9]             - (RO) conn_infra system debug mode strap status (active-high)
    WFSYSSTRAP_MODE[10]          - (RO) wfsys system debug mode strap status (active-high)
    BGFSYSSTRAP_MODE[11]         - (RO) bgfsys system debug mode strap status (active-high)
    RBIST_MODE[12]               - (RO) connsys RBIST mode strap status (active-high)
    CONN_SPI2AHB_MODE[13]        - (RO) connsys SPI to AHB mode strap status (active-high)
    RESERVED14[17..14]           - (RO) Reserved bits
    CONN_SPEEDUP_OSC_STABLE_MODE[18] - (RO) connsys speedup OSC stable mode strap status (active-high)
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_STRAP_STATUS_CONN_SPEEDUP_OSC_STABLE_MODE_ADDR CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_SPEEDUP_OSC_STABLE_MODE_MASK 0x00040000u                // CONN_SPEEDUP_OSC_STABLE_MODE[18]
#define CONN_CFG_STRAP_STATUS_CONN_SPEEDUP_OSC_STABLE_MODE_SHFT 18u
#define CONN_CFG_STRAP_STATUS_CONN_SPI2AHB_MODE_ADDR           CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_CONN_SPI2AHB_MODE_MASK           0x00002000u                // CONN_SPI2AHB_MODE[13]
#define CONN_CFG_STRAP_STATUS_CONN_SPI2AHB_MODE_SHFT           13u
#define CONN_CFG_STRAP_STATUS_RBIST_MODE_ADDR                  CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_RBIST_MODE_MASK                  0x00001000u                // RBIST_MODE[12]
#define CONN_CFG_STRAP_STATUS_RBIST_MODE_SHFT                  12u
#define CONN_CFG_STRAP_STATUS_BGFSYSSTRAP_MODE_ADDR            CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_BGFSYSSTRAP_MODE_MASK            0x00000800u                // BGFSYSSTRAP_MODE[11]
#define CONN_CFG_STRAP_STATUS_BGFSYSSTRAP_MODE_SHFT            11u
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP_MODE_ADDR             CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP_MODE_MASK             0x00000400u                // WFSYSSTRAP_MODE[10]
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP_MODE_SHFT             10u
#define CONN_CFG_STRAP_STATUS_SYSSTRAP_MODE_ADDR               CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_SYSSTRAP_MODE_MASK               0x00000200u                // SYSSTRAP_MODE[9]
#define CONN_CFG_STRAP_STATUS_SYSSTRAP_MODE_SHFT               9u
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP1_MODE_ADDR            CONN_CFG_STRAP_STATUS_ADDR
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP1_MODE_MASK            0x00000080u                // WFSYSSTRAP1_MODE[7]
#define CONN_CFG_STRAP_STATUS_WFSYSSTRAP1_MODE_SHFT            7u

/* =====================================================================================

  ---EFUSE (0x18011000 + 0x020u)---

    RESERVED0[15..0]             - (RO) Reserved bits
    AP2CONN_EFUSE_DATA_SECURITY[29..16] - (RO) efuse data
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SECURITY_ADDR        CONN_CFG_EFUSE_ADDR
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SECURITY_MASK        0x3FFF0000u                // AP2CONN_EFUSE_DATA_SECURITY[29..16]
#define CONN_CFG_EFUSE_AP2CONN_EFUSE_DATA_SECURITY_SHFT        16u

/* =====================================================================================

  ---PLL_STATUS (0x18011000 + 0x030u)---

    WPLL_RDY[0]                  - (RO) WPLL ready
                                     1'h0: not ready
                                     1'h1: ready
    BPLL_RDY[1]                  - (RO) BPLL ready
                                     1'h0: not ready
                                     1'h1: ready
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_PLL_STATUS_BPLL_RDY_ADDR                      CONN_CFG_PLL_STATUS_ADDR
#define CONN_CFG_PLL_STATUS_BPLL_RDY_MASK                      0x00000002u                // BPLL_RDY[1]
#define CONN_CFG_PLL_STATUS_BPLL_RDY_SHFT                      1u
#define CONN_CFG_PLL_STATUS_WPLL_RDY_ADDR                      CONN_CFG_PLL_STATUS_ADDR
#define CONN_CFG_PLL_STATUS_WPLL_RDY_MASK                      0x00000001u                // WPLL_RDY[0]
#define CONN_CFG_PLL_STATUS_WPLL_RDY_SHFT                      0u

/* =====================================================================================

  ---BUS_STATUS (0x18011000 + 0x034u)---

    BUS_OSC_SW_RDY[0]            - (RO) conn_infra BUS clock switch to OSC clock ready indicator(hclk_switch_rdy[0])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_32K_SW_RDY[1]            - (RO) conn_infra BUS clock switch to 32KHz clock ready indicator(hclk_switch_rdy[1])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_BGFSYS_CK_SW_RDY_0[2]    - (RO) conn_infra BUS clock switch to bgfsys BUS clock ready indicator(hclk_switch_rdy[2])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_BGFSYS_CK_SW_RDY_1[3]    - (RO) conn_infra BUS clock switch to bgfsys BUS clock ready indicator(hclk_switch_rdy[3])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_WFSYS_CK_SW_RDY_0[4]     - (RO) conn_infra BUS clock switch to wfsys BUS clock ready indicator(hclk_switch_rdy[4])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_WFSYS_CK_SW_RDY_1[5]     - (RO) conn_infra BUS clock switch to wfsys BUS clock ready indicator(hclk_switch_rdy[5])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_WFSYS_CK_SW_RDY_2[6]     - (RO) conn_infra BUS clock switch to wfsys BUS clock ready indicator(hclk_switch_rdy[6])
                                     1'h0: not ready
                                     1'h1: ready
    BUS_ICAP_CK_SW_RDY[7]        - (RO) conn_infra BUS clock switch to ICAP BUS clock ready indicator(hclk_switch_rdy[7])
                                     1'h0: not ready
                                     1'h1: ready
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_BUS_STATUS_BUS_ICAP_CK_SW_RDY_ADDR            CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_ICAP_CK_SW_RDY_MASK            0x00000080u                // BUS_ICAP_CK_SW_RDY[7]
#define CONN_CFG_BUS_STATUS_BUS_ICAP_CK_SW_RDY_SHFT            7u
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_2_ADDR         CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_2_MASK         0x00000040u                // BUS_WFSYS_CK_SW_RDY_2[6]
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_2_SHFT         6u
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_1_ADDR         CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_1_MASK         0x00000020u                // BUS_WFSYS_CK_SW_RDY_1[5]
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_1_SHFT         5u
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_0_ADDR         CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_0_MASK         0x00000010u                // BUS_WFSYS_CK_SW_RDY_0[4]
#define CONN_CFG_BUS_STATUS_BUS_WFSYS_CK_SW_RDY_0_SHFT         4u
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_1_ADDR        CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_1_MASK        0x00000008u                // BUS_BGFSYS_CK_SW_RDY_1[3]
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_1_SHFT        3u
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_0_ADDR        CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_0_MASK        0x00000004u                // BUS_BGFSYS_CK_SW_RDY_0[2]
#define CONN_CFG_BUS_STATUS_BUS_BGFSYS_CK_SW_RDY_0_SHFT        2u
#define CONN_CFG_BUS_STATUS_BUS_32K_SW_RDY_ADDR                CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_32K_SW_RDY_MASK                0x00000002u                // BUS_32K_SW_RDY[1]
#define CONN_CFG_BUS_STATUS_BUS_32K_SW_RDY_SHFT                1u
#define CONN_CFG_BUS_STATUS_BUS_OSC_SW_RDY_ADDR                CONN_CFG_BUS_STATUS_ADDR
#define CONN_CFG_BUS_STATUS_BUS_OSC_SW_RDY_MASK                0x00000001u                // BUS_OSC_SW_RDY[0]
#define CONN_CFG_BUS_STATUS_BUS_OSC_SW_RDY_SHFT                0u

/* =====================================================================================

  ---CFG_RSV0 (0x18011000 + 0x040u)---

    RSV0[31..0]                  - (RW) reserved CR

 =====================================================================================*/
#define CONN_CFG_CFG_RSV0_RSV0_ADDR                            CONN_CFG_CFG_RSV0_ADDR
#define CONN_CFG_CFG_RSV0_RSV0_MASK                            0xFFFFFFFFu                // RSV0[31..0]
#define CONN_CFG_CFG_RSV0_RSV0_SHFT                            0u

/* =====================================================================================

  ---CFG_RSV1 (0x18011000 + 0x044u)---

    RSV1[31..0]                  - (RW) reserved CR

 =====================================================================================*/
#define CONN_CFG_CFG_RSV1_RSV1_ADDR                            CONN_CFG_CFG_RSV1_ADDR
#define CONN_CFG_CFG_RSV1_RSV1_MASK                            0xFFFFFFFFu                // RSV1[31..0]
#define CONN_CFG_CFG_RSV1_RSV1_SHFT                            0u

/* =====================================================================================

  ---CONN_INFRA_SYSRAM_CTRL_0 (0x18011000 + 0x060u)---

    CONN_INFRA_SYSRAM_DELSEL_UMS[19..0] - (RW)  xxx 
    CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL[20] - (RW)  xxx 
    CONN_INFRA_SYSRAM_HDEN[23..21] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_HDEN_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_HDEN_MASK 0x00E00000u                // CONN_INFRA_SYSRAM_HDEN[23..21]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_HDEN_SHFT 21u
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL_MASK 0x00100000u                // CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL[20]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_MBIST_USE_DEFAULT_DESEL_SHFT 20u
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_DELSEL_UMS_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_DELSEL_UMS_MASK 0x000FFFFFu                // CONN_INFRA_SYSRAM_DELSEL_UMS[19..0]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_0_CONN_INFRA_SYSRAM_DELSEL_UMS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SYSRAM_CTRL_1 (0x18011000 + 0x064u)---

    CONN_INFRA_SYSRAM_PD_SEL_SCAN[3..0] - (RW)  xxx 
    CONN_INFRA_SYSRAM_AWT[6..4]  - (RW)  xxx 
    CONN_INFRA_SYSRAM_ERR_CLR[7] - (RW)  xxx 
    CONN_INFRA_SYSRAM_ERR_ADR[23..8] - (RO)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_ADR_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_ADR_MASK 0x00FFFF00u                // CONN_INFRA_SYSRAM_ERR_ADR[23..8]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_ADR_SHFT 8u
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_CLR_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_CLR_MASK 0x00000080u                // CONN_INFRA_SYSRAM_ERR_CLR[7]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_ERR_CLR_SHFT 7u
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_AWT_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_AWT_MASK 0x00000070u                // CONN_INFRA_SYSRAM_AWT[6..4]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_AWT_SHFT 4u
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_PD_SEL_SCAN_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_PD_SEL_SCAN_MASK 0x0000000Fu                // CONN_INFRA_SYSRAM_PD_SEL_SCAN[3..0]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_1_CONN_INFRA_SYSRAM_PD_SEL_SCAN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SYSRAM_CTRL_2 (0x18011000 + 0x068u)---

    CONN_INFRA_SYSRAM_ERROR_INFO[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_CONN_INFRA_SYSRAM_ERROR_INFO_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_CONN_INFRA_SYSRAM_ERROR_INFO_MASK 0xFFFFFFFFu                // CONN_INFRA_SYSRAM_ERROR_INFO[31..0]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_2_CONN_INFRA_SYSRAM_ERROR_INFO_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SYSRAM_CTRL_3 (0x18011000 + 0x06Cu)---

    CONN_INFRA_SYSRAM_Y_DELSEL_UMS[19..0] - (RW)  xxx 
    CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL_MASK 0x00100000u                // CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL[20]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_MBIST_USE_DEFAULT_DESEL_SHFT 20u
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_DELSEL_UMS_ADDR CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_ADDR
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_DELSEL_UMS_MASK 0x000FFFFFu                // CONN_INFRA_SYSRAM_Y_DELSEL_UMS[19..0]
#define CONN_CFG_CONN_INFRA_SYSRAM_CTRL_3_CONN_INFRA_SYSRAM_Y_DELSEL_UMS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_ECC_CTRL_3 (0x18011000 + 0x070u)---

    CONN_INFRA_ECC_DELSEL_UMS[19..0] - (RW)  xxx 
    CONN_INFRA_ECC_MBIST_USE_DEFAULT_DESEL[20] - (RW)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_CONN_INFRA_ECC_MBIST_USE_DEFAULT_DESEL_ADDR CONN_CFG_CONN_INFRA_ECC_CTRL_3_ADDR
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_CONN_INFRA_ECC_MBIST_USE_DEFAULT_DESEL_MASK 0x00100000u                // CONN_INFRA_ECC_MBIST_USE_DEFAULT_DESEL[20]
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_CONN_INFRA_ECC_MBIST_USE_DEFAULT_DESEL_SHFT 20u
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_CONN_INFRA_ECC_DELSEL_UMS_ADDR CONN_CFG_CONN_INFRA_ECC_CTRL_3_ADDR
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_CONN_INFRA_ECC_DELSEL_UMS_MASK 0x000FFFFFu                // CONN_INFRA_ECC_DELSEL_UMS[19..0]
#define CONN_CFG_CONN_INFRA_ECC_CTRL_3_CONN_INFRA_ECC_DELSEL_UMS_SHFT 0u

/* =====================================================================================

  ---EMI_CTL_0 (0x18011000 + 0x100u)---

    SW_EMI_DDREN_URGENT_BYPASS[0] - (RW) bypass ddren_urgent mode control by radio
                                     1'b0: force no  ddren_urgent mode
                                     1'b1: force ddren_urgent mode
    EMI_CONN2AP_BUS_SLPPROT_BYPASS[1] - (RW) bypass CONN2AP bus slpprotect rdy check 
                                     1'b0: emi control signal deassert after conn2ap_bus_slpprot_rdy = 1
                                     1'b1: emi control signal deassert don't need check conn2ap_bus_slpprot_rdy
    CONN2AP_EMI_REQ[2]           - (RO) conn2ap BUS request
    CONN2AP_EMI_ONLY_REQ[3]      - (RO) conn2emi BUS request
    DDR_CNT_LIMIT[14..4]         - (RW) counter limit for ddr_en auto timeout 
                                     set 0, ddr_en auto turn off function is disable
                                     set others: ddr_en is auto turn off when ddr_cnt is count to ddr_cnt_limit
    DDR_EN_CNT_UPDATE[15]        - (RW) counter limit for ddr_en timeout update signal
                                     1'b1: ddr_en timeout value = CR value(need set low after value has updated). Only update value at 1'b0 -> 1'b1 (rising edge)
                                     1'b0: ddr_em timeout value don't update
    DDR_TIMEOUT_CNT_BP_ACK[16]   - (RW) ddr_en timeout counter bypass conn_ddren_ack
                                     1'b0: bypass 
                                     1'b1: no bypass
    DDR_EN_BP_PROT[17]           - (RW) ddr_en sw control bypass cr_emi_req limitation
                                     1'b0: When cr_emi_req_xxx high , ddr_en can't be disable by sw control
                                     1'b1: When cr_emi_req_xxx high , ddr_en can be disable by sw control
    EMI_SLPPROT_BP_DDR_EN[18]    - (RW) sleep protect control bypass ddr_en
                                     1'b0: ddr_en_ack  = low  -> sleep protect enable
                                     1'b1: sleep protect control bypass ddr_en_ack status
    EMI_SLPPROT_BP_APSRC_REQ[19] - (RW) sleep protect control bypass apsrc_req
                                     1'b0:apsrc_ack = low  -> sleep protect enable
                                     1'b1: sleep protect control bypass apsrc_ack status
    INFRA_ONLY_MODE[20]          - (RW) emi_ctl infra only mode
                                     1'b0: conn2infra request will turn on emi
                                     1'b1: conn2infra request wiill only turon infra bus, emi keep power off
    EMI_CTL_DEBUG_1_SEL[22..21]  - (RW) conn_infra_emi_ctl_1 debug selection
    CONN_INFRA_OFF2ON_REQ_MASK[23] - (RW) conn_infra off2on req mask
                                     1'b0: unmask, conn_infra bus off2on request will trigger emi_ctl enable infra mtcmos
                                     1'b1: mask
    CONN_INFRA_OFF2ON_REQ[24]    - (RO) conn_infra off2on BUS request
    RESERVED25[25]               - (RO) Reserved bits
    CR_PATH_SLP_PROT_DIS_BP[26]  - (RW) bypass check conn2ap cr path sleep protect disable
    EMI_PATH_SLP_PROT_DIS_BP[27] - (RW) bypass check conn2ap emi path sleep protect disable
    EMI_PATH_SLP_PROT_EN_BP[28]  - (RW) bypass check conn2ap emi path sleep protect enable
    VRF18_ACK_EMI_SEL[29]        - (RW) 1'b0: ap_bus_ack_emi select from ap_bus_ack; 1'b1: ap_bus_ack_emi select from vrf18_ack
    VRF18_REQ_EMI_SEL[30]        - (RW) 1'b0: vrf18_req select from ap_bus_req; 1'b1: vrf18_req select from apsrc_req
    EMI_CTL_RSV_0[31]            - (RW) Reserved CR

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_0_EMI_CTL_RSV_0_ADDR                  CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_CTL_RSV_0_MASK                  0x80000000u                // EMI_CTL_RSV_0[31]
#define CONN_CFG_EMI_CTL_0_EMI_CTL_RSV_0_SHFT                  31u
#define CONN_CFG_EMI_CTL_0_VRF18_REQ_EMI_SEL_ADDR              CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_VRF18_REQ_EMI_SEL_MASK              0x40000000u                // VRF18_REQ_EMI_SEL[30]
#define CONN_CFG_EMI_CTL_0_VRF18_REQ_EMI_SEL_SHFT              30u
#define CONN_CFG_EMI_CTL_0_VRF18_ACK_EMI_SEL_ADDR              CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_VRF18_ACK_EMI_SEL_MASK              0x20000000u                // VRF18_ACK_EMI_SEL[29]
#define CONN_CFG_EMI_CTL_0_VRF18_ACK_EMI_SEL_SHFT              29u
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_EN_BP_ADDR        CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_EN_BP_MASK        0x10000000u                // EMI_PATH_SLP_PROT_EN_BP[28]
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_EN_BP_SHFT        28u
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_DIS_BP_ADDR       CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_DIS_BP_MASK       0x08000000u                // EMI_PATH_SLP_PROT_DIS_BP[27]
#define CONN_CFG_EMI_CTL_0_EMI_PATH_SLP_PROT_DIS_BP_SHFT       27u
#define CONN_CFG_EMI_CTL_0_CR_PATH_SLP_PROT_DIS_BP_ADDR        CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CR_PATH_SLP_PROT_DIS_BP_MASK        0x04000000u                // CR_PATH_SLP_PROT_DIS_BP[26]
#define CONN_CFG_EMI_CTL_0_CR_PATH_SLP_PROT_DIS_BP_SHFT        26u
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_ADDR          CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK          0x01000000u                // CONN_INFRA_OFF2ON_REQ[24]
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_SHFT          24u
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK_ADDR     CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK_MASK     0x00800000u                // CONN_INFRA_OFF2ON_REQ_MASK[23]
#define CONN_CFG_EMI_CTL_0_CONN_INFRA_OFF2ON_REQ_MASK_SHFT     23u
#define CONN_CFG_EMI_CTL_0_EMI_CTL_DEBUG_1_SEL_ADDR            CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_CTL_DEBUG_1_SEL_MASK            0x00600000u                // EMI_CTL_DEBUG_1_SEL[22..21]
#define CONN_CFG_EMI_CTL_0_EMI_CTL_DEBUG_1_SEL_SHFT            21u
#define CONN_CFG_EMI_CTL_0_INFRA_ONLY_MODE_ADDR                CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_INFRA_ONLY_MODE_MASK                0x00100000u                // INFRA_ONLY_MODE[20]
#define CONN_CFG_EMI_CTL_0_INFRA_ONLY_MODE_SHFT                20u
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_APSRC_REQ_ADDR       CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_APSRC_REQ_MASK       0x00080000u                // EMI_SLPPROT_BP_APSRC_REQ[19]
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_APSRC_REQ_SHFT       19u
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_DDR_EN_ADDR          CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_DDR_EN_MASK          0x00040000u                // EMI_SLPPROT_BP_DDR_EN[18]
#define CONN_CFG_EMI_CTL_0_EMI_SLPPROT_BP_DDR_EN_SHFT          18u
#define CONN_CFG_EMI_CTL_0_DDR_EN_BP_PROT_ADDR                 CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_EN_BP_PROT_MASK                 0x00020000u                // DDR_EN_BP_PROT[17]
#define CONN_CFG_EMI_CTL_0_DDR_EN_BP_PROT_SHFT                 17u
#define CONN_CFG_EMI_CTL_0_DDR_TIMEOUT_CNT_BP_ACK_ADDR         CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_TIMEOUT_CNT_BP_ACK_MASK         0x00010000u                // DDR_TIMEOUT_CNT_BP_ACK[16]
#define CONN_CFG_EMI_CTL_0_DDR_TIMEOUT_CNT_BP_ACK_SHFT         16u
#define CONN_CFG_EMI_CTL_0_DDR_EN_CNT_UPDATE_ADDR              CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_EN_CNT_UPDATE_MASK              0x00008000u                // DDR_EN_CNT_UPDATE[15]
#define CONN_CFG_EMI_CTL_0_DDR_EN_CNT_UPDATE_SHFT              15u
#define CONN_CFG_EMI_CTL_0_DDR_CNT_LIMIT_ADDR                  CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_DDR_CNT_LIMIT_MASK                  0x00007FF0u                // DDR_CNT_LIMIT[14..4]
#define CONN_CFG_EMI_CTL_0_DDR_CNT_LIMIT_SHFT                  4u
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_ONLY_REQ_ADDR           CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_ONLY_REQ_MASK           0x00000008u                // CONN2AP_EMI_ONLY_REQ[3]
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_ONLY_REQ_SHFT           3u
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_REQ_ADDR                CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_REQ_MASK                0x00000004u                // CONN2AP_EMI_REQ[2]
#define CONN_CFG_EMI_CTL_0_CONN2AP_EMI_REQ_SHFT                2u
#define CONN_CFG_EMI_CTL_0_EMI_CONN2AP_BUS_SLPPROT_BYPASS_ADDR CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_EMI_CONN2AP_BUS_SLPPROT_BYPASS_MASK 0x00000002u                // EMI_CONN2AP_BUS_SLPPROT_BYPASS[1]
#define CONN_CFG_EMI_CTL_0_EMI_CONN2AP_BUS_SLPPROT_BYPASS_SHFT 1u
#define CONN_CFG_EMI_CTL_0_SW_EMI_DDREN_URGENT_BYPASS_ADDR     CONN_CFG_EMI_CTL_0_ADDR
#define CONN_CFG_EMI_CTL_0_SW_EMI_DDREN_URGENT_BYPASS_MASK     0x00000001u                // SW_EMI_DDREN_URGENT_BYPASS[0]
#define CONN_CFG_EMI_CTL_0_SW_EMI_DDREN_URGENT_BYPASS_SHFT     0u

/* =====================================================================================

  ---EMI_CTL_1 (0x18011000 + 0x104u)---

    SRCCLKENA_PROT_EN[0]         - (RW) enable srcclkena protect for conn_ddr_en
    SRCCLKENA_ACK_BYPASS[1]      - (RW) bypass srcclkena_ack check for conn2ap bus sleep protect
    SRCCLKENA_ACK[2]             - (RO) srcclkena_ack
    SRCCLKENA_ACK_ERR[3]         - (RO) SRCCLKENA ACK error drop low when request is active
    SRCCLKENA_PROT_LIMIT[7..4]   - (RW) srcclkena prortect cycles to avoid using ack signal  after ddr_req is rising (unit xtal clock), because spm is under metastable
    AP_BUS_PROT_EN[8]            - (RW) enable ap_bus protect for conn_ddr_en
    AP_BUS_ACK_BYPASS[9]         - (RW) bypass ap_bus_ack check for conn2ap bus sleep protect
    AP_BUS_ACK[10]               - (RO) ap_bus_ack
    AP_BUS_ACK_ERR[11]           - (RO) AP_BUS_ACK error drop low when request is active
    AP_BUS_PROT_LIMIT[15..12]    - (RW) AP BUS prortect cycles to avoid using ack signal  after ddr_req is rising (unit xtal clock), because spm is under metastable
    APSRC_PROT_EN[16]            - (RW) enable ddr protect for apsrc_en
    APSRC_ACK_BYPASS[17]         - (RW) bypass apsrc_ack check for conn2ap bus sleep protect
    APSRC_ACK[18]                - (RO) apsrc_ack
    APSRC_ACK_ERR[19]            - (RO) APSRC ACK error drop low when request is active
    APSRC_PROT_LIMIT[23..20]     - (RW) APSRC prortect cycles to avoid using ack signal  after ddr_req is rising (unit xtal clock), because spm is under metastable
    DDR_PROT_EN[24]              - (RW) enable ddr protect for conn_ddr_en
    DDR_EN_ACK_BYPASS[25]        - (RW) bypass ddr_en_ack check for conn2ap bus sleep protect
    DDR_EN_ACK[26]               - (RO) ddr_en_ack
    DDR_EN_ACK_ERR[27]           - (RO) DDR ACK error drop low when request is active
    DDR_PROT_LIMIT[31..28]       - (RW) ddr prortect cycles to avoid using ack signal  after ddr_req is rising (unit xtal clock), because spm is under metastable

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_1_DDR_PROT_LIMIT_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_PROT_LIMIT_MASK                 0xF0000000u                // DDR_PROT_LIMIT[31..28]
#define CONN_CFG_EMI_CTL_1_DDR_PROT_LIMIT_SHFT                 28u
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ERR_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ERR_MASK                 0x08000000u                // DDR_EN_ACK_ERR[27]
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ERR_SHFT                 27u
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_ADDR                     CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_MASK                     0x04000000u                // DDR_EN_ACK[26]
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_SHFT                     26u
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_BYPASS_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_BYPASS_MASK              0x02000000u                // DDR_EN_ACK_BYPASS[25]
#define CONN_CFG_EMI_CTL_1_DDR_EN_ACK_BYPASS_SHFT              25u
#define CONN_CFG_EMI_CTL_1_DDR_PROT_EN_ADDR                    CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_DDR_PROT_EN_MASK                    0x01000000u                // DDR_PROT_EN[24]
#define CONN_CFG_EMI_CTL_1_DDR_PROT_EN_SHFT                    24u
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_LIMIT_ADDR               CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_LIMIT_MASK               0x00F00000u                // APSRC_PROT_LIMIT[23..20]
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_LIMIT_SHFT               20u
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ERR_ADDR                  CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ERR_MASK                  0x00080000u                // APSRC_ACK_ERR[19]
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ERR_SHFT                  19u
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_ADDR                      CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_MASK                      0x00040000u                // APSRC_ACK[18]
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_SHFT                      18u
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_BYPASS_ADDR               CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_BYPASS_MASK               0x00020000u                // APSRC_ACK_BYPASS[17]
#define CONN_CFG_EMI_CTL_1_APSRC_ACK_BYPASS_SHFT               17u
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_EN_ADDR                  CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_EN_MASK                  0x00010000u                // APSRC_PROT_EN[16]
#define CONN_CFG_EMI_CTL_1_APSRC_PROT_EN_SHFT                  16u
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_LIMIT_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_LIMIT_MASK              0x0000F000u                // AP_BUS_PROT_LIMIT[15..12]
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_LIMIT_SHFT              12u
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ERR_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ERR_MASK                 0x00000800u                // AP_BUS_ACK_ERR[11]
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ERR_SHFT                 11u
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_ADDR                     CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_MASK                     0x00000400u                // AP_BUS_ACK[10]
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_SHFT                     10u
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_BYPASS_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_BYPASS_MASK              0x00000200u                // AP_BUS_ACK_BYPASS[9]
#define CONN_CFG_EMI_CTL_1_AP_BUS_ACK_BYPASS_SHFT              9u
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_EN_ADDR                 CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_EN_MASK                 0x00000100u                // AP_BUS_PROT_EN[8]
#define CONN_CFG_EMI_CTL_1_AP_BUS_PROT_EN_SHFT                 8u
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_LIMIT_ADDR           CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_LIMIT_MASK           0x000000F0u                // SRCCLKENA_PROT_LIMIT[7..4]
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_LIMIT_SHFT           4u
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ERR_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ERR_MASK              0x00000008u                // SRCCLKENA_ACK_ERR[3]
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ERR_SHFT              3u
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_ADDR                  CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_MASK                  0x00000004u                // SRCCLKENA_ACK[2]
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_SHFT                  2u
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_BYPASS_ADDR           CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_BYPASS_MASK           0x00000002u                // SRCCLKENA_ACK_BYPASS[1]
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_ACK_BYPASS_SHFT           1u
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_EN_ADDR              CONN_CFG_EMI_CTL_1_ADDR
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_EN_MASK              0x00000001u                // SRCCLKENA_PROT_EN[0]
#define CONN_CFG_EMI_CTL_1_SRCCLKENA_PROT_EN_SHFT              0u

/* =====================================================================================

  ---EMI_CTL_2 (0x18011000 + 0x108u)---

    CONN_INFRA_OFF2ON_REQ_MASK[0] - (RW) conn_infra off2on req mask
                                     1'b0: unmask, conn_infra bus off2on request will trigger emi_ctl enable infra mtcmos
                                     1'b1: mask
    CONN2AP_BUS_REQ_MASK[1]      - (RW) conn_infra to AP req mask
                                     1'b0: unmask, conn_infra bus to AP request will trigger emi_ctl enable infra mtcmos
                                     1'b1: mask
    CONN2AP_EMI_ONLY_REQ_MASK[2] - (RW) conn_infra to AP emi only req mask
                                     1'b0: unmask, conn_infra to AP emi only request will trigger emi_ctl enable infra mtcmos
                                     1'b1: mask
    RESERVED3[3]                 - (RO) Reserved bits
    CONN2AP_GALS_SLPPROT_RDY_EN_MASK[4] - (RW) conn2ap_gals_slpprot_rsy_dis mask
                                     1'b0: conn_infra_emi_slpprot_ctl will check conn2ap_gals_slpprot_rsy = 1'b1
                                     1'b1: conn_infra_emi_slpprot_ctl will not check conndap_gals_slpprot_rsy = 1'b1
    CONN2AP_GALS_SLPPROT_RDY_DIS_MASK[5] - (RW) conn2ap_gals_slpprot_rsy_dis mask
                                     1'b0: conn_infra_emi_slpprot_ctl will check conn2ap_gals_slpprot_rsy = 1'b0
                                     1'b1: conn_infra_emi_slpprot_ctl will not check conn2ap_gals_slpprot_rsy = 1'b0
    EMI_SLPPROT_BP_AP_BUS_TIMEOUT[6] - (RW) sleep protect control bypass ap_bus timeout
                                     1'b0: ap_bus timeout  = low  -> sleep protect enable
                                     1'b1: sleep protect control bypassap_bus timeout
    AP_BUS_TIMEOUT_CNT_BP_ACK[7] - (RW) ddr_en timeout counter bypass conn_ap_bus_ack
                                     1'b0: bypass 
                                     1'b1: no bypass
    AP_BUS_CNT_UPDATE[8]         - (RW) counter limit for ap_bus timeout update signal
                                     1'b1: ap_bus timeout value = CR value(need set low after value has updated). Only update value at 1'b0 -> 1'b1 (rising edge)
                                     1'b0: ap_bus timeout value don't update
    AP_BUS_CNT_LIMIT[19..9]      - (RW) counter limit for ap_bus auto timeout 
                                     set 0, ap_bus auto turn off function is disable
                                     set others: ap_bus is auto turn off when ddr_cnt is count to ddr_cnt_limit
    EMI_ERROR_DETECT_CLEAR_SW_MODE_EN[20] - (RW) emi control error detection function status clear switch to sw mode control
                                     1'b0: hw mode clear (clear when sw clear emi request)
                                     1'b1: sw mode clear (clear by [21])
    EMI_ERROR_DETECT_CLEAR_SW_CLR[21] - (RW) emi control error detection function status sw clear ([20] should set to 1'b1)
                                     1'b0: free run function
                                     1'b1: clear status
    EMI_ERROR_DETECT_MASK[25..22] - (RW) emi control error detection function IRQ mask (1'b1: no mask/ 1'b0: mask)
                                     [0] : srcclkena_ack_err_mask
                                     [1] : ap_bus_ack_err_mask
                                     [2] : apsrc_ack_err_mask
                                     [3] : ddr_en_ack_err_mask
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_MASK_ADDR          CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_MASK_MASK          0x03C00000u                // EMI_ERROR_DETECT_MASK[25..22]
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_MASK_SHFT          22u
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_CLEAR_SW_CLR_ADDR  CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_CLEAR_SW_CLR_MASK  0x00200000u                // EMI_ERROR_DETECT_CLEAR_SW_CLR[21]
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_CLEAR_SW_CLR_SHFT  21u
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_CLEAR_SW_MODE_EN_ADDR CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_CLEAR_SW_MODE_EN_MASK 0x00100000u                // EMI_ERROR_DETECT_CLEAR_SW_MODE_EN[20]
#define CONN_CFG_EMI_CTL_2_EMI_ERROR_DETECT_CLEAR_SW_MODE_EN_SHFT 20u
#define CONN_CFG_EMI_CTL_2_AP_BUS_CNT_LIMIT_ADDR               CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_AP_BUS_CNT_LIMIT_MASK               0x000FFE00u                // AP_BUS_CNT_LIMIT[19..9]
#define CONN_CFG_EMI_CTL_2_AP_BUS_CNT_LIMIT_SHFT               9u
#define CONN_CFG_EMI_CTL_2_AP_BUS_CNT_UPDATE_ADDR              CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_AP_BUS_CNT_UPDATE_MASK              0x00000100u                // AP_BUS_CNT_UPDATE[8]
#define CONN_CFG_EMI_CTL_2_AP_BUS_CNT_UPDATE_SHFT              8u
#define CONN_CFG_EMI_CTL_2_AP_BUS_TIMEOUT_CNT_BP_ACK_ADDR      CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_AP_BUS_TIMEOUT_CNT_BP_ACK_MASK      0x00000080u                // AP_BUS_TIMEOUT_CNT_BP_ACK[7]
#define CONN_CFG_EMI_CTL_2_AP_BUS_TIMEOUT_CNT_BP_ACK_SHFT      7u
#define CONN_CFG_EMI_CTL_2_EMI_SLPPROT_BP_AP_BUS_TIMEOUT_ADDR  CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_EMI_SLPPROT_BP_AP_BUS_TIMEOUT_MASK  0x00000040u                // EMI_SLPPROT_BP_AP_BUS_TIMEOUT[6]
#define CONN_CFG_EMI_CTL_2_EMI_SLPPROT_BP_AP_BUS_TIMEOUT_SHFT  6u
#define CONN_CFG_EMI_CTL_2_CONN2AP_GALS_SLPPROT_RDY_DIS_MASK_ADDR CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_CONN2AP_GALS_SLPPROT_RDY_DIS_MASK_MASK 0x00000020u                // CONN2AP_GALS_SLPPROT_RDY_DIS_MASK[5]
#define CONN_CFG_EMI_CTL_2_CONN2AP_GALS_SLPPROT_RDY_DIS_MASK_SHFT 5u
#define CONN_CFG_EMI_CTL_2_CONN2AP_GALS_SLPPROT_RDY_EN_MASK_ADDR CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_CONN2AP_GALS_SLPPROT_RDY_EN_MASK_MASK 0x00000010u                // CONN2AP_GALS_SLPPROT_RDY_EN_MASK[4]
#define CONN_CFG_EMI_CTL_2_CONN2AP_GALS_SLPPROT_RDY_EN_MASK_SHFT 4u
#define CONN_CFG_EMI_CTL_2_CONN2AP_EMI_ONLY_REQ_MASK_ADDR      CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_CONN2AP_EMI_ONLY_REQ_MASK_MASK      0x00000004u                // CONN2AP_EMI_ONLY_REQ_MASK[2]
#define CONN_CFG_EMI_CTL_2_CONN2AP_EMI_ONLY_REQ_MASK_SHFT      2u
#define CONN_CFG_EMI_CTL_2_CONN2AP_BUS_REQ_MASK_ADDR           CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_CONN2AP_BUS_REQ_MASK_MASK           0x00000002u                // CONN2AP_BUS_REQ_MASK[1]
#define CONN_CFG_EMI_CTL_2_CONN2AP_BUS_REQ_MASK_SHFT           1u
#define CONN_CFG_EMI_CTL_2_CONN_INFRA_OFF2ON_REQ_MASK_ADDR     CONN_CFG_EMI_CTL_2_ADDR
#define CONN_CFG_EMI_CTL_2_CONN_INFRA_OFF2ON_REQ_MASK_MASK     0x00000001u                // CONN_INFRA_OFF2ON_REQ_MASK[0]
#define CONN_CFG_EMI_CTL_2_CONN_INFRA_OFF2ON_REQ_MASK_SHFT     0u

/* =====================================================================================

  ---EMI_CTL_TOP (0x18011000 + 0x110u)---

    EMI_REQ_TOP[0]               - (RW) TOP emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_TOP[1]     - (RW) software srcclkena control by top
    SW_CONN_AP_BUS_REQ_TOP[2]    - (RW) software ap_bus_req control by top
    SW_CONN_APSRC_REQ_TOP[3]     - (RW) software apsrc_req control by top
    SW_CONN_DDR_EN_TOP[4]        - (RW) software ddr_en control by top
    INFRA_REQ_TOP[5]             - (RW) TOP infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_TOP[6] - (RW) software ddren_urgent sel control by top
    EMI_CTL_RSV_TOP[15..7]       - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_TOP_EMI_CTL_RSV_TOP_ADDR              CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_EMI_CTL_RSV_TOP_MASK              0x0000FF80u                // EMI_CTL_RSV_TOP[15..7]
#define CONN_CFG_EMI_CTL_TOP_EMI_CTL_RSV_TOP_SHFT              7u
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDREN_URGENT_SEL_TOP_ADDR CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDREN_URGENT_SEL_TOP_MASK 0x00000040u                // SW_CONN_DDREN_URGENT_SEL_TOP[6]
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDREN_URGENT_SEL_TOP_SHFT 6u
#define CONN_CFG_EMI_CTL_TOP_INFRA_REQ_TOP_ADDR                CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_INFRA_REQ_TOP_MASK                0x00000020u                // INFRA_REQ_TOP[5]
#define CONN_CFG_EMI_CTL_TOP_INFRA_REQ_TOP_SHFT                5u
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDR_EN_TOP_ADDR           CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDR_EN_TOP_MASK           0x00000010u                // SW_CONN_DDR_EN_TOP[4]
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_DDR_EN_TOP_SHFT           4u
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_APSRC_REQ_TOP_ADDR        CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_APSRC_REQ_TOP_MASK        0x00000008u                // SW_CONN_APSRC_REQ_TOP[3]
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_APSRC_REQ_TOP_SHFT        3u
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_AP_BUS_REQ_TOP_ADDR       CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_AP_BUS_REQ_TOP_MASK       0x00000004u                // SW_CONN_AP_BUS_REQ_TOP[2]
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_AP_BUS_REQ_TOP_SHFT       2u
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_SRCCLKENA_TOP_ADDR        CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_SRCCLKENA_TOP_MASK        0x00000002u                // SW_CONN_SRCCLKENA_TOP[1]
#define CONN_CFG_EMI_CTL_TOP_SW_CONN_SRCCLKENA_TOP_SHFT        1u
#define CONN_CFG_EMI_CTL_TOP_EMI_REQ_TOP_ADDR                  CONN_CFG_EMI_CTL_TOP_ADDR
#define CONN_CFG_EMI_CTL_TOP_EMI_REQ_TOP_MASK                  0x00000001u                // EMI_REQ_TOP[0]
#define CONN_CFG_EMI_CTL_TOP_EMI_REQ_TOP_SHFT                  0u

/* =====================================================================================

  ---EMI_CTL_WF (0x18011000 + 0x114u)---

    EMI_REQ_WF[0]                - (RW) wf emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_WF[1]      - (RW) software srcclkena control by wf
    SW_CONN_AP_BUS_REQ_WF[2]     - (RW) software ap_bus_req control by wf
    SW_CONN_APSRC_REQ_WF[3]      - (RW) software apsrc_req control by wf
    SW_CONN_DDR_EN_WF[4]         - (RW) software ddr_en control by wf
    INFRA_REQ_WF[5]              - (RW) WF infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_WF[6] - (RW) software ddren_urgent sel control by wf
    EMI_CTL_RSV_WF[15..7]        - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_WF_EMI_CTL_RSV_WF_ADDR                CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_EMI_CTL_RSV_WF_MASK                0x0000FF80u                // EMI_CTL_RSV_WF[15..7]
#define CONN_CFG_EMI_CTL_WF_EMI_CTL_RSV_WF_SHFT                7u
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDREN_URGENT_SEL_WF_ADDR   CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDREN_URGENT_SEL_WF_MASK   0x00000040u                // SW_CONN_DDREN_URGENT_SEL_WF[6]
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDREN_URGENT_SEL_WF_SHFT   6u
#define CONN_CFG_EMI_CTL_WF_INFRA_REQ_WF_ADDR                  CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_INFRA_REQ_WF_MASK                  0x00000020u                // INFRA_REQ_WF[5]
#define CONN_CFG_EMI_CTL_WF_INFRA_REQ_WF_SHFT                  5u
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDR_EN_WF_ADDR             CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDR_EN_WF_MASK             0x00000010u                // SW_CONN_DDR_EN_WF[4]
#define CONN_CFG_EMI_CTL_WF_SW_CONN_DDR_EN_WF_SHFT             4u
#define CONN_CFG_EMI_CTL_WF_SW_CONN_APSRC_REQ_WF_ADDR          CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_APSRC_REQ_WF_MASK          0x00000008u                // SW_CONN_APSRC_REQ_WF[3]
#define CONN_CFG_EMI_CTL_WF_SW_CONN_APSRC_REQ_WF_SHFT          3u
#define CONN_CFG_EMI_CTL_WF_SW_CONN_AP_BUS_REQ_WF_ADDR         CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_AP_BUS_REQ_WF_MASK         0x00000004u                // SW_CONN_AP_BUS_REQ_WF[2]
#define CONN_CFG_EMI_CTL_WF_SW_CONN_AP_BUS_REQ_WF_SHFT         2u
#define CONN_CFG_EMI_CTL_WF_SW_CONN_SRCCLKENA_WF_ADDR          CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_SW_CONN_SRCCLKENA_WF_MASK          0x00000002u                // SW_CONN_SRCCLKENA_WF[1]
#define CONN_CFG_EMI_CTL_WF_SW_CONN_SRCCLKENA_WF_SHFT          1u
#define CONN_CFG_EMI_CTL_WF_EMI_REQ_WF_ADDR                    CONN_CFG_EMI_CTL_WF_ADDR
#define CONN_CFG_EMI_CTL_WF_EMI_REQ_WF_MASK                    0x00000001u                // EMI_REQ_WF[0]
#define CONN_CFG_EMI_CTL_WF_EMI_REQ_WF_SHFT                    0u

/* =====================================================================================

  ---EMI_CTL_BT (0x18011000 + 0x118u)---

    EMI_REQ_BT[0]                - (RW) bt emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_BT[1]      - (RW) software srcclkena control by bt
    SW_CONN_AP_BUS_REQ_BT[2]     - (RW) software ap_bus_req control by bt
    SW_CONN_APSRC_REQ_BT[3]      - (RW) software apsrc_req control by bt
    SW_CONN_DDR_EN_BT[4]         - (RW) software ddr_en control by bt
    INFRA_REQ_BT[5]              - (RW) BT infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_BT[6] - (RW) software ddren_urgent sel control by bt
    EMI_CTL_RSV_BT[15..7]        - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_BT_EMI_CTL_RSV_BT_ADDR                CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_EMI_CTL_RSV_BT_MASK                0x0000FF80u                // EMI_CTL_RSV_BT[15..7]
#define CONN_CFG_EMI_CTL_BT_EMI_CTL_RSV_BT_SHFT                7u
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDREN_URGENT_SEL_BT_ADDR   CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDREN_URGENT_SEL_BT_MASK   0x00000040u                // SW_CONN_DDREN_URGENT_SEL_BT[6]
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDREN_URGENT_SEL_BT_SHFT   6u
#define CONN_CFG_EMI_CTL_BT_INFRA_REQ_BT_ADDR                  CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_INFRA_REQ_BT_MASK                  0x00000020u                // INFRA_REQ_BT[5]
#define CONN_CFG_EMI_CTL_BT_INFRA_REQ_BT_SHFT                  5u
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDR_EN_BT_ADDR             CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDR_EN_BT_MASK             0x00000010u                // SW_CONN_DDR_EN_BT[4]
#define CONN_CFG_EMI_CTL_BT_SW_CONN_DDR_EN_BT_SHFT             4u
#define CONN_CFG_EMI_CTL_BT_SW_CONN_APSRC_REQ_BT_ADDR          CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_APSRC_REQ_BT_MASK          0x00000008u                // SW_CONN_APSRC_REQ_BT[3]
#define CONN_CFG_EMI_CTL_BT_SW_CONN_APSRC_REQ_BT_SHFT          3u
#define CONN_CFG_EMI_CTL_BT_SW_CONN_AP_BUS_REQ_BT_ADDR         CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_AP_BUS_REQ_BT_MASK         0x00000004u                // SW_CONN_AP_BUS_REQ_BT[2]
#define CONN_CFG_EMI_CTL_BT_SW_CONN_AP_BUS_REQ_BT_SHFT         2u
#define CONN_CFG_EMI_CTL_BT_SW_CONN_SRCCLKENA_BT_ADDR          CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_SW_CONN_SRCCLKENA_BT_MASK          0x00000002u                // SW_CONN_SRCCLKENA_BT[1]
#define CONN_CFG_EMI_CTL_BT_SW_CONN_SRCCLKENA_BT_SHFT          1u
#define CONN_CFG_EMI_CTL_BT_EMI_REQ_BT_ADDR                    CONN_CFG_EMI_CTL_BT_ADDR
#define CONN_CFG_EMI_CTL_BT_EMI_REQ_BT_MASK                    0x00000001u                // EMI_REQ_BT[0]
#define CONN_CFG_EMI_CTL_BT_EMI_REQ_BT_SHFT                    0u

/* =====================================================================================

  ---EMI_CTL_GPS (0x18011000 + 0x11Cu)---

    EMI_REQ_GPS[0]               - (RW) gps emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_GPS[1]     - (RW) software srcclkena control by gps
    SW_CONN_AP_BUS_REQ_GPS[2]    - (RW) software ap_bus_req control by gps
    SW_CONN_APSRC_REQ_GPS[3]     - (RW) software apsrc_req control by gps
    SW_CONN_DDR_EN_GPS[4]        - (RW) software ddr_en control by gps
    INFRA_REQ_GPS[5]             - (RW) GPS infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_GPS[6] - (RW) software ddren_urgent sel control by gps
    EMI_CTL_RSV_GPS[15..7]       - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_GPS_EMI_CTL_RSV_GPS_ADDR              CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_EMI_CTL_RSV_GPS_MASK              0x0000FF80u                // EMI_CTL_RSV_GPS[15..7]
#define CONN_CFG_EMI_CTL_GPS_EMI_CTL_RSV_GPS_SHFT              7u
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDREN_URGENT_SEL_GPS_ADDR CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDREN_URGENT_SEL_GPS_MASK 0x00000040u                // SW_CONN_DDREN_URGENT_SEL_GPS[6]
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDREN_URGENT_SEL_GPS_SHFT 6u
#define CONN_CFG_EMI_CTL_GPS_INFRA_REQ_GPS_ADDR                CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_INFRA_REQ_GPS_MASK                0x00000020u                // INFRA_REQ_GPS[5]
#define CONN_CFG_EMI_CTL_GPS_INFRA_REQ_GPS_SHFT                5u
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDR_EN_GPS_ADDR           CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDR_EN_GPS_MASK           0x00000010u                // SW_CONN_DDR_EN_GPS[4]
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_DDR_EN_GPS_SHFT           4u
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_APSRC_REQ_GPS_ADDR        CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_APSRC_REQ_GPS_MASK        0x00000008u                // SW_CONN_APSRC_REQ_GPS[3]
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_APSRC_REQ_GPS_SHFT        3u
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_AP_BUS_REQ_GPS_ADDR       CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_AP_BUS_REQ_GPS_MASK       0x00000004u                // SW_CONN_AP_BUS_REQ_GPS[2]
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_AP_BUS_REQ_GPS_SHFT       2u
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_SRCCLKENA_GPS_ADDR        CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_SRCCLKENA_GPS_MASK        0x00000002u                // SW_CONN_SRCCLKENA_GPS[1]
#define CONN_CFG_EMI_CTL_GPS_SW_CONN_SRCCLKENA_GPS_SHFT        1u
#define CONN_CFG_EMI_CTL_GPS_EMI_REQ_GPS_ADDR                  CONN_CFG_EMI_CTL_GPS_ADDR
#define CONN_CFG_EMI_CTL_GPS_EMI_REQ_GPS_MASK                  0x00000001u                // EMI_REQ_GPS[0]
#define CONN_CFG_EMI_CTL_GPS_EMI_REQ_GPS_SHFT                  0u

/* =====================================================================================

  ---EMI_CTL_GPS_L1 (0x18011000 + 0X120u)---

    EMI_REQ_GPS_L1[0]            - (RW) GPS_L1 emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_GPS_L1[1]  - (RW) software srcclkena control by GPS_L1
    SW_CONN_AP_BUS_REQ_GPS_L1[2] - (RW) software ap_bus_req control by GPS_L1
    SW_CONN_APSRC_REQ_GPS_L1[3]  - (RW) software apsrc_req control by GPS_L1
    SW_CONN_DDR_EN_GPS_L1[4]     - (RW) software ddr_en control by GPS_L1
    INFRA_REQ_GPS_L1[5]          - (RW) GPS_L1 infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_GPS_L1[6] - (RW) software ddren_urgent sel control by gps_l1
    EMI_CTL_RSV_GPS_L1[15..7]    - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_CTL_RSV_GPS_L1_ADDR        CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_CTL_RSV_GPS_L1_MASK        0x0000FF80u                // EMI_CTL_RSV_GPS_L1[15..7]
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_CTL_RSV_GPS_L1_SHFT        7u
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDREN_URGENT_SEL_GPS_L1_ADDR CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDREN_URGENT_SEL_GPS_L1_MASK 0x00000040u                // SW_CONN_DDREN_URGENT_SEL_GPS_L1[6]
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDREN_URGENT_SEL_GPS_L1_SHFT 6u
#define CONN_CFG_EMI_CTL_GPS_L1_INFRA_REQ_GPS_L1_ADDR          CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_INFRA_REQ_GPS_L1_MASK          0x00000020u                // INFRA_REQ_GPS_L1[5]
#define CONN_CFG_EMI_CTL_GPS_L1_INFRA_REQ_GPS_L1_SHFT          5u
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDR_EN_GPS_L1_ADDR     CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDR_EN_GPS_L1_MASK     0x00000010u                // SW_CONN_DDR_EN_GPS_L1[4]
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_DDR_EN_GPS_L1_SHFT     4u
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_APSRC_REQ_GPS_L1_ADDR  CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_APSRC_REQ_GPS_L1_MASK  0x00000008u                // SW_CONN_APSRC_REQ_GPS_L1[3]
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_APSRC_REQ_GPS_L1_SHFT  3u
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_AP_BUS_REQ_GPS_L1_ADDR CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_AP_BUS_REQ_GPS_L1_MASK 0x00000004u                // SW_CONN_AP_BUS_REQ_GPS_L1[2]
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_AP_BUS_REQ_GPS_L1_SHFT 2u
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_SRCCLKENA_GPS_L1_ADDR  CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_SRCCLKENA_GPS_L1_MASK  0x00000002u                // SW_CONN_SRCCLKENA_GPS_L1[1]
#define CONN_CFG_EMI_CTL_GPS_L1_SW_CONN_SRCCLKENA_GPS_L1_SHFT  1u
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_REQ_GPS_L1_ADDR            CONN_CFG_EMI_CTL_GPS_L1_ADDR
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_REQ_GPS_L1_MASK            0x00000001u                // EMI_REQ_GPS_L1[0]
#define CONN_CFG_EMI_CTL_GPS_L1_EMI_REQ_GPS_L1_SHFT            0u

/* =====================================================================================

  ---EMI_CTL_GPS_L5 (0x18011000 + 0X124u)---

    EMI_REQ_GPS_L5[0]            - (RW) GPS_L5 emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_GPS_L5[1]  - (RW) software srcclkena control by GPS_L5
    SW_CONN_AP_BUS_REQ_GPS_L5[2] - (RW) software ap_bus_req control by GPS_L5
    SW_CONN_APSRC_REQ_GPS_L5[3]  - (RW) software apsrc_req control by GPS_L5
    SW_CONN_DDR_EN_GPS_L5[4]     - (RW) software ddr_en control by GPS_L5
    INFRA_REQ_GPS_L5[5]          - (RW) GPS_L5 infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_GPS_L5[6] - (RW) software ddren_urgent sel control by gps_l5
    EMI_CTL_RSV_GPS_L5[15..7]    - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_CTL_RSV_GPS_L5_ADDR        CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_CTL_RSV_GPS_L5_MASK        0x0000FF80u                // EMI_CTL_RSV_GPS_L5[15..7]
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_CTL_RSV_GPS_L5_SHFT        7u
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDREN_URGENT_SEL_GPS_L5_ADDR CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDREN_URGENT_SEL_GPS_L5_MASK 0x00000040u                // SW_CONN_DDREN_URGENT_SEL_GPS_L5[6]
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDREN_URGENT_SEL_GPS_L5_SHFT 6u
#define CONN_CFG_EMI_CTL_GPS_L5_INFRA_REQ_GPS_L5_ADDR          CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_INFRA_REQ_GPS_L5_MASK          0x00000020u                // INFRA_REQ_GPS_L5[5]
#define CONN_CFG_EMI_CTL_GPS_L5_INFRA_REQ_GPS_L5_SHFT          5u
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDR_EN_GPS_L5_ADDR     CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDR_EN_GPS_L5_MASK     0x00000010u                // SW_CONN_DDR_EN_GPS_L5[4]
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_DDR_EN_GPS_L5_SHFT     4u
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_APSRC_REQ_GPS_L5_ADDR  CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_APSRC_REQ_GPS_L5_MASK  0x00000008u                // SW_CONN_APSRC_REQ_GPS_L5[3]
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_APSRC_REQ_GPS_L5_SHFT  3u
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_AP_BUS_REQ_GPS_L5_ADDR CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_AP_BUS_REQ_GPS_L5_MASK 0x00000004u                // SW_CONN_AP_BUS_REQ_GPS_L5[2]
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_AP_BUS_REQ_GPS_L5_SHFT 2u
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_SRCCLKENA_GPS_L5_ADDR  CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_SRCCLKENA_GPS_L5_MASK  0x00000002u                // SW_CONN_SRCCLKENA_GPS_L5[1]
#define CONN_CFG_EMI_CTL_GPS_L5_SW_CONN_SRCCLKENA_GPS_L5_SHFT  1u
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_REQ_GPS_L5_ADDR            CONN_CFG_EMI_CTL_GPS_L5_ADDR
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_REQ_GPS_L5_MASK            0x00000001u                // EMI_REQ_GPS_L5[0]
#define CONN_CFG_EMI_CTL_GPS_L5_EMI_REQ_GPS_L5_SHFT            0u

/* =====================================================================================

  ---EMI_CTL_GPS_ZB (0x18011000 + 0X128u)---

    EMI_REQ_ZB[0]                - (RW) ZB emi request
                                     1'b1: need use EMI
                                     1'b0: don't need use EMI, and disable emi
    SW_CONN_SRCCLKENA_ZB[1]      - (RW) software srcclkena control by ZB
    SW_CONN_AP_BUS_REQ_ZB[2]     - (RW) software ap_bus_req control by ZB
    SW_CONN_APSRC_REQ_ZB[3]      - (RW) software apsrc_req control by ZB
    SW_CONN_DDR_EN_ZB[4]         - (RW) software ddr_en control by ZB
    INFRA_REQ_ZB[5]              - (RW) ZB infra request
                                     1'b1: need use INFRA
                                     1'b0: don't need use INFRA, and disable INFRA
    SW_CONN_DDREN_URGENT_SEL_ZB[6] - (RW) software ddren_urgent sel control by zb
    EMI_CTL_RSV_ZB[15..7]        - (RW) reserved CR
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_EMI_CTL_GPS_ZB_EMI_CTL_RSV_ZB_ADDR            CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_EMI_CTL_RSV_ZB_MASK            0x0000FF80u                // EMI_CTL_RSV_ZB[15..7]
#define CONN_CFG_EMI_CTL_GPS_ZB_EMI_CTL_RSV_ZB_SHFT            7u
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_DDREN_URGENT_SEL_ZB_ADDR CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_DDREN_URGENT_SEL_ZB_MASK 0x00000040u                // SW_CONN_DDREN_URGENT_SEL_ZB[6]
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_DDREN_URGENT_SEL_ZB_SHFT 6u
#define CONN_CFG_EMI_CTL_GPS_ZB_INFRA_REQ_ZB_ADDR              CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_INFRA_REQ_ZB_MASK              0x00000020u                // INFRA_REQ_ZB[5]
#define CONN_CFG_EMI_CTL_GPS_ZB_INFRA_REQ_ZB_SHFT              5u
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_DDR_EN_ZB_ADDR         CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_DDR_EN_ZB_MASK         0x00000010u                // SW_CONN_DDR_EN_ZB[4]
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_DDR_EN_ZB_SHFT         4u
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_APSRC_REQ_ZB_ADDR      CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_APSRC_REQ_ZB_MASK      0x00000008u                // SW_CONN_APSRC_REQ_ZB[3]
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_APSRC_REQ_ZB_SHFT      3u
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_AP_BUS_REQ_ZB_ADDR     CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_AP_BUS_REQ_ZB_MASK     0x00000004u                // SW_CONN_AP_BUS_REQ_ZB[2]
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_AP_BUS_REQ_ZB_SHFT     2u
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_SRCCLKENA_ZB_ADDR      CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_SRCCLKENA_ZB_MASK      0x00000002u                // SW_CONN_SRCCLKENA_ZB[1]
#define CONN_CFG_EMI_CTL_GPS_ZB_SW_CONN_SRCCLKENA_ZB_SHFT      1u
#define CONN_CFG_EMI_CTL_GPS_ZB_EMI_REQ_ZB_ADDR                CONN_CFG_EMI_CTL_GPS_ZB_ADDR
#define CONN_CFG_EMI_CTL_GPS_ZB_EMI_REQ_ZB_MASK                0x00000001u                // EMI_REQ_ZB[0]
#define CONN_CFG_EMI_CTL_GPS_ZB_EMI_REQ_ZB_SHFT                0u

/* =====================================================================================

  ---EMI_PROBE (0x18011000 + 0x130u)---

    CONN_SRCCCLKENA[0]           - (RO)  xxx 
    CONN_AP_BUS[1]               - (RO)  xxx 
    CONN_APSRC[2]                - (RO)  xxx 
    CONN_DDR_EN[3]               - (RO)  xxx 
    CONN_SRCCCLKENA_ACK[4]       - (RO)  xxx 
    CONN_AP_BUS_ACK[5]           - (RO)  xxx 
    CONN_APSRC_ACK[6]            - (RO)  xxx 
    CONN_DDR_EN_ACK[7]           - (RO)  xxx 
    SRCCLKENA_ACK_SYNC[8]        - (RO)  xxx 
    AP_BUS_ACK_SYNC[9]           - (RO)  xxx 
    APSRC_ACK_SYNC[10]           - (RO)  xxx 
    DDR_EN_ACK_SYNC[11]          - (RO)  xxx 
    CONN2AP_BUS_IDLE[12]         - (RO)  xxx 
    CONN_OFF2ON_REQ[13]          - (RO)  xxx 
    CONN2AP_BUS_SLPPROT_EN[14]   - (RO)  xxx 
    CONN2AP_BUS_EMI_SLPPROT_EN[15] - (RO)  xxx 
    SRCCLKENA_STABLE_REG[16]     - (RO)  xxx 
    APSRC_STABLE_REG[17]         - (RO)  xxx 
    AP_BUS_STABLE_REG[18]        - (RO)  xxx 
    DDR_EN_STABLE_REG[19]        - (RO)  xxx 
    SRCCLKENA_STABLE[20]         - (RO)  xxx 
    APSRC_STABLE[21]             - (RO)  xxx 
    AP_BUS_STABLE[22]            - (RO)  xxx 
    DDR_EN_STABLE[23]            - (RO)  xxx 
    EMI_REQ_ALL[24]              - (RO)  xxx 
    EMI_REQ_DIS[25]              - (RO)  xxx 
    DDR_TIMEOUT[26]              - (RO)  xxx 
    CONN2AP_EMI_ONLY_REQ[27]     - (RO)  xxx 
    HW_CONN_SRCCLKENA_EMI_DIS[28] - (RO)  xxx 
    HW_CONN_AP_BUS_REQ_DIS[29]   - (RO)  xxx 
    HW_CONN_APSRC_REQ_DIS[30]    - (RO)  xxx 
    HW_CONN_DDR_EN_DIS[31]       - (RO)  xxx 

 =====================================================================================*/
#define CONN_CFG_EMI_PROBE_HW_CONN_DDR_EN_DIS_ADDR             CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_DDR_EN_DIS_MASK             0x80000000u                // HW_CONN_DDR_EN_DIS[31]
#define CONN_CFG_EMI_PROBE_HW_CONN_DDR_EN_DIS_SHFT             31u
#define CONN_CFG_EMI_PROBE_HW_CONN_APSRC_REQ_DIS_ADDR          CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_APSRC_REQ_DIS_MASK          0x40000000u                // HW_CONN_APSRC_REQ_DIS[30]
#define CONN_CFG_EMI_PROBE_HW_CONN_APSRC_REQ_DIS_SHFT          30u
#define CONN_CFG_EMI_PROBE_HW_CONN_AP_BUS_REQ_DIS_ADDR         CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_AP_BUS_REQ_DIS_MASK         0x20000000u                // HW_CONN_AP_BUS_REQ_DIS[29]
#define CONN_CFG_EMI_PROBE_HW_CONN_AP_BUS_REQ_DIS_SHFT         29u
#define CONN_CFG_EMI_PROBE_HW_CONN_SRCCLKENA_EMI_DIS_ADDR      CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_HW_CONN_SRCCLKENA_EMI_DIS_MASK      0x10000000u                // HW_CONN_SRCCLKENA_EMI_DIS[28]
#define CONN_CFG_EMI_PROBE_HW_CONN_SRCCLKENA_EMI_DIS_SHFT      28u
#define CONN_CFG_EMI_PROBE_CONN2AP_EMI_ONLY_REQ_ADDR           CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_EMI_ONLY_REQ_MASK           0x08000000u                // CONN2AP_EMI_ONLY_REQ[27]
#define CONN_CFG_EMI_PROBE_CONN2AP_EMI_ONLY_REQ_SHFT           27u
#define CONN_CFG_EMI_PROBE_DDR_TIMEOUT_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_TIMEOUT_MASK                    0x04000000u                // DDR_TIMEOUT[26]
#define CONN_CFG_EMI_PROBE_DDR_TIMEOUT_SHFT                    26u
#define CONN_CFG_EMI_PROBE_EMI_REQ_DIS_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_EMI_REQ_DIS_MASK                    0x02000000u                // EMI_REQ_DIS[25]
#define CONN_CFG_EMI_PROBE_EMI_REQ_DIS_SHFT                    25u
#define CONN_CFG_EMI_PROBE_EMI_REQ_ALL_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_EMI_REQ_ALL_MASK                    0x01000000u                // EMI_REQ_ALL[24]
#define CONN_CFG_EMI_PROBE_EMI_REQ_ALL_SHFT                    24u
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_ADDR                  CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_MASK                  0x00800000u                // DDR_EN_STABLE[23]
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_SHFT                  23u
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_ADDR                  CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_MASK                  0x00400000u                // AP_BUS_STABLE[22]
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_SHFT                  22u
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_ADDR                   CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_MASK                   0x00200000u                // APSRC_STABLE[21]
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_SHFT                   21u
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_ADDR               CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_MASK               0x00100000u                // SRCCLKENA_STABLE[20]
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_SHFT               20u
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_REG_ADDR              CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_REG_MASK              0x00080000u                // DDR_EN_STABLE_REG[19]
#define CONN_CFG_EMI_PROBE_DDR_EN_STABLE_REG_SHFT              19u
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_REG_ADDR              CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_REG_MASK              0x00040000u                // AP_BUS_STABLE_REG[18]
#define CONN_CFG_EMI_PROBE_AP_BUS_STABLE_REG_SHFT              18u
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_REG_ADDR               CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_REG_MASK               0x00020000u                // APSRC_STABLE_REG[17]
#define CONN_CFG_EMI_PROBE_APSRC_STABLE_REG_SHFT               17u
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_REG_ADDR           CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_REG_MASK           0x00010000u                // SRCCLKENA_STABLE_REG[16]
#define CONN_CFG_EMI_PROBE_SRCCLKENA_STABLE_REG_SHFT           16u
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_EMI_SLPPROT_EN_ADDR     CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_EMI_SLPPROT_EN_MASK     0x00008000u                // CONN2AP_BUS_EMI_SLPPROT_EN[15]
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_EMI_SLPPROT_EN_SHFT     15u
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_SLPPROT_EN_ADDR         CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_SLPPROT_EN_MASK         0x00004000u                // CONN2AP_BUS_SLPPROT_EN[14]
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_SLPPROT_EN_SHFT         14u
#define CONN_CFG_EMI_PROBE_CONN_OFF2ON_REQ_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_OFF2ON_REQ_MASK                0x00002000u                // CONN_OFF2ON_REQ[13]
#define CONN_CFG_EMI_PROBE_CONN_OFF2ON_REQ_SHFT                13u
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_IDLE_ADDR               CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_IDLE_MASK               0x00001000u                // CONN2AP_BUS_IDLE[12]
#define CONN_CFG_EMI_PROBE_CONN2AP_BUS_IDLE_SHFT               12u
#define CONN_CFG_EMI_PROBE_DDR_EN_ACK_SYNC_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_DDR_EN_ACK_SYNC_MASK                0x00000800u                // DDR_EN_ACK_SYNC[11]
#define CONN_CFG_EMI_PROBE_DDR_EN_ACK_SYNC_SHFT                11u
#define CONN_CFG_EMI_PROBE_APSRC_ACK_SYNC_ADDR                 CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_APSRC_ACK_SYNC_MASK                 0x00000400u                // APSRC_ACK_SYNC[10]
#define CONN_CFG_EMI_PROBE_APSRC_ACK_SYNC_SHFT                 10u
#define CONN_CFG_EMI_PROBE_AP_BUS_ACK_SYNC_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_AP_BUS_ACK_SYNC_MASK                0x00000200u                // AP_BUS_ACK_SYNC[9]
#define CONN_CFG_EMI_PROBE_AP_BUS_ACK_SYNC_SHFT                9u
#define CONN_CFG_EMI_PROBE_SRCCLKENA_ACK_SYNC_ADDR             CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_SRCCLKENA_ACK_SYNC_MASK             0x00000100u                // SRCCLKENA_ACK_SYNC[8]
#define CONN_CFG_EMI_PROBE_SRCCLKENA_ACK_SYNC_SHFT             8u
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ACK_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ACK_MASK                0x00000080u                // CONN_DDR_EN_ACK[7]
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ACK_SHFT                7u
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ACK_ADDR                 CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ACK_MASK                 0x00000040u                // CONN_APSRC_ACK[6]
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ACK_SHFT                 6u
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ACK_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ACK_MASK                0x00000020u                // CONN_AP_BUS_ACK[5]
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ACK_SHFT                5u
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ACK_ADDR            CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ACK_MASK            0x00000010u                // CONN_SRCCCLKENA_ACK[4]
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ACK_SHFT            4u
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_MASK                    0x00000008u                // CONN_DDR_EN[3]
#define CONN_CFG_EMI_PROBE_CONN_DDR_EN_SHFT                    3u
#define CONN_CFG_EMI_PROBE_CONN_APSRC_ADDR                     CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_APSRC_MASK                     0x00000004u                // CONN_APSRC[2]
#define CONN_CFG_EMI_PROBE_CONN_APSRC_SHFT                     2u
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_ADDR                    CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_MASK                    0x00000002u                // CONN_AP_BUS[1]
#define CONN_CFG_EMI_PROBE_CONN_AP_BUS_SHFT                    1u
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_ADDR                CONN_CFG_EMI_PROBE_ADDR
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_MASK                0x00000001u                // CONN_SRCCCLKENA[0]
#define CONN_CFG_EMI_PROBE_CONN_SRCCCLKENA_SHFT                0u

/* =====================================================================================

  ---EMI_PROBE_1 (0x18011000 + 0x134u)---

    EMI_PROBE_1[31..0]           - (RO)  xxx 

 =====================================================================================*/
#define CONN_CFG_EMI_PROBE_1_EMI_PROBE_1_ADDR                  CONN_CFG_EMI_PROBE_1_ADDR
#define CONN_CFG_EMI_PROBE_1_EMI_PROBE_1_MASK                  0xFFFFFFFFu                // EMI_PROBE_1[31..0]
#define CONN_CFG_EMI_PROBE_1_EMI_PROBE_1_SHFT                  0u

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_SLP_CTRL (0x18011000 + 0x400u)---

    CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_gals_conn2ap_tx sleep protect en
                                     0: conn_infra_gals_conn2ap_tx sleep protect en depends on disable control or hardware
    CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_conn2ap_tx sleep protect disable
                                     0: conn_infra_gals_conn2ap_tx  sleep protect will control by hardware
    CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN[2] - (RO) 1: force conn_infra_gals_conn2ap_tx sleep protect en
                                     0: conn_infra_gals_conn2ap_tx sleep protect en depends on disable control or hardware
    CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS[3] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_conn2ap_tx sleep protect disable
                                     0: conn_infra_gals_conn2ap_tx  sleep protect will control by hardware
    CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN[4] - (RW) 1: force conn_infra_gals_conn2ap_rx sleep protect en
                                     0: conn_infra_gals_conn2ap_rx sleep protect en depends on disable control or hardware
    CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS[5] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_conn2ap_rx sleep protect disable
                                     0: conn_infra_gals_conn2ap_rx  sleep protect will control by hardware
    CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN[6] - (RO) 1: force conn_infra_gals_conn2ap_rx sleep protect en
                                     0: conn_infra_gals_conn2ap_rx sleep protect en depends on disable control or hardware
    CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS[7] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_conn2ap_rx sleep protect disable
                                     0: conn_infra_gals_conn2ap_rx  sleep protect will control by hardware
    CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN[8] - (RW) timeout function enable
                                     1: enable
                                     0: disable
    CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9] - (RW) clear timeout irq, write 1 to clear, and need to write 0 after write 1
    CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10] - (RW) timeout timing set, count with 32k clock
    CONN2AP_GALS_SLPPROT_CTRL_FSM_RST[16] - (RW) fsm_reset, 1:reset, 0: release
    CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE[17] - (RW) tx sleep protect en mode, 1: sw mode, 0: hw mode
    CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18] - (RW) tx sleep protect sw ctrl
    CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE[19] - (RW) rx sleep protect en mode, 1: sw mode, 0: hw mode
    CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20] - (RW) rx sleep protect sw ctrl
    CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE[21] - (RW) tx sleep protect rdy mode, 1: sw mode, 0: hw mode
    CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22] - (RW) tx sleep protect rdy sw ctrl
    CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK[23] - (RW) tx sleep protect rdy mask
    CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE[24] - (RW) rx sleep protect rdy mode, 1: sw mode, 0: hw mode
    CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25] - (RW) rx sleep protect rdy sw ctrl
    CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK[26] - (RW) rx sleep protect rdy mask
    CONN2AP_GALS_SLPPROT_CTRL_MODE[27] - (RW) gals sleep protect mode, 1: sw, 0: hw
    CONN2AP_GALS_SLPPROT_CTRL_SW_EN[28] - (RW) sleep protect sw en
    CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29] - (RW) hw enable signal  0 mask
    CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30] - (RW) hw enable signal  1 mask
    CONN2AP_GALS_SLPPROT_CTRL_DUMMY[31] - (RW)  xxx 

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_DUMMY_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000u                // CONN2AP_GALS_SLPPROT_CTRL_DUMMY[31]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_DUMMY_SHFT 31u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000u                // CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK[30]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000u                // CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK[29]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_SW_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000u                // CONN2AP_GALS_SLPPROT_CTRL_SW_EN[28]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_SW_EN_SHFT 28u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_MODE_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000u                // CONN2AP_GALS_SLPPROT_CTRL_MODE[27]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_MODE_SHFT 27u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000u                // CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK[26]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000u                // CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL[25]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000u                // CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE[24]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000u                // CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK[23]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000u                // CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL[22]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000u                // CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE[21]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000u                // CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL[20]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000u                // CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE[19]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000u                // CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL[18]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000u                // CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE[17]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_FSM_RST_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000u                // CONN2AP_GALS_SLPPROT_CTRL_FSM_RST[16]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00u                // CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME[15..10]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200u                // CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR[9]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100u                // CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN[8]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080u                // CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS[7]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_SHFT 7u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040u                // CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN[6]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN_SHFT 6u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020u                // CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS[5]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_SHFT 5u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010u                // CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN[4]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN_SHFT 4u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008u                // CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS[3]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_SHFT 3u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004u                // CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN[2]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN_SHFT 2u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_SLP_STATUS (0x18011000 + 0x404u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    CONN2AP_GALS_CTRL_DIS_TIMEOUT[12] - (RO) conn2ap gals sleep protect contorol sleep protect disable timeout
    CONN2AP_GALS_CTRL_EN_TIMEOUT[13] - (RO) conn2ap gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    CONN2AP_GALS_CTRL_TIMEOUT[15] - (RO) conn2ap gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    CONN2AP_GALS_CTRL_PROT_RDY_OUT[19] - (RO) conn2ap gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    CONN2AP_GALS_CTRL_PROT_RX_RDY[22] - (RO) conn2ap gals sleep protect rx ready
    CONN2AP_GALS_CTRL_PROT_TX_RDY[23] - (RO) conn2ap gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    CONN2AP_GALS_CTRL_PROT_RX_EN[28] - (RO) conn2ap gals sleep protect control sleep protect rx enable
    CONN2AP_GALS_CTRL_PROT_TX_EN[29] - (RO) conn2ap gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    CONN2AP_GALS_CTRL_PROT_EN[31] - (RO) conn2ap gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_EN_MASK 0x80000000u                // CONN2AP_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // CONN2AP_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // CONN2AP_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // CONN2AP_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // CONN2AP_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // CONN2AP_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // CONN2AP_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // CONN2AP_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // CONN2AP_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_EMI_SLP_CTRL (0x18011000 + 0x408u)---

    RESERVED0[0]                 - (RO) Reserved bits
    CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn2top_emi_path sleep protect disable
                                     0: conn2top_emi_path  sleep protect will control by hardware
    CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_DIS[2] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_conn_emi2ap_tx sleep protect disable
                                     0: conn_infra_gals_conn_emi2ap_tx  sleep protect will control by hardware
    CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_EN[3] - (RW) 1: force conn_infra_gals_conn_emi2ap_tx sleep protect en
                                     0: conn_infra_gals_conn_emi2ap_tx sleep protect en depends on disable control or hardware
    RESERVED4[5..4]              - (RO) Reserved bits
    CONN_EMI2AP_SLP_PROT_RDY_MSK_0_[6] - (RW) To mask subsys_2_2conn_slpprot_rx_rdy or not --> downstream slpprot can only be enabled when upsteam node is protected
                                     1: mask subsys_2_2conn_slpprot_rx_rdy
                                     0: not mast subsys_2_2conn_slpprot_rx_rdy
    CONN_EMI2AP_SLP_PROT_RDY_MSK_1_[7] - (RW) To mask subsys_1_2conn_slpprot_rx_rdy or not --> downstream slpprot can only be enabled when upsteam node is protected
                                     1: mask subsys_1_2conn_slpprot_rx_rdy
                                     0: not mast subsys_1_2conn_slpprot_rx_rdy
    CONN_EMI2AP_SLP_PROT_RDY_MSK_2_[8] - (RW) To mask subsys_0_2conn_slpprot_rx_rdy or not --> downstream slpprot can only be enabled when upsteam node is protected
                                     1: mask subsys_0_2conn_slpprot_rx_rdy
                                     0: not mast subsys_0_2conn_slpprot_rx_rdy
    CONN_EMI2AP_SLP_PROT_RDY_MSK_3_[9] - (RW) To mask wficap2conn_slpprot_rx_rdy or not --> downstream slpprot can only be enabled when upsteam node is protected
                                     1: mask wficap2conn_slpprot_rx_rdy
                                     0: not mast wficap2conn_slpprot_rx_rdy
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_3__ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_3__MASK 0x00000200u                // CONN_EMI2AP_SLP_PROT_RDY_MSK_3_[9]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_3__SHFT 9u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_2__ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_2__MASK 0x00000100u                // CONN_EMI2AP_SLP_PROT_RDY_MSK_2_[8]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_2__SHFT 8u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_1__ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_1__MASK 0x00000080u                // CONN_EMI2AP_SLP_PROT_RDY_MSK_1_[7]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_1__SHFT 7u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_0__ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_0__MASK 0x00000040u                // CONN_EMI2AP_SLP_PROT_RDY_MSK_0_[6]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CONN_EMI2AP_SLP_PROT_RDY_MSK_0__SHFT 6u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000008u                // CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_EN[3]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_EN_SHFT 3u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000004u                // CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_DIS[2]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN_EMI2AP_GALS_TX_SLP_PROT_SW_DIS_SHFT 2u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_CTRL_CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS_SHFT 1u

/* =====================================================================================

  ---CONN_INFRA_CONN2AP_EMI_SLP_STATUS (0x18011000 + 0x40Cu)---

    RESERVED0[11..0]             - (RO) Reserved bits
    CONN_EMI2AP_GALS_CTRL_DIS_TIMEOUT[12] - (RO) conn_emi2ap gals sleep protect contorol sleep protect disable timeout
    CONN_EMI2AP_GALS_CTRL_EN_TIMEOUT[13] - (RO) conn_emi2ap gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    CONN_EMI2AP_GALS_CTRL_TIMEOUT[15] - (RO) conn_emi2ap gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    CONN_EMI2AP_GALS_CTRL_PROT_RDY_OUT[19] - (RO) conn_emi2ap gals sleep protect control protect ready
    RESERVED20[20]               - (RO) Reserved bits
    CONN2TOP_EMI_PATH_SLP_PROT_RDY[21] - (RO) conn_emi layer emi throttle preotect ready
    CONN_EMI2AP_GALS_CTRL_PROT_RX_RDY[22] - (RO) conn_emi2ap gals sleep protect rx ready
    CONN_EMI2AP_GALS_CTRL_PROT_TX_RDY[23] - (RO) conn_emi2ap gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    CONN_EMI2AP_GALS_CTRL_PROT_RX_EN[28] - (RO) conn_emi2ap gals sleep protect control sleep protect rx enable
    CONN_EMI2AP_GALS_CTRL_PROT_TX_EN[29] - (RO) conn_emi2ap gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    CONN_EMI2AP_GALS_CTRL_PROT_EN[31] - (RO) conn_emi2ap gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_EN_MASK 0x80000000u                // CONN_EMI2AP_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // CONN_EMI2AP_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // CONN_EMI2AP_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // CONN_EMI2AP_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // CONN_EMI2AP_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN2TOP_EMI_PATH_SLP_PROT_RDY_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN2TOP_EMI_PATH_SLP_PROT_RDY_MASK 0x00200000u                // CONN2TOP_EMI_PATH_SLP_PROT_RDY[21]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN2TOP_EMI_PATH_SLP_PROT_RDY_SHFT 21u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // CONN_EMI2AP_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // CONN_EMI2AP_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // CONN_EMI2AP_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // CONN_EMI2AP_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONN_EMI2AP_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_AP2CONN_SLP_STATUS (0x18011000 + 0x414u)---

    RESERVED0[28..0]             - (RO) Reserved bits
    AP2CONN_GALS_RX_SLP_PROT_RDY[29] - (RO) ap2conn gals rx sleep protect ready
    AP2CONN_GALS_RX_SLP_PROT_HW_EN[30] - (RO) ap2conn gals rx sleep protect enable from top
    AP2CONN_GALS_TX_SLP_PROT_RDY[31] - (RO) ap2conn gals tx sleep protect ready

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_TX_SLP_PROT_RDY_ADDR CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_TX_SLP_PROT_RDY_MASK 0x80000000u                // AP2CONN_GALS_TX_SLP_PROT_RDY[31]
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_TX_SLP_PROT_RDY_SHFT 31u
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_HW_EN_ADDR CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_HW_EN_MASK 0x40000000u                // AP2CONN_GALS_RX_SLP_PROT_HW_EN[30]
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_HW_EN_SHFT 30u
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_RDY_ADDR CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_RDY_MASK 0x20000000u                // AP2CONN_GALS_RX_SLP_PROT_RDY[29]
#define CONN_CFG_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_RDY_SHFT 29u

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_SLP_CTRL (0x18011000 + 0x430u)---

    CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_off2on sleep protect en
                                     0: conn_infra_off2on sleep protect en depends on disable control or hardware
    CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_off2on sleep protect disable
                                     0: conn_infra_off2on  sleep protect will control by hardware
    CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN[2] - (RO) 1: force conn_infra_off2on sleep protect en
                                     0: conn_infra_off2on sleep protect en depends on disable control or hardware
    CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS[3] - (RO) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_off2on sleep protect disable
                                     0: conn_infra_off2on  sleep protect will control by hardware
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_MASK 0x00000008u                // CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS[3]
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_SHFT 3u
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_MASK 0x00000004u                // CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN[2]
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_SHFT 2u
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN[0]
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_OFF_BUS_SLP_STATUS (0x18011000 + 0x434u)---

    R_CONN_INFRA_OFF_BUS_SLP_STATUS[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_STATUS_R_CONN_INFRA_OFF_BUS_SLP_STATUS_ADDR CONN_CFG_CONN_INFRA_OFF_BUS_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_STATUS_R_CONN_INFRA_OFF_BUS_SLP_STATUS_MASK 0xFFFFFFFFu                // R_CONN_INFRA_OFF_BUS_SLP_STATUS[31..0]
#define CONN_CFG_CONN_INFRA_OFF_BUS_SLP_STATUS_R_CONN_INFRA_OFF_BUS_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CONN2BT_SLP_CTRL (0x18011000 + 0x450u)---

    CFG_CONN2BT_AHB_SLPPROT_CONN_FORCE_DIS[0] - (RW) 1: force conn_infra_gals_CONN2BT_tx sleep protect dis
                                     0: conn_infra_gals_CONN2BT_tx sleep protect en depends on disable control or hardware
    RESERVED1[15..1]             - (RO) Reserved bits
    CR_CONN2BT_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_CONN2BT_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_CONN2BT_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_CONN2BT_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_CONN2BT_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_CONN2BT_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_CONN2BT_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_CONN2BT_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_CONN2BT_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_CONN2BT_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_CONN2BT_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_CONN2BT_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_CONN2BT_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_CONN2BT_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_CONN2BT_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_CONN2BT_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_CONN2BT_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_CONN2BT_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_CONN2BT_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_CONN2BT_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CR_CONN2BT_SLPPROT_SW_REQ_SHFT 16u
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_AHB_SLPPROT_CONN_FORCE_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_AHB_SLPPROT_CONN_FORCE_DIS_MASK 0x00000001u                // CFG_CONN2BT_AHB_SLPPROT_CONN_FORCE_DIS[0]
#define CONN_CFG_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_AHB_SLPPROT_CONN_FORCE_DIS_SHFT 0u

/* =====================================================================================

  ---GALS_CONN2BT_SLP_STATUS (0x18011000 + 0x454u)---

    GALS_CONN2BT_SLP_STATUS[31..0] - (RO) Debug status for per mtcmos slpprot

 =====================================================================================*/
#define CONN_CFG_GALS_CONN2BT_SLP_STATUS_GALS_CONN2BT_SLP_STATUS_ADDR CONN_CFG_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_GALS_CONN2BT_SLP_STATUS_GALS_CONN2BT_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_CONN2BT_SLP_STATUS[31..0]
#define CONN_CFG_GALS_CONN2BT_SLP_STATUS_GALS_CONN2BT_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_BT2CONN_SLP_CTRL (0x18011000 + 0x460u)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BT2CONN_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_BT2CONN_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_BT2CONN_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_BT2CONN_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_BT2CONN_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_BT2CONN_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_BT2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_BT2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_BT2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_BT2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_BT2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_BT2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_BT2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_BT2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_BT2CONN_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_BT2CONN_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_BT2CONN_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_BT2CONN_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_BT2CONN_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_BT2CONN_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_BT2CONN_SLP_CTRL_CR_BT2CONN_SLPPROT_SW_REQ_SHFT 16u

/* =====================================================================================

  ---GALS_BT2CONN_SLP_STATUS (0x18011000 + 0x464u)---

    GALS_BT2CONN_SLP_STATUS[31..0] - (RO) Debug status for per mtcmos slpprot

 =====================================================================================*/
#define CONN_CFG_GALS_BT2CONN_SLP_STATUS_GALS_BT2CONN_SLP_STATUS_ADDR CONN_CFG_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_BT2CONN_SLP_STATUS_GALS_BT2CONN_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_BT2CONN_SLP_STATUS[31..0]
#define CONN_CFG_GALS_BT2CONN_SLP_STATUS_GALS_BT2CONN_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CONN2GPS_SLP_CTRL (0x18011000 + 0x470u)---

    CFG_CONN2GPS_AHB_SLPPROT_CONN_FORCE_DIS[0] - (RW) 1: force conn_infra_gals_CONN2GPS_tx sleep protect dis
                                     0: conn_infra_gals_CONN2GPS_tx sleep protect en depends on disable control or hardware
    RESERVED1[15..1]             - (RO) Reserved bits
    CR_CONN2GPS_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_CONN2GPS_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_CONN2GPS_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_CONN2GPS_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_CONN2GPS_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_CONN2GPS_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_CONN2GPS_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_CONN2GPS_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_CONN2GPS_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_CONN2GPS_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_CONN2GPS_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_CONN2GPS_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_CONN2GPS_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_CONN2GPS_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_CONN2GPS_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_CONN2GPS_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_CONN2GPS_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_CONN2GPS_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_CONN2GPS_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_CONN2GPS_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CR_CONN2GPS_SLPPROT_SW_REQ_SHFT 16u
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_AHB_SLPPROT_CONN_FORCE_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_AHB_SLPPROT_CONN_FORCE_DIS_MASK 0x00000001u                // CFG_CONN2GPS_AHB_SLPPROT_CONN_FORCE_DIS[0]
#define CONN_CFG_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_AHB_SLPPROT_CONN_FORCE_DIS_SHFT 0u

/* =====================================================================================

  ---GALS_CONN2GPS_SLP_STATUS (0x18011000 + 0x474u)---

    GALS_CONN2GPS_SLP_STATUS[31..0] - (RO) Debug status for per mtcmos slpprot

 =====================================================================================*/
#define CONN_CFG_GALS_CONN2GPS_SLP_STATUS_GALS_CONN2GPS_SLP_STATUS_ADDR CONN_CFG_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_GALS_CONN2GPS_SLP_STATUS_GALS_CONN2GPS_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_CONN2GPS_SLP_STATUS[31..0]
#define CONN_CFG_GALS_CONN2GPS_SLP_STATUS_GALS_CONN2GPS_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_GPS2CONN_SLP_CTRL (0x18011000 + 0x480u)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_GPS2CONN_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_GPS2CONN_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_GPS2CONN_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_GPS2CONN_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_GPS2CONN_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_GPS2CONN_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_GPS2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_GPS2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_GPS2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_GPS2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_GPS2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_GPS2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_GPS2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_GPS2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_GPS2CONN_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_GPS2CONN_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_GPS2CONN_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_GPS2CONN_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_GPS2CONN_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_GPS2CONN_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_GPS2CONN_SLP_CTRL_CR_GPS2CONN_SLPPROT_SW_REQ_SHFT 16u

/* =====================================================================================

  ---GALS_GPS2CONN_SLP_STATUS (0x18011000 + 0x484u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    GPS2CONN_GALS_CTRL_DIS_TIMEOUT[12] - (RO) gps2conn gals sleep protect contorol sleep protect disable timeout
    GPS2CONN_GALS_CTRL_EN_TIMEOUT[13] - (RO) gps2conn gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    GPS2CONN_GALS_CTRL_TIMEOUT[15] - (RO) gps2conn gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    GPS2CONN_GALS_CTRL_PROT_RDY_OUT[19] - (RO) gps2conn gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    GPS2CONN_GALS_CTRL_PROT_RX_RDY[22] - (RO) gps2conn gals sleep protect rx ready
    GPS2CONN_GALS_CTRL_PROT_TX_RDY[23] - (RO) gps2conn gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    GPS2CONN_GALS_CTRL_PROT_RX_EN[28] - (RO) gps2conn gals sleep protect control sleep protect rx enable
    GPS2CONN_GALS_CTRL_PROT_TX_EN[29] - (RO) gps2conn gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    GPS2CONN_GALS_CTRL_PROT_EN[31] - (RO) gps2conn gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_EN_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_EN_MASK 0x80000000u                // GPS2CONN_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // GPS2CONN_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // GPS2CONN_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // GPS2CONN_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // GPS2CONN_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // GPS2CONN_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // GPS2CONN_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // GPS2CONN_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // GPS2CONN_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_CONN2WF_SLP_CTRL (0x18011000 + 0x498u)---

    CFG_CONN2WF_AHB_SLPPROT_CONN_FORCE_DIS[0] - (RW) 1: force conn_infra_gals_CONN2WF_tx sleep protect dis
                                     0: conn_infra_gals_CONN2WF_tx sleep protect en depends on disable control or hardware
    RESERVED1[15..1]             - (RO) Reserved bits
    CR_CONN2WF_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_CONN2WF_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_CONN2WF_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_CONN2WF_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_CONN2WF_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_CONN2WF_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_CONN2WF_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_CONN2WF_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_CONN2WF_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_CONN2WF_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_CONN2WF_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_CONN2WF_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_CONN2WF_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_CONN2WF_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_CONN2WF_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_CONN2WF_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_CONN2WF_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_CONN2WF_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_CONN2WF_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_CONN2WF_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CR_CONN2WF_SLPPROT_SW_REQ_SHFT 16u
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CFG_CONN2WF_AHB_SLPPROT_CONN_FORCE_DIS_ADDR CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CFG_CONN2WF_AHB_SLPPROT_CONN_FORCE_DIS_MASK 0x00000001u                // CFG_CONN2WF_AHB_SLPPROT_CONN_FORCE_DIS[0]
#define CONN_CFG_CONN_INFRA_CONN2WF_SLP_CTRL_CFG_CONN2WF_AHB_SLPPROT_CONN_FORCE_DIS_SHFT 0u

/* =====================================================================================

  ---GALS_CONN2WF_SLP_STATUS (0x18011000 + 0x49Cu)---

    GALS_CONN2WF_SLP_STATUS[31..0] - (RO) Debug status for per mtcmos slpprot

 =====================================================================================*/
#define CONN_CFG_GALS_CONN2WF_SLP_STATUS_GALS_CONN2WF_SLP_STATUS_ADDR CONN_CFG_GALS_CONN2WF_SLP_STATUS_ADDR
#define CONN_CFG_GALS_CONN2WF_SLP_STATUS_GALS_CONN2WF_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_CONN2WF_SLP_STATUS[31..0]
#define CONN_CFG_GALS_CONN2WF_SLP_STATUS_GALS_CONN2WF_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WF2CONN_SLP_CTRL (0x18011000 + 0x4A0u)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_WF2CONN_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_WF2CONN_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_WF2CONN_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_WF2CONN_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_WF2CONN_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_WF2CONN_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_WF2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_WF2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_WF2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_WF2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_WF2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_WF2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_WF2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_WF2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_WF2CONN_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_WF2CONN_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_WF2CONN_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_WF2CONN_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_WF2CONN_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_WF2CONN_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_WF2CONN_SLP_CTRL_CR_WF2CONN_SLPPROT_SW_REQ_SHFT 16u

/* =====================================================================================

  ---GALS_WF2CONN_SLP_STATUS (0x18011000 + 0x4A4u)---

    GALS_WF2CONN_SLP_STATUS[31..0] - (RO) Debug status for per mtcmos slpprot

 =====================================================================================*/
#define CONN_CFG_GALS_WF2CONN_SLP_STATUS_GALS_WF2CONN_SLP_STATUS_ADDR CONN_CFG_GALS_WF2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WF2CONN_SLP_STATUS_GALS_WF2CONN_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_WF2CONN_SLP_STATUS[31..0]
#define CONN_CFG_GALS_WF2CONN_SLP_STATUS_GALS_WF2CONN_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WFICAP2CONN_SLP_CTRL (0x18011000 + 0x4B0u)---

    CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_gals_WFICAP2CONN_tx sleep protect en
                                     0: conn_infra_gals_WFICAP2CONN_tx sleep protect en depends on disable control or hardware
    CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_gals_WFICAP2CONN_tx sleep protect disable
                                     0: conn_infra_gals_WFICAP2CONN_tx  sleep protect will control by hardware
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_CONN_INFRA_WFICAP2CONN_SLP_CTRL_CFG_WFICAP2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---GALS_WFICAP2CONN_SLP_STATUS (0x18011000 + 0x4B4u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    WFICAP2CONN_GALS_CTRL_DIS_TIMEOUT[12] - (RO) WFICAP2CONN gals sleep protect contorol sleep protect disable timeout
    WFICAP2CONN_GALS_CTRL_EN_TIMEOUT[13] - (RO) WFICAP2CONN gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    WFICAP2CONN_GALS_CTRL_TIMEOUT[15] - (RO) WFICAP2CONN gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    WFICAP2CONN_GALS_CTRL_PROT_RDY_OUT[19] - (RO) WFICAP2CONN gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    WFICAP2CONN_GALS_CTRL_PROT_RX_RDY[22] - (RO) WFICAP2CONN gals sleep protect rx ready
    WFICAP2CONN_GALS_CTRL_PROT_TX_RDY[23] - (RO) WFICAP2CONN gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    WFICAP2CONN_GALS_CTRL_PROT_RX_EN[28] - (RO) WFICAP2CONN gals sleep protect control sleep protect rx enable
    WFICAP2CONN_GALS_CTRL_PROT_TX_EN[29] - (RO) WFICAP2CONN gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    WFICAP2CONN_GALS_CTRL_PROT_EN[31] - (RO) WFICAP2CONN gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_EN_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_EN_MASK 0x80000000u                // WFICAP2CONN_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // WFICAP2CONN_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // WFICAP2CONN_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // WFICAP2CONN_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // WFICAP2CONN_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // WFICAP2CONN_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // WFICAP2CONN_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // WFICAP2CONN_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // WFICAP2CONN_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_GALS_WFICAP2CONN_SLP_STATUS_WFICAP2CONN_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---SUBSYS_SLPPROT_RDY_MASK_CTRL (0x18011000 + 0x4C0u)---

    WF2CONN_GALS_SPPROT_RDY_MSK[0] - (RW) WF2CONN_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    BT2CONN_GALS_SPPROT_RDY_MSK[1] - (RW) BT2CONN_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    CONN2BT_GALS_SPPROT_RDY_MSK[2] - (RW) CONN2BT_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    GPS2CONN_GALS_SPPROT_RDY_MSK[3] - (RW) GPS2CONN_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    CONN2GPS_GALS_SPPROT_RDY_MSK[4] - (RW) CONN2GPS_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    RESERVED5[5]                 - (RO) Reserved bits
    WFICAP2CONN_GALS_SPPROT_RDY_MSK[6] - (RW) WFICAP2CONN_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    RESERVED7[7]                 - (RO) Reserved bits
    BTICAP2CONN_GALS_SPPROT_RDY_MSK[8] - (RW) BTICAP2CONN_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    ZBICAP2CONN_GALS_SPPROT_RDY_MSK[9] - (RW) ZBICAP2CONN_GALS_SPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    SUBSYS_2_2CONN_EMI_GALS_SLPPROT_RDY_MSK[10] - (RW) SUBSYS_2_2CONN_EMI_GALS_SLPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    SUBSYS_1_2CONN_EMI_GALS_SLPPROT_RDY_MSK[11] - (RW) SUBSYS_1_2CONN_EMI_GALS_SLPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK[12] - (RW) SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    CONN2WF_GALS_SPPROT_RDY_MSK[13] - (RW) SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK for L0.5 reset slpprot_rdy
    RESERVED14[31..14]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2WF_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2WF_GALS_SPPROT_RDY_MSK_MASK 0x00002000u                // CONN2WF_GALS_SPPROT_RDY_MSK[13]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2WF_GALS_SPPROT_RDY_MSK_SHFT 13u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK_MASK 0x00001000u                // SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK[12]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_0_2CONN_EMI_GALS_SLPPROT_RDY_MSK_SHFT 12u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_1_2CONN_EMI_GALS_SLPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_1_2CONN_EMI_GALS_SLPPROT_RDY_MSK_MASK 0x00000800u                // SUBSYS_1_2CONN_EMI_GALS_SLPPROT_RDY_MSK[11]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_1_2CONN_EMI_GALS_SLPPROT_RDY_MSK_SHFT 11u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_2_2CONN_EMI_GALS_SLPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_2_2CONN_EMI_GALS_SLPPROT_RDY_MSK_MASK 0x00000400u                // SUBSYS_2_2CONN_EMI_GALS_SLPPROT_RDY_MSK[10]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_SUBSYS_2_2CONN_EMI_GALS_SLPPROT_RDY_MSK_SHFT 10u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ZBICAP2CONN_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ZBICAP2CONN_GALS_SPPROT_RDY_MSK_MASK 0x00000200u                // ZBICAP2CONN_GALS_SPPROT_RDY_MSK[9]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ZBICAP2CONN_GALS_SPPROT_RDY_MSK_SHFT 9u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_BTICAP2CONN_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_BTICAP2CONN_GALS_SPPROT_RDY_MSK_MASK 0x00000100u                // BTICAP2CONN_GALS_SPPROT_RDY_MSK[8]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_BTICAP2CONN_GALS_SPPROT_RDY_MSK_SHFT 8u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_WFICAP2CONN_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_WFICAP2CONN_GALS_SPPROT_RDY_MSK_MASK 0x00000040u                // WFICAP2CONN_GALS_SPPROT_RDY_MSK[6]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_WFICAP2CONN_GALS_SPPROT_RDY_MSK_SHFT 6u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2GPS_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2GPS_GALS_SPPROT_RDY_MSK_MASK 0x00000010u                // CONN2GPS_GALS_SPPROT_RDY_MSK[4]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2GPS_GALS_SPPROT_RDY_MSK_SHFT 4u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_GPS2CONN_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_GPS2CONN_GALS_SPPROT_RDY_MSK_MASK 0x00000008u                // GPS2CONN_GALS_SPPROT_RDY_MSK[3]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_GPS2CONN_GALS_SPPROT_RDY_MSK_SHFT 3u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2BT_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2BT_GALS_SPPROT_RDY_MSK_MASK 0x00000004u                // CONN2BT_GALS_SPPROT_RDY_MSK[2]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_CONN2BT_GALS_SPPROT_RDY_MSK_SHFT 2u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_BT2CONN_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_BT2CONN_GALS_SPPROT_RDY_MSK_MASK 0x00000002u                // BT2CONN_GALS_SPPROT_RDY_MSK[1]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_BT2CONN_GALS_SPPROT_RDY_MSK_SHFT 1u
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_WF2CONN_GALS_SPPROT_RDY_MSK_ADDR CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_ADDR
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_WF2CONN_GALS_SPPROT_RDY_MSK_MASK 0x00000001u                // WF2CONN_GALS_SPPROT_RDY_MSK[0]
#define CONN_CFG_SUBSYS_SLPPROT_RDY_MASK_CTRL_WF2CONN_GALS_SPPROT_RDY_MSK_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_BTICAP2CONN_SLP_CTRL (0x18011000 + 0x4D0u)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_BTICAP2CONN_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_BTICAP2CONN_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_BTICAP2CONN_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_BTICAP2CONN_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_BTICAP2CONN_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_BTICAP2CONN_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_BTICAP2CONN_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_BTICAP2CONN_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_BTICAP2CONN_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_BTICAP2CONN_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_BTICAP2CONN_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_BTICAP2CONN_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_BTICAP2CONN_SLP_CTRL_CR_BTICAP2CONN_SLPPROT_SW_REQ_SHFT 16u

/* =====================================================================================

  ---GALS_BTICAP2CONN_SLP_STATUS (0x18011000 + 0x4D4u)---

    GALS_BTICAP2CONN_SLP_STATUS[31..0] - (RO) BTICAP2CONN gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_GALS_BTICAP2CONN_SLP_STATUS_GALS_BTICAP2CONN_SLP_STATUS_ADDR CONN_CFG_GALS_BTICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_BTICAP2CONN_SLP_STATUS_GALS_BTICAP2CONN_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_BTICAP2CONN_SLP_STATUS[31..0]
#define CONN_CFG_GALS_BTICAP2CONN_SLP_STATUS_GALS_BTICAP2CONN_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_ZBICAP2CONN_SLP_CTRL (0x18011000 + 0x4D8u)---

    RESERVED0[15..0]             - (RO) Reserved bits
    CR_ZBICAP2CONN_SLPPROT_SW_REQ[16] - (RW) SW request for slpprot_ctrl
                                     0: no request protect (slpprot_txrx_req_sum depends on tx_req/rx_req value)
                                     1: request protect (slpprot_txrx_req_sum will be "1")
    CR_ZBICAP2CONN_SLPPROT_TX_REQ_MASK[17] - (RW) To mask Tx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_ZBICAP2CONN_SLPPROT_RX_REQ_MASK[18] - (RW) To mask Rx request from mtcmos controller
                                     0: mask
                                     1: un-mask
    CR_ZBICAP2CONN_SLPPROT_MANUAL_SEL[19] - (RW) slpprot enable manual selection
                                     0: hw mode
                                     1: sw mode
    CR_ZBICAP2CONN_SLPPROT_MANUAL_TX_EN[20] - (RW) slpprot Tx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_ZBICAP2CONN_SLPPROT_MANUAL_RX_EN[21] - (RW) slpprot Rx enable sw value
                                     0: dis-protect
                                     1: protect
    CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22] - (RW) To skip FSM check Tx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23] - (RW) To skip FSM check Rx rdy=0, default skip because slpprot might be enabled by other power domain
                                     0: not skip
                                     1: skip
    CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24] - (RW) To skip FSM check Tx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25] - (RW) To skip FSM check Rx rdy=1, default cannot skip because slpprot must be ready before power down
                                     0: not skip
                                     1: skip
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK_MASK 0x02000000u                // CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK[25]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY1_CHK_SHFT 25u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK_MASK 0x01000000u                // CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK[24]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY1_CHK_SHFT 24u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK_MASK 0x00800000u                // CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK[23]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_RX_RDY0_CHK_SHFT 23u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK_MASK 0x00400000u                // CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK[22]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SKIP_TX_RDY0_CHK_SHFT 22u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_RX_EN_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_RX_EN_MASK 0x00200000u                // CR_ZBICAP2CONN_SLPPROT_MANUAL_RX_EN[21]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_RX_EN_SHFT 21u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_TX_EN_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_TX_EN_MASK 0x00100000u                // CR_ZBICAP2CONN_SLPPROT_MANUAL_TX_EN[20]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_TX_EN_SHFT 20u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_SEL_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_SEL_MASK 0x00080000u                // CR_ZBICAP2CONN_SLPPROT_MANUAL_SEL[19]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_MANUAL_SEL_SHFT 19u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_RX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_RX_REQ_MASK_MASK 0x00040000u                // CR_ZBICAP2CONN_SLPPROT_RX_REQ_MASK[18]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_RX_REQ_MASK_SHFT 18u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_TX_REQ_MASK_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_TX_REQ_MASK_MASK 0x00020000u                // CR_ZBICAP2CONN_SLPPROT_TX_REQ_MASK[17]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_TX_REQ_MASK_SHFT 17u
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SW_REQ_ADDR CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SW_REQ_MASK 0x00010000u                // CR_ZBICAP2CONN_SLPPROT_SW_REQ[16]
#define CONN_CFG_CONN_INFRA_ZBICAP2CONN_SLP_CTRL_CR_ZBICAP2CONN_SLPPROT_SW_REQ_SHFT 16u

/* =====================================================================================

  ---GALS_ZBICAP2CONN_SLP_STATUS (0x18011000 + 0x4DCu)---

    GALS_ZBICAP2CONN_SLP_STATUS[31..0] - (RO) GALS_ZBICAP2CONN_SLP_STATUS

 =====================================================================================*/
#define CONN_CFG_GALS_ZBICAP2CONN_SLP_STATUS_GALS_ZBICAP2CONN_SLP_STATUS_ADDR CONN_CFG_GALS_ZBICAP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_GALS_ZBICAP2CONN_SLP_STATUS_GALS_ZBICAP2CONN_SLP_STATUS_MASK 0xFFFFFFFFu                // GALS_ZBICAP2CONN_SLP_STATUS[31..0]
#define CONN_CFG_GALS_ZBICAP2CONN_SLP_STATUS_GALS_ZBICAP2CONN_SLP_STATUS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL (0x18011000 + 0x4E0u)---

    CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_subsys_0_2conn_emi_tx sleep protect en
                                     0: conn_infra_subsys_0_2conn_emi_tx sleep protect en depends on disable control or hardware
    CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_subsys_0_2conn_emi_tx sleep protect disable
                                     0: conn_infra_subsys_0_2conn_emi_tx  sleep protect will control by hardware
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_0_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS (0x18011000 + 0x4E4u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    SUBSYS_0_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT[12] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect contorol sleep protect disable timeout
    SUBSYS_0_2CONN_EMI_GALS_CTRL_EN_TIMEOUT[13] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    SUBSYS_0_2CONN_EMI_GALS_CTRL_TIMEOUT[15] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT[19] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_RDY[22] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect rx ready
    SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_RDY[23] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_EN[28] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect control sleep protect rx enable
    SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_EN[29] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_EN[31] - (RO) SUBSYS_0_2CONN_EMI gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_EN_MASK 0x80000000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // SUBSYS_0_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_CONN_INFRA_SUBSYS_0_2CONN_EMI_SLP_STATUS_SUBSYS_0_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL (0x18011000 + 0x4F0u)---

    CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_SUBSYS_1_2conn_emi_tx sleep protect en
                                     0: conn_infra_SUBSYS_1_2conn_emi_tx sleep protect en depends on disable control or hardware
    CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_SUBSYS_1_2conn_emi_tx sleep protect disable
                                     0: conn_infra_SUBSYS_1_2conn_emi_tx  sleep protect will control by hardware
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_1_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS (0x18011000 + 0x4F4u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    SUBSYS_1_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT[12] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect contorol sleep protect disable timeout
    SUBSYS_1_2CONN_EMI_GALS_CTRL_EN_TIMEOUT[13] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    SUBSYS_1_2CONN_EMI_GALS_CTRL_TIMEOUT[15] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT[19] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_RDY[22] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect rx ready
    SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_RDY[23] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_EN[28] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect control sleep protect rx enable
    SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_EN[29] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_EN[31] - (RO) SUBSYS_1_2CONN_EMI gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_EN_MASK 0x80000000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // SUBSYS_1_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_CONN_INFRA_SUBSYS_1_2CONN_EMI_SLP_STATUS_SUBSYS_1_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL (0x18011000 + 0x500u)---

    CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN[0] - (RW) 1: force conn_infra_SUBSYS_2_2conn_emi_tx sleep protect en
                                     0: conn_infra_SUBSYS_2_2conn_emi_tx sleep protect en depends on disable control or hardware
    CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS[1] - (RW) if force en == 1'b0 (SE_EN == 1'b0)
                                     1: conn_infra_SUBSYS_2_2conn_emi_tx sleep protect disable
                                     0: conn_infra_SUBSYS_2_2conn_emi_tx  sleep protect will control by hardware
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002u                // CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS[1]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_DIS_SHFT 1u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001u                // CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN[0]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_CTRL_CFG_SUBSYS_2_2CONN_EMI_GALS_TX_SLP_PROT_SW_EN_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS (0x18011000 + 0x504u)---

    RESERVED0[11..0]             - (RO) Reserved bits
    SUBSYS_2_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT[12] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect contorol sleep protect disable timeout
    SUBSYS_2_2CONN_EMI_GALS_CTRL_EN_TIMEOUT[13] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect contorol sleep protect enable timeout
    RESERVED14[14]               - (RO) Reserved bits
    SUBSYS_2_2CONN_EMI_GALS_CTRL_TIMEOUT[15] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect contorol timeout
    RESERVED16[18..16]           - (RO) Reserved bits
    SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT[19] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect control protect ready
    RESERVED20[21..20]           - (RO) Reserved bits
    SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_RDY[22] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect rx ready
    SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_RDY[23] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect tx ready
    RESERVED24[27..24]           - (RO) Reserved bits
    SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_EN[28] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect control sleep protect rx enable
    SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_EN[29] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect control sleep protect tx enable
    RESERVED30[30]               - (RO) Reserved bits
    SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_EN[31] - (RO) SUBSYS_2_2CONN_EMI gals sleep protect control sleep protect enable

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_EN_MASK 0x80000000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_EN[31]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_EN_SHFT 31u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_EN_MASK 0x20000000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_EN[29]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_EN_SHFT 29u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_EN_MASK 0x10000000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_EN[28]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_EN_SHFT 28u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_RDY[23]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_TX_RDY_SHFT 23u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_RDY[22]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RX_RDY_SHFT 22u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT[19]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_PROT_RDY_OUT_SHFT 19u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_TIMEOUT_MASK 0x00008000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_TIMEOUT[15]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_TIMEOUT_SHFT 15u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_EN_TIMEOUT[13]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_EN_TIMEOUT_SHFT 13u
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_ADDR
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000u                // SUBSYS_2_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT[12]
#define CONN_CFG_CONN_INFRA_SUBSYS_2_2CONN_EMI_SLP_STATUS_SUBSYS_2_2CONN_EMI_GALS_CTRL_DIS_TIMEOUT_SHFT 12u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR0 (0x18011000 + 0xC00u)---

    FETCH_START_ADDR_0[19..0]    - (RW) cmdbt fetch start address 0 for top backup instruction address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_FETCH_START_ADDR_0_ADDR CONN_CFG_CMDBT_FETCH_START_ADDR0_ADDR
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_FETCH_START_ADDR_0_MASK 0x000FFFFFu                // FETCH_START_ADDR_0[19..0]
#define CONN_CFG_CMDBT_FETCH_START_ADDR0_FETCH_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_CMDBT_VERSION (0x18011000 + 0xC04u)---

    CONN_INFRA_CFG_CMDBT_VERSION[3..0] - (RW) cmdbt version in off
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CONN_INFRA_CFG_CMDBT_VERSION_CONN_INFRA_CFG_CMDBT_VERSION_ADDR CONN_CFG_CONN_INFRA_CFG_CMDBT_VERSION_ADDR
#define CONN_CFG_CONN_INFRA_CFG_CMDBT_VERSION_CONN_INFRA_CFG_CMDBT_VERSION_MASK 0x0000000Fu                // CONN_INFRA_CFG_CMDBT_VERSION[3..0]
#define CONN_CFG_CONN_INFRA_CFG_CMDBT_VERSION_CONN_INFRA_CFG_CMDBT_VERSION_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR2 (0x18011000 + 0xC10u)---

    FETCH_START_ADDR_2[19..0]    - (RW) cmdbt fetch start address 0 for top backup instruction address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CMDBT_FETCH_START_ADDR2_FETCH_START_ADDR_2_ADDR CONN_CFG_CMDBT_FETCH_START_ADDR2_ADDR
#define CONN_CFG_CMDBT_FETCH_START_ADDR2_FETCH_START_ADDR_2_MASK 0x000FFFFFu                // FETCH_START_ADDR_2[19..0]
#define CONN_CFG_CMDBT_FETCH_START_ADDR2_FETCH_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR3 (0x18011000 + 0xC14u)---

    FETCH_START_ADDR_3[19..0]    - (RW) cmdbt fetch start address 0 for top backup instruction address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CMDBT_FETCH_START_ADDR3_FETCH_START_ADDR_3_ADDR CONN_CFG_CMDBT_FETCH_START_ADDR3_ADDR
#define CONN_CFG_CMDBT_FETCH_START_ADDR3_FETCH_START_ADDR_3_MASK 0x000FFFFFu                // FETCH_START_ADDR_3[19..0]
#define CONN_CFG_CMDBT_FETCH_START_ADDR3_FETCH_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR4 (0x18011000 + 0xC18u)---

    FETCH_START_ADDR_4[19..0]    - (RW) cmdbt fetch start address 0 for top backup instruction address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CMDBT_FETCH_START_ADDR4_FETCH_START_ADDR_4_ADDR CONN_CFG_CMDBT_FETCH_START_ADDR4_ADDR
#define CONN_CFG_CMDBT_FETCH_START_ADDR4_FETCH_START_ADDR_4_MASK 0x000FFFFFu                // FETCH_START_ADDR_4[19..0]
#define CONN_CFG_CMDBT_FETCH_START_ADDR4_FETCH_START_ADDR_4_SHFT 0u

/* =====================================================================================

  ---CMDBT_FETCH_START_ADDR5 (0x18011000 + 0xC1Cu)---

    FETCH_START_ADDR_5[19..0]    - (RW) cmdbt fetch start address 0 for top backup instruction address
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_CFG_CMDBT_FETCH_START_ADDR5_FETCH_START_ADDR_5_ADDR CONN_CFG_CMDBT_FETCH_START_ADDR5_ADDR
#define CONN_CFG_CMDBT_FETCH_START_ADDR5_FETCH_START_ADDR_5_MASK 0x000FFFFFu                // FETCH_START_ADDR_5[19..0]
#define CONN_CFG_CMDBT_FETCH_START_ADDR5_FETCH_START_ADDR_5_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_CFG_REGS_H__
