// Seed: 412441059
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input tri id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    output wor id_14,
    input wire id_15,
    output wand id_16,
    input tri0 id_17,
    input wire id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    input tri id_22,
    input uwire id_23,
    inout tri0 id_24
);
endmodule
module module_1 #(
    parameter id_1  = 32'd12,
    parameter id_12 = 32'd79,
    parameter id_9  = 32'd77
) (
    input wand id_0,
    input supply1 _id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wand id_5,
    output tri1 id_6,
    inout wand id_7,
    input uwire id_8,
    input tri1 _id_9,
    input wire id_10,
    output tri1 id_11,
    output supply1 _id_12,
    input tri id_13,
    input wor id_14
);
  logic id_16[id_1 : id_12  ==  id_9];
  ;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_3,
      id_13,
      id_14,
      id_8,
      id_14,
      id_5,
      id_7,
      id_10,
      id_11,
      id_5,
      id_7,
      id_7,
      id_14,
      id_6,
      id_7,
      id_13,
      id_3,
      id_5,
      id_10,
      id_0,
      id_10,
      id_7
  );
  assign modCall_1.id_23 = 0;
endmodule
