
blink3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005eb4  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08005f74  08005f74  00006f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006330  08006330  00007330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006334  08006334  00007334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08006338  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003018  2000000c  08006344  0000800c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20003024  08006344  00008024  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000de36  00000000  00000000  00008034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003492  00000000  00000000  00015e6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000cb0  00000000  00000000  00019300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000958  00000000  00000000  00019fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00007557  00000000  00000000  0001a908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001ab9e  00000000  00000000  00021e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00078325  00000000  00000000  0003c9fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  000b4d22  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000028e8  00000000  00000000  000b4d68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000064  00000000  00000000  000b7650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005f5c 	.word	0x08005f5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005f5c 	.word	0x08005f5c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	3308      	adds	r3, #8
 800022c:	001a      	movs	r2, r3
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	2201      	movs	r2, #1
 8000236:	4252      	negs	r2, r2
 8000238:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	3308      	adds	r3, #8
 800023e:	001a      	movs	r2, r3
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3308      	adds	r3, #8
 8000248:	001a      	movs	r2, r3
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000254:	46c0      	nop			@ (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b002      	add	sp, #8
 800025a:	bd80      	pop	{r7, pc}

0800025c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	2200      	movs	r2, #0
 8000268:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	46bd      	mov	sp, r7
 800026e:	b002      	add	sp, #8
 8000270:	bd80      	pop	{r7, pc}

08000272 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000272:	b580      	push	{r7, lr}
 8000274:	b084      	sub	sp, #16
 8000276:	af00      	add	r7, sp, #0
 8000278:	6078      	str	r0, [r7, #4]
 800027a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	3301      	adds	r3, #1
 8000286:	d103      	bne.n	8000290 <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	691b      	ldr	r3, [r3, #16]
 800028c:	60fb      	str	r3, [r7, #12]
 800028e:	e00c      	b.n	80002aa <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	3308      	adds	r3, #8
 8000294:	60fb      	str	r3, [r7, #12]
 8000296:	e002      	b.n	800029e <vListInsert+0x2c>
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	60fb      	str	r3, [r7, #12]
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	685b      	ldr	r3, [r3, #4]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	68ba      	ldr	r2, [r7, #8]
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d2f6      	bcs.n	8000298 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	685a      	ldr	r2, [r3, #4]
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	685b      	ldr	r3, [r3, #4]
 80002b6:	683a      	ldr	r2, [r7, #0]
 80002b8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	683a      	ldr	r2, [r7, #0]
 80002c4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	1c5a      	adds	r2, r3, #1
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	601a      	str	r2, [r3, #0]
}
 80002d6:	46c0      	nop			@ (mov r8, r8)
 80002d8:	46bd      	mov	sp, r7
 80002da:	b004      	add	sp, #16
 80002dc:	bd80      	pop	{r7, pc}

080002de <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80002de:	b580      	push	{r7, lr}
 80002e0:	b084      	sub	sp, #16
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	691b      	ldr	r3, [r3, #16]
 80002ea:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	685b      	ldr	r3, [r3, #4]
 80002f0:	687a      	ldr	r2, [r7, #4]
 80002f2:	6892      	ldr	r2, [r2, #8]
 80002f4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	687a      	ldr	r2, [r7, #4]
 80002fc:	6852      	ldr	r2, [r2, #4]
 80002fe:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	685b      	ldr	r3, [r3, #4]
 8000304:	687a      	ldr	r2, [r7, #4]
 8000306:	429a      	cmp	r2, r3
 8000308:	d103      	bne.n	8000312 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	689a      	ldr	r2, [r3, #8]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2200      	movs	r2, #0
 8000316:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	1e5a      	subs	r2, r3, #1
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	681b      	ldr	r3, [r3, #0]
}
 8000326:	0018      	movs	r0, r3
 8000328:	46bd      	mov	sp, r7
 800032a:	b004      	add	sp, #16
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000330:	b5b0      	push	{r4, r5, r7, lr}
 8000332:	b084      	sub	sp, #16
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800033a:	2301      	movs	r3, #1
 800033c:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d106      	bne.n	8000356 <xQueueGenericReset+0x26>
 8000348:	2397      	movs	r3, #151	@ 0x97
 800034a:	005a      	lsls	r2, r3, #1
 800034c:	4b42      	ldr	r3, [pc, #264]	@ (8000458 <xQueueGenericReset+0x128>)
 800034e:	0011      	movs	r1, r2
 8000350:	0018      	movs	r0, r3
 8000352:	f004 ffed 	bl	8005330 <vAssertCalled>

    if( ( pxQueue != NULL ) &&
 8000356:	68bb      	ldr	r3, [r7, #8]
 8000358:	2b00      	cmp	r3, #0
 800035a:	d100      	bne.n	800035e <xQueueGenericReset+0x2e>
 800035c:	e06a      	b.n	8000434 <xQueueGenericReset+0x104>
        ( pxQueue->uxLength >= 1U ) &&
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8000362:	2b00      	cmp	r3, #0
 8000364:	d066      	beq.n	8000434 <xQueueGenericReset+0x104>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800036a:	68bb      	ldr	r3, [r7, #8]
 800036c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800036e:	2400      	movs	r4, #0
 8000370:	0c15      	lsrs	r5, r2, #16
 8000372:	0c19      	lsrs	r1, r3, #16
 8000374:	b2a8      	uxth	r0, r5
 8000376:	2800      	cmp	r0, #0
 8000378:	d104      	bne.n	8000384 <xQueueGenericReset+0x54>
 800037a:	b288      	uxth	r0, r1
 800037c:	2800      	cmp	r0, #0
 800037e:	d013      	beq.n	80003a8 <xQueueGenericReset+0x78>
 8000380:	1c10      	adds	r0, r2, #0
 8000382:	e004      	b.n	800038e <xQueueGenericReset+0x5e>
 8000384:	b289      	uxth	r1, r1
 8000386:	2900      	cmp	r1, #0
 8000388:	d10d      	bne.n	80003a6 <xQueueGenericReset+0x76>
 800038a:	1c29      	adds	r1, r5, #0
 800038c:	1c18      	adds	r0, r3, #0
 800038e:	b292      	uxth	r2, r2
 8000390:	b29b      	uxth	r3, r3
 8000392:	435a      	muls	r2, r3
 8000394:	b283      	uxth	r3, r0
 8000396:	b289      	uxth	r1, r1
 8000398:	434b      	muls	r3, r1
 800039a:	0c12      	lsrs	r2, r2, #16
 800039c:	189b      	adds	r3, r3, r2
 800039e:	141b      	asrs	r3, r3, #16
 80003a0:	b29b      	uxth	r3, r3
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d000      	beq.n	80003a8 <xQueueGenericReset+0x78>
 80003a6:	2401      	movs	r4, #1
 80003a8:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 80003aa:	d143      	bne.n	8000434 <xQueueGenericReset+0x104>
    {
        taskENTER_CRITICAL();
 80003ac:	f002 fcb8 	bl	8002d20 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	681a      	ldr	r2, [r3, #0]
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003bc:	434b      	muls	r3, r1
 80003be:	18d2      	adds	r2, r2, r3
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	2200      	movs	r2, #0
 80003c8:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80003ca:	68bb      	ldr	r3, [r7, #8]
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	68bb      	ldr	r3, [r7, #8]
 80003d0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80003d2:	68bb      	ldr	r3, [r7, #8]
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	68bb      	ldr	r3, [r7, #8]
 80003d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80003da:	1e59      	subs	r1, r3, #1
 80003dc:	68bb      	ldr	r3, [r7, #8]
 80003de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003e0:	434b      	muls	r3, r1
 80003e2:	18d2      	adds	r2, r2, r3
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80003e8:	68bb      	ldr	r3, [r7, #8]
 80003ea:	2244      	movs	r2, #68	@ 0x44
 80003ec:	21ff      	movs	r1, #255	@ 0xff
 80003ee:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 80003f0:	68bb      	ldr	r3, [r7, #8]
 80003f2:	2245      	movs	r2, #69	@ 0x45
 80003f4:	21ff      	movs	r1, #255	@ 0xff
 80003f6:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d10d      	bne.n	800041a <xQueueGenericReset+0xea>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80003fe:	68bb      	ldr	r3, [r7, #8]
 8000400:	691b      	ldr	r3, [r3, #16]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d013      	beq.n	800042e <xQueueGenericReset+0xfe>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	3310      	adds	r3, #16
 800040a:	0018      	movs	r0, r3
 800040c:	f001 fd56 	bl	8001ebc <xTaskRemoveFromEventList>
 8000410:	1e03      	subs	r3, r0, #0
 8000412:	d00c      	beq.n	800042e <xQueueGenericReset+0xfe>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000414:	f002 fc74 	bl	8002d00 <vPortYield>
 8000418:	e009      	b.n	800042e <xQueueGenericReset+0xfe>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	3310      	adds	r3, #16
 800041e:	0018      	movs	r0, r3
 8000420:	f7ff fefe 	bl	8000220 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	3324      	adds	r3, #36	@ 0x24
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff fef9 	bl	8000220 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800042e:	f002 fc89 	bl	8002d44 <vPortExitCritical>
 8000432:	e001      	b.n	8000438 <xQueueGenericReset+0x108>
    }
    else
    {
        xReturn = pdFAIL;
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d107      	bne.n	800044e <xQueueGenericReset+0x11e>
 800043e:	2364      	movs	r3, #100	@ 0x64
 8000440:	33ff      	adds	r3, #255	@ 0xff
 8000442:	001a      	movs	r2, r3
 8000444:	4b04      	ldr	r3, [pc, #16]	@ (8000458 <xQueueGenericReset+0x128>)
 8000446:	0011      	movs	r1, r2
 8000448:	0018      	movs	r0, r3
 800044a:	f004 ff71 	bl	8005330 <vAssertCalled>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800044e:	68fb      	ldr	r3, [r7, #12]
}
 8000450:	0018      	movs	r0, r3
 8000452:	46bd      	mov	sp, r7
 8000454:	b004      	add	sp, #16
 8000456:	bdb0      	pop	{r4, r5, r7, pc}
 8000458:	08005f74 	.word	0x08005f74

0800045c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800045c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045e:	b08b      	sub	sp, #44	@ 0x2c
 8000460:	af02      	add	r7, sp, #8
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	1dfb      	adds	r3, r7, #7
 8000468:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 800046a:	2300      	movs	r3, #0
 800046c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d100      	bne.n	8000476 <xQueueGenericCreate+0x1a>
 8000474:	e06d      	b.n	8000552 <xQueueGenericCreate+0xf6>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000476:	2000      	movs	r0, #0
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	0c19      	lsrs	r1, r3, #16
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	1c1e      	adds	r6, r3, #0
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	0c1b      	lsrs	r3, r3, #16
 8000484:	68fa      	ldr	r2, [r7, #12]
 8000486:	1c15      	adds	r5, r2, #0
 8000488:	b28a      	uxth	r2, r1
 800048a:	2a00      	cmp	r2, #0
 800048c:	d105      	bne.n	800049a <xQueueGenericCreate+0x3e>
 800048e:	b29a      	uxth	r2, r3
 8000490:	2a00      	cmp	r2, #0
 8000492:	d013      	beq.n	80004bc <xQueueGenericCreate+0x60>
 8000494:	1c19      	adds	r1, r3, #0
 8000496:	1c34      	adds	r4, r6, #0
 8000498:	e003      	b.n	80004a2 <xQueueGenericCreate+0x46>
 800049a:	b29b      	uxth	r3, r3
 800049c:	2b00      	cmp	r3, #0
 800049e:	d10c      	bne.n	80004ba <xQueueGenericCreate+0x5e>
 80004a0:	1c2c      	adds	r4, r5, #0
 80004a2:	b2b3      	uxth	r3, r6
 80004a4:	b2aa      	uxth	r2, r5
 80004a6:	435a      	muls	r2, r3
 80004a8:	b2a3      	uxth	r3, r4
 80004aa:	b289      	uxth	r1, r1
 80004ac:	434b      	muls	r3, r1
 80004ae:	0c12      	lsrs	r2, r2, #16
 80004b0:	189b      	adds	r3, r3, r2
 80004b2:	141b      	asrs	r3, r3, #16
 80004b4:	b29b      	uxth	r3, r3
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d000      	beq.n	80004bc <xQueueGenericCreate+0x60>
 80004ba:	2001      	movs	r0, #1
 80004bc:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80004be:	d148      	bne.n	8000552 <xQueueGenericCreate+0xf6>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	68ba      	ldr	r2, [r7, #8]
 80004c4:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80004c6:	3351      	adds	r3, #81	@ 0x51
 80004c8:	d843      	bhi.n	8000552 <xQueueGenericCreate+0xf6>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	68ba      	ldr	r2, [r7, #8]
 80004ce:	4353      	muls	r3, r2
 80004d0:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80004d2:	69bb      	ldr	r3, [r7, #24]
 80004d4:	3350      	adds	r3, #80	@ 0x50
 80004d6:	0018      	movs	r0, r3
 80004d8:	f002 fcc2 	bl	8002e60 <pvPortMalloc>
 80004dc:	0003      	movs	r3, r0
 80004de:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 80004e0:	69fb      	ldr	r3, [r7, #28]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d00f      	beq.n	8000506 <xQueueGenericCreate+0xaa>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80004e6:	69fb      	ldr	r3, [r7, #28]
 80004e8:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	3350      	adds	r3, #80	@ 0x50
 80004ee:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80004f0:	1dfb      	adds	r3, r7, #7
 80004f2:	781c      	ldrb	r4, [r3, #0]
 80004f4:	697a      	ldr	r2, [r7, #20]
 80004f6:	68b9      	ldr	r1, [r7, #8]
 80004f8:	68f8      	ldr	r0, [r7, #12]
 80004fa:	69fb      	ldr	r3, [r7, #28]
 80004fc:	9300      	str	r3, [sp, #0]
 80004fe:	0023      	movs	r3, r4
 8000500:	f000 f83a 	bl	8000578 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000504:	e030      	b.n	8000568 <xQueueGenericCreate+0x10c>
            }
            else
            {
                traceQUEUE_CREATE_FAILED( ucQueueType );
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b04      	cmp	r3, #4
 800050c:	d01b      	beq.n	8000546 <xQueueGenericCreate+0xea>
 800050e:	dc2b      	bgt.n	8000568 <xQueueGenericCreate+0x10c>
 8000510:	2b03      	cmp	r3, #3
 8000512:	d00c      	beq.n	800052e <xQueueGenericCreate+0xd2>
 8000514:	dc28      	bgt.n	8000568 <xQueueGenericCreate+0x10c>
 8000516:	2b00      	cmp	r3, #0
 8000518:	d002      	beq.n	8000520 <xQueueGenericCreate+0xc4>
 800051a:	2b01      	cmp	r3, #1
 800051c:	d00d      	beq.n	800053a <xQueueGenericCreate+0xde>
            if( pxNewQueue != NULL )
 800051e:	e023      	b.n	8000568 <xQueueGenericCreate+0x10c>
                traceQUEUE_CREATE_FAILED( ucQueueType );
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	2041      	movs	r0, #65	@ 0x41
 8000528:	f003 fc72 	bl	8003e10 <xTraceEventCreate2>
 800052c:	e010      	b.n	8000550 <xQueueGenericCreate+0xf4>
 800052e:	2200      	movs	r2, #0
 8000530:	2100      	movs	r1, #0
 8000532:	2042      	movs	r0, #66	@ 0x42
 8000534:	f003 fc6c 	bl	8003e10 <xTraceEventCreate2>
 8000538:	e00a      	b.n	8000550 <xQueueGenericCreate+0xf4>
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	2043      	movs	r0, #67	@ 0x43
 8000540:	f003 fc66 	bl	8003e10 <xTraceEventCreate2>
 8000544:	e004      	b.n	8000550 <xQueueGenericCreate+0xf4>
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	2047      	movs	r0, #71	@ 0x47
 800054c:	f003 fc60 	bl	8003e10 <xTraceEventCreate2>
            if( pxNewQueue != NULL )
 8000550:	e00a      	b.n	8000568 <xQueueGenericCreate+0x10c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d108      	bne.n	800056a <xQueueGenericCreate+0x10e>
 8000558:	23f2      	movs	r3, #242	@ 0xf2
 800055a:	005a      	lsls	r2, r3, #1
 800055c:	4b05      	ldr	r3, [pc, #20]	@ (8000574 <xQueueGenericCreate+0x118>)
 800055e:	0011      	movs	r1, r2
 8000560:	0018      	movs	r0, r3
 8000562:	f004 fee5 	bl	8005330 <vAssertCalled>
 8000566:	e000      	b.n	800056a <xQueueGenericCreate+0x10e>
            if( pxNewQueue != NULL )
 8000568:	46c0      	nop			@ (mov r8, r8)
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800056a:	69fb      	ldr	r3, [r7, #28]
    }
 800056c:	0018      	movs	r0, r3
 800056e:	46bd      	mov	sp, r7
 8000570:	b009      	add	sp, #36	@ 0x24
 8000572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000574:	08005f74 	.word	0x08005f74

08000578 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	60b9      	str	r1, [r7, #8]
 8000582:	607a      	str	r2, [r7, #4]
 8000584:	001a      	movs	r2, r3
 8000586:	1cfb      	adds	r3, r7, #3
 8000588:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d103      	bne.n	8000598 <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000590:	69bb      	ldr	r3, [r7, #24]
 8000592:	69ba      	ldr	r2, [r7, #24]
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	e002      	b.n	800059e <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000598:	69bb      	ldr	r3, [r7, #24]
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800059e:	69bb      	ldr	r3, [r7, #24]
 80005a0:	68fa      	ldr	r2, [r7, #12]
 80005a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80005a4:	69bb      	ldr	r3, [r7, #24]
 80005a6:	68ba      	ldr	r2, [r7, #8]
 80005a8:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80005aa:	69bb      	ldr	r3, [r7, #24]
 80005ac:	2101      	movs	r1, #1
 80005ae:	0018      	movs	r0, r3
 80005b0:	f7ff febe 	bl	8000330 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80005b4:	69bb      	ldr	r3, [r7, #24]
 80005b6:	1cfa      	adds	r2, r7, #3
 80005b8:	214c      	movs	r1, #76	@ 0x4c
 80005ba:	7812      	ldrb	r2, [r2, #0]
 80005bc:	545a      	strb	r2, [r3, r1]
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80005be:	69bb      	ldr	r3, [r7, #24]
 80005c0:	224c      	movs	r2, #76	@ 0x4c
 80005c2:	5c9b      	ldrb	r3, [r3, r2]
 80005c4:	2b04      	cmp	r3, #4
 80005c6:	d01d      	beq.n	8000604 <prvInitialiseNewQueue+0x8c>
 80005c8:	dc22      	bgt.n	8000610 <prvInitialiseNewQueue+0x98>
 80005ca:	2b03      	cmp	r3, #3
 80005cc:	d00c      	beq.n	80005e8 <prvInitialiseNewQueue+0x70>
 80005ce:	dc1f      	bgt.n	8000610 <prvInitialiseNewQueue+0x98>
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d002      	beq.n	80005da <prvInitialiseNewQueue+0x62>
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d00e      	beq.n	80005f6 <prvInitialiseNewQueue+0x7e>
}
 80005d8:	e01a      	b.n	8000610 <prvInitialiseNewQueue+0x98>
    traceQUEUE_CREATE( pxNewQueue );
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 80005de:	69b9      	ldr	r1, [r7, #24]
 80005e0:	2011      	movs	r0, #17
 80005e2:	f004 f90d 	bl	8004800 <xTraceObjectRegisterWithoutHandle>
 80005e6:	e013      	b.n	8000610 <prvInitialiseNewQueue+0x98>
 80005e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 80005ea:	69b9      	ldr	r1, [r7, #24]
 80005ec:	2300      	movs	r3, #0
 80005ee:	2012      	movs	r0, #18
 80005f0:	f004 f906 	bl	8004800 <xTraceObjectRegisterWithoutHandle>
 80005f4:	e00c      	b.n	8000610 <prvInitialiseNewQueue+0x98>
 80005f6:	4a08      	ldr	r2, [pc, #32]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 80005f8:	69b9      	ldr	r1, [r7, #24]
 80005fa:	2300      	movs	r3, #0
 80005fc:	2013      	movs	r0, #19
 80005fe:	f004 f8ff 	bl	8004800 <xTraceObjectRegisterWithoutHandle>
 8000602:	e005      	b.n	8000610 <prvInitialiseNewQueue+0x98>
 8000604:	4a04      	ldr	r2, [pc, #16]	@ (8000618 <prvInitialiseNewQueue+0xa0>)
 8000606:	69b9      	ldr	r1, [r7, #24]
 8000608:	2300      	movs	r3, #0
 800060a:	2017      	movs	r0, #23
 800060c:	f004 f8f8 	bl	8004800 <xTraceObjectRegisterWithoutHandle>
}
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b004      	add	sp, #16
 8000616:	bd80      	pop	{r7, pc}
 8000618:	08005f88 	.word	0x08005f88

0800061c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08a      	sub	sp, #40	@ 0x28
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
 8000628:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800062a:	2300      	movs	r3, #0
 800062c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	623b      	str	r3, [r7, #32]

    configASSERT( pxQueue );
 8000632:	6a3b      	ldr	r3, [r7, #32]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d106      	bne.n	8000646 <xQueueGenericSend+0x2a>
 8000638:	23d3      	movs	r3, #211	@ 0xd3
 800063a:	009a      	lsls	r2, r3, #2
 800063c:	4bb3      	ldr	r3, [pc, #716]	@ (800090c <xQueueGenericSend+0x2f0>)
 800063e:	0011      	movs	r1, r2
 8000640:	0018      	movs	r0, r3
 8000642:	f004 fe75 	bl	8005330 <vAssertCalled>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d103      	bne.n	8000654 <xQueueGenericSend+0x38>
 800064c:	6a3b      	ldr	r3, [r7, #32]
 800064e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000650:	2b00      	cmp	r3, #0
 8000652:	d101      	bne.n	8000658 <xQueueGenericSend+0x3c>
 8000654:	2301      	movs	r3, #1
 8000656:	e000      	b.n	800065a <xQueueGenericSend+0x3e>
 8000658:	2300      	movs	r3, #0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d105      	bne.n	800066a <xQueueGenericSend+0x4e>
 800065e:	4aac      	ldr	r2, [pc, #688]	@ (8000910 <xQueueGenericSend+0x2f4>)
 8000660:	4baa      	ldr	r3, [pc, #680]	@ (800090c <xQueueGenericSend+0x2f0>)
 8000662:	0011      	movs	r1, r2
 8000664:	0018      	movs	r0, r3
 8000666:	f004 fe63 	bl	8005330 <vAssertCalled>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	2b02      	cmp	r3, #2
 800066e:	d103      	bne.n	8000678 <xQueueGenericSend+0x5c>
 8000670:	6a3b      	ldr	r3, [r7, #32]
 8000672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000674:	2b01      	cmp	r3, #1
 8000676:	d101      	bne.n	800067c <xQueueGenericSend+0x60>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <xQueueGenericSend+0x62>
 800067c:	2300      	movs	r3, #0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d105      	bne.n	800068e <xQueueGenericSend+0x72>
 8000682:	4aa4      	ldr	r2, [pc, #656]	@ (8000914 <xQueueGenericSend+0x2f8>)
 8000684:	4ba1      	ldr	r3, [pc, #644]	@ (800090c <xQueueGenericSend+0x2f0>)
 8000686:	0011      	movs	r1, r2
 8000688:	0018      	movs	r0, r3
 800068a:	f004 fe51 	bl	8005330 <vAssertCalled>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800068e:	f001 fdcd 	bl	800222c <xTaskGetSchedulerState>
 8000692:	1e03      	subs	r3, r0, #0
 8000694:	d102      	bne.n	800069c <xQueueGenericSend+0x80>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d101      	bne.n	80006a0 <xQueueGenericSend+0x84>
 800069c:	2301      	movs	r3, #1
 800069e:	e000      	b.n	80006a2 <xQueueGenericSend+0x86>
 80006a0:	2300      	movs	r3, #0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d105      	bne.n	80006b2 <xQueueGenericSend+0x96>
 80006a6:	4a9c      	ldr	r2, [pc, #624]	@ (8000918 <xQueueGenericSend+0x2fc>)
 80006a8:	4b98      	ldr	r3, [pc, #608]	@ (800090c <xQueueGenericSend+0x2f0>)
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f004 fe3f 	bl	8005330 <vAssertCalled>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80006b2:	f002 fb35 	bl	8002d20 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80006b6:	6a3b      	ldr	r3, [r7, #32]
 80006b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80006ba:	6a3b      	ldr	r3, [r7, #32]
 80006bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006be:	429a      	cmp	r2, r3
 80006c0:	d302      	bcc.n	80006c8 <xQueueGenericSend+0xac>
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	d14f      	bne.n	8000768 <xQueueGenericSend+0x14c>
            {
                traceQUEUE_SEND( pxQueue );
 80006c8:	6a3b      	ldr	r3, [r7, #32]
 80006ca:	224c      	movs	r2, #76	@ 0x4c
 80006cc:	5c9b      	ldrb	r3, [r3, r2]
 80006ce:	2b04      	cmp	r3, #4
 80006d0:	d026      	beq.n	8000720 <xQueueGenericSend+0x104>
 80006d2:	dc2a      	bgt.n	800072a <xQueueGenericSend+0x10e>
 80006d4:	2b03      	cmp	r3, #3
 80006d6:	dc28      	bgt.n	800072a <xQueueGenericSend+0x10e>
 80006d8:	2b02      	cmp	r3, #2
 80006da:	da12      	bge.n	8000702 <xQueueGenericSend+0xe6>
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d002      	beq.n	80006e6 <xQueueGenericSend+0xca>
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d017      	beq.n	8000714 <xQueueGenericSend+0xf8>
 80006e4:	e021      	b.n	800072a <xQueueGenericSend+0x10e>
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d101      	bne.n	80006f0 <xQueueGenericSend+0xd4>
 80006ec:	2050      	movs	r0, #80	@ 0x50
 80006ee:	e000      	b.n	80006f2 <xQueueGenericSend+0xd6>
 80006f0:	20c0      	movs	r0, #192	@ 0xc0
 80006f2:	6a39      	ldr	r1, [r7, #32]
 80006f4:	6a3b      	ldr	r3, [r7, #32]
 80006f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006f8:	3301      	adds	r3, #1
 80006fa:	001a      	movs	r2, r3
 80006fc:	f003 fb88 	bl	8003e10 <xTraceEventCreate2>
 8000700:	e013      	b.n	800072a <xQueueGenericSend+0x10e>
 8000702:	6a39      	ldr	r1, [r7, #32]
 8000704:	6a3b      	ldr	r3, [r7, #32]
 8000706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000708:	3301      	adds	r3, #1
 800070a:	001a      	movs	r2, r3
 800070c:	2051      	movs	r0, #81	@ 0x51
 800070e:	f003 fb7f 	bl	8003e10 <xTraceEventCreate2>
 8000712:	e00a      	b.n	800072a <xQueueGenericSend+0x10e>
 8000714:	6a3b      	ldr	r3, [r7, #32]
 8000716:	0019      	movs	r1, r3
 8000718:	2052      	movs	r0, #82	@ 0x52
 800071a:	f003 fb01 	bl	8003d20 <xTraceEventCreate1>
 800071e:	e004      	b.n	800072a <xQueueGenericSend+0x10e>
 8000720:	6a3b      	ldr	r3, [r7, #32]
 8000722:	0019      	movs	r1, r3
 8000724:	20c5      	movs	r0, #197	@ 0xc5
 8000726:	f003 fafb 	bl	8003d20 <xTraceEventCreate1>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	68b9      	ldr	r1, [r7, #8]
 800072e:	6a3b      	ldr	r3, [r7, #32]
 8000730:	0018      	movs	r0, r3
 8000732:	f000 fd0d 	bl	8001150 <prvCopyDataToQueue>
 8000736:	0003      	movs	r3, r0
 8000738:	61fb      	str	r3, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800073a:	6a3b      	ldr	r3, [r7, #32]
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	2b00      	cmp	r3, #0
 8000740:	d009      	beq.n	8000756 <xQueueGenericSend+0x13a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000742:	6a3b      	ldr	r3, [r7, #32]
 8000744:	3324      	adds	r3, #36	@ 0x24
 8000746:	0018      	movs	r0, r3
 8000748:	f001 fbb8 	bl	8001ebc <xTaskRemoveFromEventList>
 800074c:	1e03      	subs	r3, r0, #0
 800074e:	d007      	beq.n	8000760 <xQueueGenericSend+0x144>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8000750:	f002 fad6 	bl	8002d00 <vPortYield>
 8000754:	e004      	b.n	8000760 <xQueueGenericSend+0x144>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <xQueueGenericSend+0x144>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800075c:	f002 fad0 	bl	8002d00 <vPortYield>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8000760:	f002 faf0 	bl	8002d44 <vPortExitCritical>
                return pdPASS;
 8000764:	2301      	movs	r3, #1
 8000766:	e0df      	b.n	8000928 <xQueueGenericSend+0x30c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d12c      	bne.n	80007c8 <xQueueGenericSend+0x1ac>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800076e:	f002 fae9 	bl	8002d44 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8000772:	6a3b      	ldr	r3, [r7, #32]
 8000774:	224c      	movs	r2, #76	@ 0x4c
 8000776:	5c9b      	ldrb	r3, [r3, r2]
 8000778:	2b04      	cmp	r3, #4
 800077a:	d01e      	beq.n	80007ba <xQueueGenericSend+0x19e>
 800077c:	dc22      	bgt.n	80007c4 <xQueueGenericSend+0x1a8>
 800077e:	2b03      	cmp	r3, #3
 8000780:	dc20      	bgt.n	80007c4 <xQueueGenericSend+0x1a8>
 8000782:	2b02      	cmp	r3, #2
 8000784:	da11      	bge.n	80007aa <xQueueGenericSend+0x18e>
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <xQueueGenericSend+0x174>
 800078a:	2b01      	cmp	r3, #1
 800078c:	d015      	beq.n	80007ba <xQueueGenericSend+0x19e>
 800078e:	e019      	b.n	80007c4 <xQueueGenericSend+0x1a8>
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d101      	bne.n	800079a <xQueueGenericSend+0x17e>
 8000796:	2053      	movs	r0, #83	@ 0x53
 8000798:	e000      	b.n	800079c <xQueueGenericSend+0x180>
 800079a:	20c1      	movs	r0, #193	@ 0xc1
 800079c:	6a39      	ldr	r1, [r7, #32]
 800079e:	6a3b      	ldr	r3, [r7, #32]
 80007a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007a2:	001a      	movs	r2, r3
 80007a4:	f003 fb34 	bl	8003e10 <xTraceEventCreate2>
 80007a8:	e00c      	b.n	80007c4 <xQueueGenericSend+0x1a8>
 80007aa:	6a39      	ldr	r1, [r7, #32]
 80007ac:	6a3b      	ldr	r3, [r7, #32]
 80007ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007b0:	001a      	movs	r2, r3
 80007b2:	2054      	movs	r0, #84	@ 0x54
 80007b4:	f003 fb2c 	bl	8003e10 <xTraceEventCreate2>
 80007b8:	e004      	b.n	80007c4 <xQueueGenericSend+0x1a8>
 80007ba:	6a3b      	ldr	r3, [r7, #32]
 80007bc:	0019      	movs	r1, r3
 80007be:	2055      	movs	r0, #85	@ 0x55
 80007c0:	f003 faae 	bl	8003d20 <xTraceEventCreate1>
                    return errQUEUE_FULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	e0af      	b.n	8000928 <xQueueGenericSend+0x30c>
                }
                else if( xEntryTimeSet == pdFALSE )
 80007c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d106      	bne.n	80007dc <xQueueGenericSend+0x1c0>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80007ce:	2314      	movs	r3, #20
 80007d0:	18fb      	adds	r3, r7, r3
 80007d2:	0018      	movs	r0, r3
 80007d4:	f001 fc4a 	bl	800206c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80007d8:	2301      	movs	r3, #1
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80007dc:	f002 fab2 	bl	8002d44 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80007e0:	f001 f85e 	bl	80018a0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80007e4:	f002 fa9c 	bl	8002d20 <vPortEnterCritical>
 80007e8:	6a3b      	ldr	r3, [r7, #32]
 80007ea:	2244      	movs	r2, #68	@ 0x44
 80007ec:	5c9b      	ldrb	r3, [r3, r2]
 80007ee:	b25b      	sxtb	r3, r3
 80007f0:	3301      	adds	r3, #1
 80007f2:	d103      	bne.n	80007fc <xQueueGenericSend+0x1e0>
 80007f4:	6a3b      	ldr	r3, [r7, #32]
 80007f6:	2244      	movs	r2, #68	@ 0x44
 80007f8:	2100      	movs	r1, #0
 80007fa:	5499      	strb	r1, [r3, r2]
 80007fc:	6a3b      	ldr	r3, [r7, #32]
 80007fe:	2245      	movs	r2, #69	@ 0x45
 8000800:	5c9b      	ldrb	r3, [r3, r2]
 8000802:	b25b      	sxtb	r3, r3
 8000804:	3301      	adds	r3, #1
 8000806:	d103      	bne.n	8000810 <xQueueGenericSend+0x1f4>
 8000808:	6a3b      	ldr	r3, [r7, #32]
 800080a:	2245      	movs	r2, #69	@ 0x45
 800080c:	2100      	movs	r1, #0
 800080e:	5499      	strb	r1, [r3, r2]
 8000810:	f002 fa98 	bl	8002d44 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000814:	1d3a      	adds	r2, r7, #4
 8000816:	2314      	movs	r3, #20
 8000818:	18fb      	adds	r3, r7, r3
 800081a:	0011      	movs	r1, r2
 800081c:	0018      	movs	r0, r3
 800081e:	f001 fc39 	bl	8002094 <xTaskCheckForTimeOut>
 8000822:	1e03      	subs	r3, r0, #0
 8000824:	d148      	bne.n	80008b8 <xQueueGenericSend+0x29c>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000826:	6a3b      	ldr	r3, [r7, #32]
 8000828:	0018      	movs	r0, r3
 800082a:	f000 fd96 	bl	800135a <prvIsQueueFull>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d03b      	beq.n	80008aa <xQueueGenericSend+0x28e>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 8000832:	6a3b      	ldr	r3, [r7, #32]
 8000834:	224c      	movs	r2, #76	@ 0x4c
 8000836:	5c9b      	ldrb	r3, [r3, r2]
 8000838:	2b04      	cmp	r3, #4
 800083a:	d01e      	beq.n	800087a <xQueueGenericSend+0x25e>
 800083c:	dc22      	bgt.n	8000884 <xQueueGenericSend+0x268>
 800083e:	2b03      	cmp	r3, #3
 8000840:	dc20      	bgt.n	8000884 <xQueueGenericSend+0x268>
 8000842:	2b02      	cmp	r3, #2
 8000844:	da11      	bge.n	800086a <xQueueGenericSend+0x24e>
 8000846:	2b00      	cmp	r3, #0
 8000848:	d002      	beq.n	8000850 <xQueueGenericSend+0x234>
 800084a:	2b01      	cmp	r3, #1
 800084c:	d015      	beq.n	800087a <xQueueGenericSend+0x25e>
 800084e:	e019      	b.n	8000884 <xQueueGenericSend+0x268>
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d101      	bne.n	800085a <xQueueGenericSend+0x23e>
 8000856:	2056      	movs	r0, #86	@ 0x56
 8000858:	e000      	b.n	800085c <xQueueGenericSend+0x240>
 800085a:	20c2      	movs	r0, #194	@ 0xc2
 800085c:	6a39      	ldr	r1, [r7, #32]
 800085e:	6a3b      	ldr	r3, [r7, #32]
 8000860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000862:	001a      	movs	r2, r3
 8000864:	f003 fad4 	bl	8003e10 <xTraceEventCreate2>
 8000868:	e00c      	b.n	8000884 <xQueueGenericSend+0x268>
 800086a:	6a39      	ldr	r1, [r7, #32]
 800086c:	6a3b      	ldr	r3, [r7, #32]
 800086e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000870:	001a      	movs	r2, r3
 8000872:	2057      	movs	r0, #87	@ 0x57
 8000874:	f003 facc 	bl	8003e10 <xTraceEventCreate2>
 8000878:	e004      	b.n	8000884 <xQueueGenericSend+0x268>
 800087a:	6a3b      	ldr	r3, [r7, #32]
 800087c:	0019      	movs	r1, r3
 800087e:	2058      	movs	r0, #88	@ 0x58
 8000880:	f003 fa4e 	bl	8003d20 <xTraceEventCreate1>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000884:	6a3b      	ldr	r3, [r7, #32]
 8000886:	3310      	adds	r3, #16
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	0011      	movs	r1, r2
 800088c:	0018      	movs	r0, r3
 800088e:	f001 fa9f 	bl	8001dd0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000892:	6a3b      	ldr	r3, [r7, #32]
 8000894:	0018      	movs	r0, r3
 8000896:	f000 fcec 	bl	8001272 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800089a:	f001 f80d 	bl	80018b8 <xTaskResumeAll>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d000      	beq.n	80008a4 <xQueueGenericSend+0x288>
 80008a2:	e706      	b.n	80006b2 <xQueueGenericSend+0x96>
                {
                    portYIELD_WITHIN_API();
 80008a4:	f002 fa2c 	bl	8002d00 <vPortYield>
 80008a8:	e703      	b.n	80006b2 <xQueueGenericSend+0x96>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80008aa:	6a3b      	ldr	r3, [r7, #32]
 80008ac:	0018      	movs	r0, r3
 80008ae:	f000 fce0 	bl	8001272 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80008b2:	f001 f801 	bl	80018b8 <xTaskResumeAll>
 80008b6:	e6fc      	b.n	80006b2 <xQueueGenericSend+0x96>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80008b8:	6a3b      	ldr	r3, [r7, #32]
 80008ba:	0018      	movs	r0, r3
 80008bc:	f000 fcd9 	bl	8001272 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80008c0:	f000 fffa 	bl	80018b8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80008c4:	6a3b      	ldr	r3, [r7, #32]
 80008c6:	224c      	movs	r2, #76	@ 0x4c
 80008c8:	5c9b      	ldrb	r3, [r3, r2]
 80008ca:	2b04      	cmp	r3, #4
 80008cc:	d026      	beq.n	800091c <xQueueGenericSend+0x300>
 80008ce:	dc2a      	bgt.n	8000926 <xQueueGenericSend+0x30a>
 80008d0:	2b03      	cmp	r3, #3
 80008d2:	dc28      	bgt.n	8000926 <xQueueGenericSend+0x30a>
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	da11      	bge.n	80008fc <xQueueGenericSend+0x2e0>
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d002      	beq.n	80008e2 <xQueueGenericSend+0x2c6>
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d01d      	beq.n	800091c <xQueueGenericSend+0x300>
 80008e0:	e021      	b.n	8000926 <xQueueGenericSend+0x30a>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d101      	bne.n	80008ec <xQueueGenericSend+0x2d0>
 80008e8:	2053      	movs	r0, #83	@ 0x53
 80008ea:	e000      	b.n	80008ee <xQueueGenericSend+0x2d2>
 80008ec:	20c1      	movs	r0, #193	@ 0xc1
 80008ee:	6a39      	ldr	r1, [r7, #32]
 80008f0:	6a3b      	ldr	r3, [r7, #32]
 80008f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008f4:	001a      	movs	r2, r3
 80008f6:	f003 fa8b 	bl	8003e10 <xTraceEventCreate2>
 80008fa:	e014      	b.n	8000926 <xQueueGenericSend+0x30a>
 80008fc:	6a39      	ldr	r1, [r7, #32]
 80008fe:	6a3b      	ldr	r3, [r7, #32]
 8000900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000902:	001a      	movs	r2, r3
 8000904:	2054      	movs	r0, #84	@ 0x54
 8000906:	f003 fa83 	bl	8003e10 <xTraceEventCreate2>
 800090a:	e00c      	b.n	8000926 <xQueueGenericSend+0x30a>
 800090c:	08005f74 	.word	0x08005f74
 8000910:	0000034d 	.word	0x0000034d
 8000914:	0000034e 	.word	0x0000034e
 8000918:	00000351 	.word	0x00000351
 800091c:	6a3b      	ldr	r3, [r7, #32]
 800091e:	0019      	movs	r1, r3
 8000920:	2055      	movs	r0, #85	@ 0x55
 8000922:	f003 f9fd 	bl	8003d20 <xTraceEventCreate1>
            return errQUEUE_FULL;
 8000926:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8000928:	0018      	movs	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	b00a      	add	sp, #40	@ 0x28
 800092e:	bd80      	pop	{r7, pc}

08000930 <xQueueGiveFromISR>:

    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
 800093a:	6839      	ldr	r1, [r7, #0]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	2200      	movs	r2, #0
 8000940:	0018      	movs	r0, r3
 8000942:	f000 f805 	bl	8000950 <MyWrapper_xQueueGiveFromISR>
 8000946:	0003      	movs	r3, r0
 8000948:	0018      	movs	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	b002      	add	sp, #8
 800094e:	bd80      	pop	{r7, pc}

08000950 <MyWrapper_xQueueGiveFromISR>:
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	623b      	str	r3, [r7, #32]
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8000960:	6a3b      	ldr	r3, [r7, #32]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d105      	bne.n	8000972 <MyWrapper_xQueueGiveFromISR+0x22>
 8000966:	4a5e      	ldr	r2, [pc, #376]	@ (8000ae0 <MyWrapper_xQueueGiveFromISR+0x190>)
 8000968:	4b5e      	ldr	r3, [pc, #376]	@ (8000ae4 <MyWrapper_xQueueGiveFromISR+0x194>)
 800096a:	0011      	movs	r1, r2
 800096c:	0018      	movs	r0, r3
 800096e:	f004 fcdf 	bl	8005330 <vAssertCalled>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8000972:	6a3b      	ldr	r3, [r7, #32]
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	2b00      	cmp	r3, #0
 8000978:	d005      	beq.n	8000986 <MyWrapper_xQueueGiveFromISR+0x36>
 800097a:	4a5b      	ldr	r2, [pc, #364]	@ (8000ae8 <MyWrapper_xQueueGiveFromISR+0x198>)
 800097c:	4b59      	ldr	r3, [pc, #356]	@ (8000ae4 <MyWrapper_xQueueGiveFromISR+0x194>)
 800097e:	0011      	movs	r1, r2
 8000980:	0018      	movs	r0, r3
 8000982:	f004 fcd5 	bl	8005330 <vAssertCalled>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8000986:	6a3b      	ldr	r3, [r7, #32]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d103      	bne.n	8000996 <MyWrapper_xQueueGiveFromISR+0x46>
 800098e:	6a3b      	ldr	r3, [r7, #32]
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d101      	bne.n	800099a <MyWrapper_xQueueGiveFromISR+0x4a>
 8000996:	2301      	movs	r3, #1
 8000998:	e000      	b.n	800099c <MyWrapper_xQueueGiveFromISR+0x4c>
 800099a:	2300      	movs	r3, #0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d105      	bne.n	80009ac <MyWrapper_xQueueGiveFromISR+0x5c>
 80009a0:	4a52      	ldr	r2, [pc, #328]	@ (8000aec <MyWrapper_xQueueGiveFromISR+0x19c>)
 80009a2:	4b50      	ldr	r3, [pc, #320]	@ (8000ae4 <MyWrapper_xQueueGiveFromISR+0x194>)
 80009a4:	0011      	movs	r1, r2
 80009a6:	0018      	movs	r0, r3
 80009a8:	f004 fcc2 	bl	8005330 <vAssertCalled>
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80009ac:	f002 f9ea 	bl	8002d84 <ulSetInterruptMaskFromISR>
 80009b0:	0003      	movs	r3, r0
 80009b2:	61fb      	str	r3, [r7, #28]
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80009b4:	6a3b      	ldr	r3, [r7, #32]
 80009b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009b8:	61bb      	str	r3, [r7, #24]

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 80009ba:	6a3b      	ldr	r3, [r7, #32]
 80009bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009be:	69ba      	ldr	r2, [r7, #24]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d263      	bcs.n	8000a8c <MyWrapper_xQueueGiveFromISR+0x13c>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80009c4:	2317      	movs	r3, #23
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	6a3a      	ldr	r2, [r7, #32]
 80009ca:	2145      	movs	r1, #69	@ 0x45
 80009cc:	5c52      	ldrb	r2, [r2, r1]
 80009ce:	701a      	strb	r2, [r3, #0]

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80009d0:	6a3b      	ldr	r3, [r7, #32]
 80009d2:	224c      	movs	r2, #76	@ 0x4c
 80009d4:	5c9b      	ldrb	r3, [r3, r2]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d004      	beq.n	80009e4 <MyWrapper_xQueueGiveFromISR+0x94>
 80009da:	db19      	blt.n	8000a10 <MyWrapper_xQueueGiveFromISR+0xc0>
 80009dc:	3b02      	subs	r3, #2
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d816      	bhi.n	8000a10 <MyWrapper_xQueueGiveFromISR+0xc0>
 80009e2:	e00d      	b.n	8000a00 <MyWrapper_xQueueGiveFromISR+0xb0>
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d101      	bne.n	80009ee <MyWrapper_xQueueGiveFromISR+0x9e>
 80009ea:	2059      	movs	r0, #89	@ 0x59
 80009ec:	e000      	b.n	80009f0 <MyWrapper_xQueueGiveFromISR+0xa0>
 80009ee:	20c3      	movs	r0, #195	@ 0xc3
 80009f0:	6a39      	ldr	r1, [r7, #32]
 80009f2:	6a3b      	ldr	r3, [r7, #32]
 80009f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009f6:	3301      	adds	r3, #1
 80009f8:	001a      	movs	r2, r3
 80009fa:	f003 fa09 	bl	8003e10 <xTraceEventCreate2>
 80009fe:	e007      	b.n	8000a10 <MyWrapper_xQueueGiveFromISR+0xc0>
 8000a00:	6a39      	ldr	r1, [r7, #32]
 8000a02:	6a3b      	ldr	r3, [r7, #32]
 8000a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a06:	3301      	adds	r3, #1
 8000a08:	001a      	movs	r2, r3
 8000a0a:	205a      	movs	r0, #90	@ 0x5a
 8000a0c:	f003 fa00 	bl	8003e10 <xTraceEventCreate2>
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	6a3b      	ldr	r3, [r7, #32]
 8000a16:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000a18:	2317      	movs	r3, #23
 8000a1a:	18fb      	adds	r3, r7, r3
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	b25b      	sxtb	r3, r3
 8000a20:	3301      	adds	r3, #1
 8000a22:	d111      	bne.n	8000a48 <MyWrapper_xQueueGiveFromISR+0xf8>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000a24:	6a3b      	ldr	r3, [r7, #32]
 8000a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d02c      	beq.n	8000a86 <MyWrapper_xQueueGiveFromISR+0x136>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000a2c:	6a3b      	ldr	r3, [r7, #32]
 8000a2e:	3324      	adds	r3, #36	@ 0x24
 8000a30:	0018      	movs	r0, r3
 8000a32:	f001 fa43 	bl	8001ebc <xTaskRemoveFromEventList>
 8000a36:	1e03      	subs	r3, r0, #0
 8000a38:	d025      	beq.n	8000a86 <MyWrapper_xQueueGiveFromISR+0x136>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d022      	beq.n	8000a86 <MyWrapper_xQueueGiveFromISR+0x136>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	2201      	movs	r2, #1
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	e01e      	b.n	8000a86 <MyWrapper_xQueueGiveFromISR+0x136>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8000a48:	f001 f83a 	bl	8001ac0 <uxTaskGetNumberOfTasks>
 8000a4c:	0003      	movs	r3, r0
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	2117      	movs	r1, #23
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	b25b      	sxtb	r3, r3
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d913      	bls.n	8000a86 <MyWrapper_xQueueGiveFromISR+0x136>
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a66:	d105      	bne.n	8000a74 <MyWrapper_xQueueGiveFromISR+0x124>
 8000a68:	4a21      	ldr	r2, [pc, #132]	@ (8000af0 <MyWrapper_xQueueGiveFromISR+0x1a0>)
 8000a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <MyWrapper_xQueueGiveFromISR+0x194>)
 8000a6c:	0011      	movs	r1, r2
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f004 fc5e 	bl	8005330 <vAssertCalled>
 8000a74:	2317      	movs	r3, #23
 8000a76:	18fb      	adds	r3, r7, r3
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	b259      	sxtb	r1, r3
 8000a80:	6a3b      	ldr	r3, [r7, #32]
 8000a82:	2245      	movs	r2, #69	@ 0x45
 8000a84:	5499      	strb	r1, [r3, r2]
            }

            xReturn = pdPASS;
 8000a86:	2301      	movs	r3, #1
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a8a:	e01f      	b.n	8000acc <MyWrapper_xQueueGiveFromISR+0x17c>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8000a8c:	6a3b      	ldr	r3, [r7, #32]
 8000a8e:	224c      	movs	r2, #76	@ 0x4c
 8000a90:	5c9b      	ldrb	r3, [r3, r2]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d004      	beq.n	8000aa0 <MyWrapper_xQueueGiveFromISR+0x150>
 8000a96:	db17      	blt.n	8000ac8 <MyWrapper_xQueueGiveFromISR+0x178>
 8000a98:	3b02      	subs	r3, #2
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d814      	bhi.n	8000ac8 <MyWrapper_xQueueGiveFromISR+0x178>
 8000a9e:	e00c      	b.n	8000aba <MyWrapper_xQueueGiveFromISR+0x16a>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <MyWrapper_xQueueGiveFromISR+0x15a>
 8000aa6:	205c      	movs	r0, #92	@ 0x5c
 8000aa8:	e000      	b.n	8000aac <MyWrapper_xQueueGiveFromISR+0x15c>
 8000aaa:	20c4      	movs	r0, #196	@ 0xc4
 8000aac:	6a39      	ldr	r1, [r7, #32]
 8000aae:	6a3b      	ldr	r3, [r7, #32]
 8000ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ab2:	001a      	movs	r2, r3
 8000ab4:	f003 f9ac 	bl	8003e10 <xTraceEventCreate2>
 8000ab8:	e006      	b.n	8000ac8 <MyWrapper_xQueueGiveFromISR+0x178>
 8000aba:	6a39      	ldr	r1, [r7, #32]
 8000abc:	6a3b      	ldr	r3, [r7, #32]
 8000abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	205d      	movs	r0, #93	@ 0x5d
 8000ac4:	f003 f9a4 	bl	8003e10 <xTraceEventCreate2>
            xReturn = errQUEUE_FULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8000acc:	69fb      	ldr	r3, [r7, #28]
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f002 f95e 	bl	8002d90 <vClearInterruptMaskFromISR>

    return xReturn;
 8000ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b00a      	add	sp, #40	@ 0x28
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			@ (mov r8, r8)
 8000ae0:	000004c9 	.word	0x000004c9
 8000ae4:	08005f74 	.word	0x08005f74
 8000ae8:	000004cd 	.word	0x000004cd
 8000aec:	000004d2 	.word	0x000004d2
 8000af0:	00000551 	.word	0x00000551

08000af4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08a      	sub	sp, #40	@ 0x28
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000b08:	6a3b      	ldr	r3, [r7, #32]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d105      	bne.n	8000b1a <xQueueReceive+0x26>
 8000b0e:	4ab3      	ldr	r2, [pc, #716]	@ (8000ddc <xQueueReceive+0x2e8>)
 8000b10:	4bb3      	ldr	r3, [pc, #716]	@ (8000de0 <xQueueReceive+0x2ec>)
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f004 fc0b 	bl	8005330 <vAssertCalled>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d103      	bne.n	8000b28 <xQueueReceive+0x34>
 8000b20:	6a3b      	ldr	r3, [r7, #32]
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d101      	bne.n	8000b2c <xQueueReceive+0x38>
 8000b28:	2301      	movs	r3, #1
 8000b2a:	e000      	b.n	8000b2e <xQueueReceive+0x3a>
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d105      	bne.n	8000b3e <xQueueReceive+0x4a>
 8000b32:	4aac      	ldr	r2, [pc, #688]	@ (8000de4 <xQueueReceive+0x2f0>)
 8000b34:	4baa      	ldr	r3, [pc, #680]	@ (8000de0 <xQueueReceive+0x2ec>)
 8000b36:	0011      	movs	r1, r2
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f004 fbf9 	bl	8005330 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000b3e:	f001 fb75 	bl	800222c <xTaskGetSchedulerState>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d102      	bne.n	8000b4c <xQueueReceive+0x58>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d101      	bne.n	8000b50 <xQueueReceive+0x5c>
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	e000      	b.n	8000b52 <xQueueReceive+0x5e>
 8000b50:	2300      	movs	r3, #0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d105      	bne.n	8000b62 <xQueueReceive+0x6e>
 8000b56:	4aa4      	ldr	r2, [pc, #656]	@ (8000de8 <xQueueReceive+0x2f4>)
 8000b58:	4ba1      	ldr	r3, [pc, #644]	@ (8000de0 <xQueueReceive+0x2ec>)
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f004 fbe7 	bl	8005330 <vAssertCalled>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000b62:	f002 f8dd 	bl	8002d20 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000b66:	6a3b      	ldr	r3, [r7, #32]
 8000b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b6a:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d048      	beq.n	8000c04 <xQueueReceive+0x110>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000b72:	68ba      	ldr	r2, [r7, #8]
 8000b74:	6a3b      	ldr	r3, [r7, #32]
 8000b76:	0011      	movs	r1, r2
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f000 fb54 	bl	8001226 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8000b7e:	6a3b      	ldr	r3, [r7, #32]
 8000b80:	224c      	movs	r2, #76	@ 0x4c
 8000b82:	5c9b      	ldrb	r3, [r3, r2]
 8000b84:	2b04      	cmp	r3, #4
 8000b86:	d022      	beq.n	8000bce <xQueueReceive+0xda>
 8000b88:	dc27      	bgt.n	8000bda <xQueueReceive+0xe6>
 8000b8a:	2b03      	cmp	r3, #3
 8000b8c:	dc25      	bgt.n	8000bda <xQueueReceive+0xe6>
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	da0d      	bge.n	8000bae <xQueueReceive+0xba>
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d002      	beq.n	8000b9c <xQueueReceive+0xa8>
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d012      	beq.n	8000bc0 <xQueueReceive+0xcc>
 8000b9a:	e01e      	b.n	8000bda <xQueueReceive+0xe6>
 8000b9c:	6a39      	ldr	r1, [r7, #32]
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ba4:	3b01      	subs	r3, #1
 8000ba6:	2060      	movs	r0, #96	@ 0x60
 8000ba8:	f003 f9ae 	bl	8003f08 <xTraceEventCreate3>
 8000bac:	e015      	b.n	8000bda <xQueueReceive+0xe6>
 8000bae:	6a39      	ldr	r1, [r7, #32]
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	6a3b      	ldr	r3, [r7, #32]
 8000bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	2061      	movs	r0, #97	@ 0x61
 8000bba:	f003 f9a5 	bl	8003f08 <xTraceEventCreate3>
 8000bbe:	e00c      	b.n	8000bda <xQueueReceive+0xe6>
 8000bc0:	6a3b      	ldr	r3, [r7, #32]
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	0019      	movs	r1, r3
 8000bc6:	2062      	movs	r0, #98	@ 0x62
 8000bc8:	f003 f922 	bl	8003e10 <xTraceEventCreate2>
 8000bcc:	e005      	b.n	8000bda <xQueueReceive+0xe6>
 8000bce:	6a3b      	ldr	r3, [r7, #32]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	0019      	movs	r1, r3
 8000bd4:	20c7      	movs	r0, #199	@ 0xc7
 8000bd6:	f003 f91b 	bl	8003e10 <xTraceEventCreate2>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	1e5a      	subs	r2, r3, #1
 8000bde:	6a3b      	ldr	r3, [r7, #32]
 8000be0:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000be2:	6a3b      	ldr	r3, [r7, #32]
 8000be4:	691b      	ldr	r3, [r3, #16]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d008      	beq.n	8000bfc <xQueueReceive+0x108>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000bea:	6a3b      	ldr	r3, [r7, #32]
 8000bec:	3310      	adds	r3, #16
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f001 f964 	bl	8001ebc <xTaskRemoveFromEventList>
 8000bf4:	1e03      	subs	r3, r0, #0
 8000bf6:	d001      	beq.n	8000bfc <xQueueReceive+0x108>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000bf8:	f002 f882 	bl	8002d00 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000bfc:	f002 f8a2 	bl	8002d44 <vPortExitCritical>
                return pdPASS;
 8000c00:	2301      	movs	r3, #1
 8000c02:	e0e7      	b.n	8000dd4 <xQueueReceive+0x2e0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d12f      	bne.n	8000c6a <xQueueReceive+0x176>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000c0a:	f002 f89b 	bl	8002d44 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000c0e:	6a3b      	ldr	r3, [r7, #32]
 8000c10:	224c      	movs	r2, #76	@ 0x4c
 8000c12:	5c9b      	ldrb	r3, [r3, r2]
 8000c14:	2b04      	cmp	r3, #4
 8000c16:	d020      	beq.n	8000c5a <xQueueReceive+0x166>
 8000c18:	dc25      	bgt.n	8000c66 <xQueueReceive+0x172>
 8000c1a:	2b03      	cmp	r3, #3
 8000c1c:	dc23      	bgt.n	8000c66 <xQueueReceive+0x172>
 8000c1e:	2b02      	cmp	r3, #2
 8000c20:	da0c      	bge.n	8000c3c <xQueueReceive+0x148>
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d002      	beq.n	8000c2c <xQueueReceive+0x138>
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d010      	beq.n	8000c4c <xQueueReceive+0x158>
 8000c2a:	e01c      	b.n	8000c66 <xQueueReceive+0x172>
 8000c2c:	6a39      	ldr	r1, [r7, #32]
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	6a3b      	ldr	r3, [r7, #32]
 8000c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c34:	2063      	movs	r0, #99	@ 0x63
 8000c36:	f003 f967 	bl	8003f08 <xTraceEventCreate3>
 8000c3a:	e014      	b.n	8000c66 <xQueueReceive+0x172>
 8000c3c:	6a39      	ldr	r1, [r7, #32]
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	6a3b      	ldr	r3, [r7, #32]
 8000c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c44:	2064      	movs	r0, #100	@ 0x64
 8000c46:	f003 f95f 	bl	8003f08 <xTraceEventCreate3>
 8000c4a:	e00c      	b.n	8000c66 <xQueueReceive+0x172>
 8000c4c:	6a3b      	ldr	r3, [r7, #32]
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	0019      	movs	r1, r3
 8000c52:	2065      	movs	r0, #101	@ 0x65
 8000c54:	f003 f8dc 	bl	8003e10 <xTraceEventCreate2>
 8000c58:	e005      	b.n	8000c66 <xQueueReceive+0x172>
 8000c5a:	6a3b      	ldr	r3, [r7, #32]
 8000c5c:	687a      	ldr	r2, [r7, #4]
 8000c5e:	0019      	movs	r1, r3
 8000c60:	20c8      	movs	r0, #200	@ 0xc8
 8000c62:	f003 f8d5 	bl	8003e10 <xTraceEventCreate2>
                    return errQUEUE_EMPTY;
 8000c66:	2300      	movs	r3, #0
 8000c68:	e0b4      	b.n	8000dd4 <xQueueReceive+0x2e0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d106      	bne.n	8000c7e <xQueueReceive+0x18a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000c70:	2314      	movs	r3, #20
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	0018      	movs	r0, r3
 8000c76:	f001 f9f9 	bl	800206c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000c7e:	f002 f861 	bl	8002d44 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000c82:	f000 fe0d 	bl	80018a0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000c86:	f002 f84b 	bl	8002d20 <vPortEnterCritical>
 8000c8a:	6a3b      	ldr	r3, [r7, #32]
 8000c8c:	2244      	movs	r2, #68	@ 0x44
 8000c8e:	5c9b      	ldrb	r3, [r3, r2]
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	3301      	adds	r3, #1
 8000c94:	d103      	bne.n	8000c9e <xQueueReceive+0x1aa>
 8000c96:	6a3b      	ldr	r3, [r7, #32]
 8000c98:	2244      	movs	r2, #68	@ 0x44
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	5499      	strb	r1, [r3, r2]
 8000c9e:	6a3b      	ldr	r3, [r7, #32]
 8000ca0:	2245      	movs	r2, #69	@ 0x45
 8000ca2:	5c9b      	ldrb	r3, [r3, r2]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	d103      	bne.n	8000cb2 <xQueueReceive+0x1be>
 8000caa:	6a3b      	ldr	r3, [r7, #32]
 8000cac:	2245      	movs	r2, #69	@ 0x45
 8000cae:	2100      	movs	r1, #0
 8000cb0:	5499      	strb	r1, [r3, r2]
 8000cb2:	f002 f847 	bl	8002d44 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000cb6:	1d3a      	adds	r2, r7, #4
 8000cb8:	2314      	movs	r3, #20
 8000cba:	18fb      	adds	r3, r7, r3
 8000cbc:	0011      	movs	r1, r2
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f001 f9e8 	bl	8002094 <xTaskCheckForTimeOut>
 8000cc4:	1e03      	subs	r3, r0, #0
 8000cc6:	d14b      	bne.n	8000d60 <xQueueReceive+0x26c>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000cc8:	6a3b      	ldr	r3, [r7, #32]
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f000 fb2f 	bl	800132e <prvIsQueueEmpty>
 8000cd0:	1e03      	subs	r3, r0, #0
 8000cd2:	d03e      	beq.n	8000d52 <xQueueReceive+0x25e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8000cd4:	6a3b      	ldr	r3, [r7, #32]
 8000cd6:	224c      	movs	r2, #76	@ 0x4c
 8000cd8:	5c9b      	ldrb	r3, [r3, r2]
 8000cda:	2b04      	cmp	r3, #4
 8000cdc:	d020      	beq.n	8000d20 <xQueueReceive+0x22c>
 8000cde:	dc25      	bgt.n	8000d2c <xQueueReceive+0x238>
 8000ce0:	2b03      	cmp	r3, #3
 8000ce2:	dc23      	bgt.n	8000d2c <xQueueReceive+0x238>
 8000ce4:	2b02      	cmp	r3, #2
 8000ce6:	da0c      	bge.n	8000d02 <xQueueReceive+0x20e>
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d002      	beq.n	8000cf2 <xQueueReceive+0x1fe>
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d010      	beq.n	8000d12 <xQueueReceive+0x21e>
 8000cf0:	e01c      	b.n	8000d2c <xQueueReceive+0x238>
 8000cf2:	6a39      	ldr	r1, [r7, #32]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	6a3b      	ldr	r3, [r7, #32]
 8000cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000cfa:	2066      	movs	r0, #102	@ 0x66
 8000cfc:	f003 f904 	bl	8003f08 <xTraceEventCreate3>
 8000d00:	e014      	b.n	8000d2c <xQueueReceive+0x238>
 8000d02:	6a39      	ldr	r1, [r7, #32]
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	6a3b      	ldr	r3, [r7, #32]
 8000d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d0a:	2067      	movs	r0, #103	@ 0x67
 8000d0c:	f003 f8fc 	bl	8003f08 <xTraceEventCreate3>
 8000d10:	e00c      	b.n	8000d2c <xQueueReceive+0x238>
 8000d12:	6a3b      	ldr	r3, [r7, #32]
 8000d14:	687a      	ldr	r2, [r7, #4]
 8000d16:	0019      	movs	r1, r3
 8000d18:	2068      	movs	r0, #104	@ 0x68
 8000d1a:	f003 f879 	bl	8003e10 <xTraceEventCreate2>
 8000d1e:	e005      	b.n	8000d2c <xQueueReceive+0x238>
 8000d20:	6a3b      	ldr	r3, [r7, #32]
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	0019      	movs	r1, r3
 8000d26:	20f6      	movs	r0, #246	@ 0xf6
 8000d28:	f003 f872 	bl	8003e10 <xTraceEventCreate2>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000d2c:	6a3b      	ldr	r3, [r7, #32]
 8000d2e:	3324      	adds	r3, #36	@ 0x24
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	0011      	movs	r1, r2
 8000d34:	0018      	movs	r0, r3
 8000d36:	f001 f84b 	bl	8001dd0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000d3a:	6a3b      	ldr	r3, [r7, #32]
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f000 fa98 	bl	8001272 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000d42:	f000 fdb9 	bl	80018b8 <xTaskResumeAll>
 8000d46:	1e03      	subs	r3, r0, #0
 8000d48:	d000      	beq.n	8000d4c <xQueueReceive+0x258>
 8000d4a:	e70a      	b.n	8000b62 <xQueueReceive+0x6e>
                {
                    portYIELD_WITHIN_API();
 8000d4c:	f001 ffd8 	bl	8002d00 <vPortYield>
 8000d50:	e707      	b.n	8000b62 <xQueueReceive+0x6e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000d52:	6a3b      	ldr	r3, [r7, #32]
 8000d54:	0018      	movs	r0, r3
 8000d56:	f000 fa8c 	bl	8001272 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000d5a:	f000 fdad 	bl	80018b8 <xTaskResumeAll>
 8000d5e:	e700      	b.n	8000b62 <xQueueReceive+0x6e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000d60:	6a3b      	ldr	r3, [r7, #32]
 8000d62:	0018      	movs	r0, r3
 8000d64:	f000 fa85 	bl	8001272 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000d68:	f000 fda6 	bl	80018b8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000d6c:	6a3b      	ldr	r3, [r7, #32]
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f000 fadd 	bl	800132e <prvIsQueueEmpty>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d100      	bne.n	8000d7a <xQueueReceive+0x286>
 8000d78:	e6f3      	b.n	8000b62 <xQueueReceive+0x6e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000d7a:	6a3b      	ldr	r3, [r7, #32]
 8000d7c:	224c      	movs	r2, #76	@ 0x4c
 8000d7e:	5c9b      	ldrb	r3, [r3, r2]
 8000d80:	2b04      	cmp	r3, #4
 8000d82:	d020      	beq.n	8000dc6 <xQueueReceive+0x2d2>
 8000d84:	dc25      	bgt.n	8000dd2 <xQueueReceive+0x2de>
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	dc23      	bgt.n	8000dd2 <xQueueReceive+0x2de>
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	da0c      	bge.n	8000da8 <xQueueReceive+0x2b4>
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d002      	beq.n	8000d98 <xQueueReceive+0x2a4>
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d010      	beq.n	8000db8 <xQueueReceive+0x2c4>
 8000d96:	e01c      	b.n	8000dd2 <xQueueReceive+0x2de>
 8000d98:	6a39      	ldr	r1, [r7, #32]
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
 8000d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000da0:	2063      	movs	r0, #99	@ 0x63
 8000da2:	f003 f8b1 	bl	8003f08 <xTraceEventCreate3>
 8000da6:	e014      	b.n	8000dd2 <xQueueReceive+0x2de>
 8000da8:	6a39      	ldr	r1, [r7, #32]
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	6a3b      	ldr	r3, [r7, #32]
 8000dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000db0:	2064      	movs	r0, #100	@ 0x64
 8000db2:	f003 f8a9 	bl	8003f08 <xTraceEventCreate3>
 8000db6:	e00c      	b.n	8000dd2 <xQueueReceive+0x2de>
 8000db8:	6a3b      	ldr	r3, [r7, #32]
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	0019      	movs	r1, r3
 8000dbe:	2065      	movs	r0, #101	@ 0x65
 8000dc0:	f003 f826 	bl	8003e10 <xTraceEventCreate2>
 8000dc4:	e005      	b.n	8000dd2 <xQueueReceive+0x2de>
 8000dc6:	6a3b      	ldr	r3, [r7, #32]
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	0019      	movs	r1, r3
 8000dcc:	20c8      	movs	r0, #200	@ 0xc8
 8000dce:	f003 f81f 	bl	8003e10 <xTraceEventCreate2>
                return errQUEUE_EMPTY;
 8000dd2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b00a      	add	sp, #40	@ 0x28
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	0000056b 	.word	0x0000056b
 8000de0:	08005f74 	.word	0x08005f74
 8000de4:	0000056f 	.word	0x0000056f
 8000de8:	00000574 	.word	0x00000574

08000dec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08a      	sub	sp, #40	@ 0x28
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	623b      	str	r3, [r7, #32]
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	61fb      	str	r3, [r7, #28]

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	627b      	str	r3, [r7, #36]	@ 0x24
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d105      	bne.n	8000e14 <xQueueSemaphoreTake+0x28>
 8000e08:	4abc      	ldr	r2, [pc, #752]	@ (80010fc <xQueueSemaphoreTake+0x310>)
 8000e0a:	4bbd      	ldr	r3, [pc, #756]	@ (8001100 <xQueueSemaphoreTake+0x314>)
 8000e0c:	0011      	movs	r1, r2
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f004 fa8e 	bl	8005330 <vAssertCalled>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d005      	beq.n	8000e28 <xQueueSemaphoreTake+0x3c>
 8000e1c:	4ab9      	ldr	r2, [pc, #740]	@ (8001104 <xQueueSemaphoreTake+0x318>)
 8000e1e:	4bb8      	ldr	r3, [pc, #736]	@ (8001100 <xQueueSemaphoreTake+0x314>)
 8000e20:	0011      	movs	r1, r2
 8000e22:	0018      	movs	r0, r3
 8000e24:	f004 fa84 	bl	8005330 <vAssertCalled>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000e28:	f001 fa00 	bl	800222c <xTaskGetSchedulerState>
 8000e2c:	1e03      	subs	r3, r0, #0
 8000e2e:	d102      	bne.n	8000e36 <xQueueSemaphoreTake+0x4a>
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d101      	bne.n	8000e3a <xQueueSemaphoreTake+0x4e>
 8000e36:	2301      	movs	r3, #1
 8000e38:	e000      	b.n	8000e3c <xQueueSemaphoreTake+0x50>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d105      	bne.n	8000e4c <xQueueSemaphoreTake+0x60>
 8000e40:	4ab1      	ldr	r2, [pc, #708]	@ (8001108 <xQueueSemaphoreTake+0x31c>)
 8000e42:	4baf      	ldr	r3, [pc, #700]	@ (8001100 <xQueueSemaphoreTake+0x314>)
 8000e44:	0011      	movs	r1, r2
 8000e46:	0018      	movs	r0, r3
 8000e48:	f004 fa72 	bl	8005330 <vAssertCalled>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000e4c:	f001 ff68 	bl	8002d20 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e54:	61bb      	str	r3, [r7, #24]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d04b      	beq.n	8000ef4 <xQueueSemaphoreTake+0x108>
            {
                traceQUEUE_RECEIVE( pxQueue );
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	224c      	movs	r2, #76	@ 0x4c
 8000e60:	5c9b      	ldrb	r3, [r3, r2]
 8000e62:	2b04      	cmp	r3, #4
 8000e64:	d022      	beq.n	8000eac <xQueueSemaphoreTake+0xc0>
 8000e66:	dc27      	bgt.n	8000eb8 <xQueueSemaphoreTake+0xcc>
 8000e68:	2b03      	cmp	r3, #3
 8000e6a:	dc25      	bgt.n	8000eb8 <xQueueSemaphoreTake+0xcc>
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	da0d      	bge.n	8000e8c <xQueueSemaphoreTake+0xa0>
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d002      	beq.n	8000e7a <xQueueSemaphoreTake+0x8e>
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d012      	beq.n	8000e9e <xQueueSemaphoreTake+0xb2>
 8000e78:	e01e      	b.n	8000eb8 <xQueueSemaphoreTake+0xcc>
 8000e7a:	69f9      	ldr	r1, [r7, #28]
 8000e7c:	683a      	ldr	r2, [r7, #0]
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e82:	3b01      	subs	r3, #1
 8000e84:	2060      	movs	r0, #96	@ 0x60
 8000e86:	f003 f83f 	bl	8003f08 <xTraceEventCreate3>
 8000e8a:	e015      	b.n	8000eb8 <xQueueSemaphoreTake+0xcc>
 8000e8c:	69f9      	ldr	r1, [r7, #28]
 8000e8e:	683a      	ldr	r2, [r7, #0]
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e94:	3b01      	subs	r3, #1
 8000e96:	2061      	movs	r0, #97	@ 0x61
 8000e98:	f003 f836 	bl	8003f08 <xTraceEventCreate3>
 8000e9c:	e00c      	b.n	8000eb8 <xQueueSemaphoreTake+0xcc>
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	683a      	ldr	r2, [r7, #0]
 8000ea2:	0019      	movs	r1, r3
 8000ea4:	2062      	movs	r0, #98	@ 0x62
 8000ea6:	f002 ffb3 	bl	8003e10 <xTraceEventCreate2>
 8000eaa:	e005      	b.n	8000eb8 <xQueueSemaphoreTake+0xcc>
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	683a      	ldr	r2, [r7, #0]
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	20c7      	movs	r0, #199	@ 0xc7
 8000eb4:	f002 ffac 	bl	8003e10 <xTraceEventCreate2>

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	1e5a      	subs	r2, r3, #1
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d104      	bne.n	8000ed2 <xQueueSemaphoreTake+0xe6>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8000ec8:	f001 fbb4 	bl	8002634 <pvTaskIncrementMutexHeldCount>
 8000ecc:	0002      	movs	r2, r0
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	691b      	ldr	r3, [r3, #16]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d008      	beq.n	8000eec <xQueueSemaphoreTake+0x100>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	3310      	adds	r3, #16
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f000 ffec 	bl	8001ebc <xTaskRemoveFromEventList>
 8000ee4:	1e03      	subs	r3, r0, #0
 8000ee6:	d001      	beq.n	8000eec <xQueueSemaphoreTake+0x100>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000ee8:	f001 ff0a 	bl	8002d00 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000eec:	f001 ff2a 	bl	8002d44 <vPortExitCritical>
                return pdPASS;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e112      	b.n	800111a <xQueueSemaphoreTake+0x32e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d12f      	bne.n	8000f5a <xQueueSemaphoreTake+0x16e>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8000efa:	f001 ff23 	bl	8002d44 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	224c      	movs	r2, #76	@ 0x4c
 8000f02:	5c9b      	ldrb	r3, [r3, r2]
 8000f04:	2b04      	cmp	r3, #4
 8000f06:	d020      	beq.n	8000f4a <xQueueSemaphoreTake+0x15e>
 8000f08:	dc25      	bgt.n	8000f56 <xQueueSemaphoreTake+0x16a>
 8000f0a:	2b03      	cmp	r3, #3
 8000f0c:	dc23      	bgt.n	8000f56 <xQueueSemaphoreTake+0x16a>
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	da0c      	bge.n	8000f2c <xQueueSemaphoreTake+0x140>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d002      	beq.n	8000f1c <xQueueSemaphoreTake+0x130>
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d010      	beq.n	8000f3c <xQueueSemaphoreTake+0x150>
 8000f1a:	e01c      	b.n	8000f56 <xQueueSemaphoreTake+0x16a>
 8000f1c:	69f9      	ldr	r1, [r7, #28]
 8000f1e:	683a      	ldr	r2, [r7, #0]
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f24:	2063      	movs	r0, #99	@ 0x63
 8000f26:	f002 ffef 	bl	8003f08 <xTraceEventCreate3>
 8000f2a:	e014      	b.n	8000f56 <xQueueSemaphoreTake+0x16a>
 8000f2c:	69f9      	ldr	r1, [r7, #28]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f34:	2064      	movs	r0, #100	@ 0x64
 8000f36:	f002 ffe7 	bl	8003f08 <xTraceEventCreate3>
 8000f3a:	e00c      	b.n	8000f56 <xQueueSemaphoreTake+0x16a>
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	683a      	ldr	r2, [r7, #0]
 8000f40:	0019      	movs	r1, r3
 8000f42:	2065      	movs	r0, #101	@ 0x65
 8000f44:	f002 ff64 	bl	8003e10 <xTraceEventCreate2>
 8000f48:	e005      	b.n	8000f56 <xQueueSemaphoreTake+0x16a>
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	683a      	ldr	r2, [r7, #0]
 8000f4e:	0019      	movs	r1, r3
 8000f50:	20c8      	movs	r0, #200	@ 0xc8
 8000f52:	f002 ff5d 	bl	8003e10 <xTraceEventCreate2>
                    return errQUEUE_EMPTY;
 8000f56:	2300      	movs	r3, #0
 8000f58:	e0df      	b.n	800111a <xQueueSemaphoreTake+0x32e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000f5a:	6a3b      	ldr	r3, [r7, #32]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d106      	bne.n	8000f6e <xQueueSemaphoreTake+0x182>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000f60:	230c      	movs	r3, #12
 8000f62:	18fb      	adds	r3, r7, r3
 8000f64:	0018      	movs	r0, r3
 8000f66:	f001 f881 	bl	800206c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	623b      	str	r3, [r7, #32]
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000f6e:	f001 fee9 	bl	8002d44 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000f72:	f000 fc95 	bl	80018a0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000f76:	f001 fed3 	bl	8002d20 <vPortEnterCritical>
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	2244      	movs	r2, #68	@ 0x44
 8000f7e:	5c9b      	ldrb	r3, [r3, r2]
 8000f80:	b25b      	sxtb	r3, r3
 8000f82:	3301      	adds	r3, #1
 8000f84:	d103      	bne.n	8000f8e <xQueueSemaphoreTake+0x1a2>
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	2244      	movs	r2, #68	@ 0x44
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	5499      	strb	r1, [r3, r2]
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	2245      	movs	r2, #69	@ 0x45
 8000f92:	5c9b      	ldrb	r3, [r3, r2]
 8000f94:	b25b      	sxtb	r3, r3
 8000f96:	3301      	adds	r3, #1
 8000f98:	d103      	bne.n	8000fa2 <xQueueSemaphoreTake+0x1b6>
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	2245      	movs	r2, #69	@ 0x45
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	5499      	strb	r1, [r3, r2]
 8000fa2:	f001 fecf 	bl	8002d44 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000fa6:	003a      	movs	r2, r7
 8000fa8:	230c      	movs	r3, #12
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	0011      	movs	r1, r2
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f001 f870 	bl	8002094 <xTaskCheckForTimeOut>
 8000fb4:	1e03      	subs	r3, r0, #0
 8000fb6:	d15a      	bne.n	800106e <xQueueSemaphoreTake+0x282>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f000 f9b7 	bl	800132e <prvIsQueueEmpty>
 8000fc0:	1e03      	subs	r3, r0, #0
 8000fc2:	d04d      	beq.n	8001060 <xQueueSemaphoreTake+0x274>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	224c      	movs	r2, #76	@ 0x4c
 8000fc8:	5c9b      	ldrb	r3, [r3, r2]
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	d020      	beq.n	8001010 <xQueueSemaphoreTake+0x224>
 8000fce:	dc25      	bgt.n	800101c <xQueueSemaphoreTake+0x230>
 8000fd0:	2b03      	cmp	r3, #3
 8000fd2:	dc23      	bgt.n	800101c <xQueueSemaphoreTake+0x230>
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	da0c      	bge.n	8000ff2 <xQueueSemaphoreTake+0x206>
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d002      	beq.n	8000fe2 <xQueueSemaphoreTake+0x1f6>
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d010      	beq.n	8001002 <xQueueSemaphoreTake+0x216>
 8000fe0:	e01c      	b.n	800101c <xQueueSemaphoreTake+0x230>
 8000fe2:	69f9      	ldr	r1, [r7, #28]
 8000fe4:	683a      	ldr	r2, [r7, #0]
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000fea:	2066      	movs	r0, #102	@ 0x66
 8000fec:	f002 ff8c 	bl	8003f08 <xTraceEventCreate3>
 8000ff0:	e014      	b.n	800101c <xQueueSemaphoreTake+0x230>
 8000ff2:	69f9      	ldr	r1, [r7, #28]
 8000ff4:	683a      	ldr	r2, [r7, #0]
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ffa:	2067      	movs	r0, #103	@ 0x67
 8000ffc:	f002 ff84 	bl	8003f08 <xTraceEventCreate3>
 8001000:	e00c      	b.n	800101c <xQueueSemaphoreTake+0x230>
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	683a      	ldr	r2, [r7, #0]
 8001006:	0019      	movs	r1, r3
 8001008:	2068      	movs	r0, #104	@ 0x68
 800100a:	f002 ff01 	bl	8003e10 <xTraceEventCreate2>
 800100e:	e005      	b.n	800101c <xQueueSemaphoreTake+0x230>
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	0019      	movs	r1, r3
 8001016:	20f6      	movs	r0, #246	@ 0xf6
 8001018:	f002 fefa 	bl	8003e10 <xTraceEventCreate2>

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10a      	bne.n	800103a <xQueueSemaphoreTake+0x24e>
                    {
                        taskENTER_CRITICAL();
 8001024:	f001 fe7c 	bl	8002d20 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	0018      	movs	r0, r3
 800102e:	f001 f919 	bl	8002264 <xTaskPriorityInherit>
 8001032:	0003      	movs	r3, r0
 8001034:	627b      	str	r3, [r7, #36]	@ 0x24
                        }
                        taskEXIT_CRITICAL();
 8001036:	f001 fe85 	bl	8002d44 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	3324      	adds	r3, #36	@ 0x24
 800103e:	683a      	ldr	r2, [r7, #0]
 8001040:	0011      	movs	r1, r2
 8001042:	0018      	movs	r0, r3
 8001044:	f000 fec4 	bl	8001dd0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	0018      	movs	r0, r3
 800104c:	f000 f911 	bl	8001272 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001050:	f000 fc32 	bl	80018b8 <xTaskResumeAll>
 8001054:	1e03      	subs	r3, r0, #0
 8001056:	d000      	beq.n	800105a <xQueueSemaphoreTake+0x26e>
 8001058:	e6f8      	b.n	8000e4c <xQueueSemaphoreTake+0x60>
                {
                    portYIELD_WITHIN_API();
 800105a:	f001 fe51 	bl	8002d00 <vPortYield>
 800105e:	e6f5      	b.n	8000e4c <xQueueSemaphoreTake+0x60>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	0018      	movs	r0, r3
 8001064:	f000 f905 	bl	8001272 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001068:	f000 fc26 	bl	80018b8 <xTaskResumeAll>
 800106c:	e6ee      	b.n	8000e4c <xQueueSemaphoreTake+0x60>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	0018      	movs	r0, r3
 8001072:	f000 f8fe 	bl	8001272 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001076:	f000 fc1f 	bl	80018b8 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	0018      	movs	r0, r3
 800107e:	f000 f956 	bl	800132e <prvIsQueueEmpty>
 8001082:	1e03      	subs	r3, r0, #0
 8001084:	d100      	bne.n	8001088 <xQueueSemaphoreTake+0x29c>
 8001086:	e6e1      	b.n	8000e4c <xQueueSemaphoreTake+0x60>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	2b00      	cmp	r3, #0
 800108c:	d010      	beq.n	80010b0 <xQueueSemaphoreTake+0x2c4>
                    {
                        taskENTER_CRITICAL();
 800108e:	f001 fe47 	bl	8002d20 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	0018      	movs	r0, r3
 8001096:	f000 f845 	bl	8001124 <prvGetDisinheritPriorityAfterTimeout>
 800109a:	0003      	movs	r3, r0
 800109c:	617b      	str	r3, [r7, #20]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	697a      	ldr	r2, [r7, #20]
 80010a4:	0011      	movs	r1, r2
 80010a6:	0018      	movs	r0, r3
 80010a8:	f001 fa14 	bl	80024d4 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 80010ac:	f001 fe4a 	bl	8002d44 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	224c      	movs	r2, #76	@ 0x4c
 80010b4:	5c9b      	ldrb	r3, [r3, r2]
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	d028      	beq.n	800110c <xQueueSemaphoreTake+0x320>
 80010ba:	dc2d      	bgt.n	8001118 <xQueueSemaphoreTake+0x32c>
 80010bc:	2b03      	cmp	r3, #3
 80010be:	dc2b      	bgt.n	8001118 <xQueueSemaphoreTake+0x32c>
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	da0c      	bge.n	80010de <xQueueSemaphoreTake+0x2f2>
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <xQueueSemaphoreTake+0x2e2>
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d010      	beq.n	80010ee <xQueueSemaphoreTake+0x302>
 80010cc:	e024      	b.n	8001118 <xQueueSemaphoreTake+0x32c>
 80010ce:	69f9      	ldr	r1, [r7, #28]
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010d6:	2063      	movs	r0, #99	@ 0x63
 80010d8:	f002 ff16 	bl	8003f08 <xTraceEventCreate3>
 80010dc:	e01c      	b.n	8001118 <xQueueSemaphoreTake+0x32c>
 80010de:	69f9      	ldr	r1, [r7, #28]
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010e6:	2064      	movs	r0, #100	@ 0x64
 80010e8:	f002 ff0e 	bl	8003f08 <xTraceEventCreate3>
 80010ec:	e014      	b.n	8001118 <xQueueSemaphoreTake+0x32c>
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	683a      	ldr	r2, [r7, #0]
 80010f2:	0019      	movs	r1, r3
 80010f4:	2065      	movs	r0, #101	@ 0x65
 80010f6:	f002 fe8b 	bl	8003e10 <xTraceEventCreate2>
 80010fa:	e00d      	b.n	8001118 <xQueueSemaphoreTake+0x32c>
 80010fc:	000005fd 	.word	0x000005fd
 8001100:	08005f74 	.word	0x08005f74
 8001104:	00000601 	.word	0x00000601
 8001108:	00000606 	.word	0x00000606
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	0019      	movs	r1, r3
 8001112:	20c8      	movs	r0, #200	@ 0xc8
 8001114:	f002 fe7c 	bl	8003e10 <xTraceEventCreate2>
                return errQUEUE_EMPTY;
 8001118:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800111a:	0018      	movs	r0, r3
 800111c:	46bd      	mov	sp, r7
 800111e:	b00a      	add	sp, #40	@ 0x28
 8001120:	bd80      	pop	{r7, pc}
 8001122:	46c0      	nop			@ (mov r8, r8)

08001124 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001130:	2b00      	cmp	r3, #0
 8001132:	d006      	beq.n	8001142 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2205      	movs	r2, #5
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e001      	b.n	8001146 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8001146:	68fb      	ldr	r3, [r7, #12]
    }
 8001148:	0018      	movs	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	b004      	add	sp, #16
 800114e:	bd80      	pop	{r7, pc}

08001150 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	60b9      	str	r1, [r7, #8]
 800115a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001164:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	2b00      	cmp	r3, #0
 800116c:	d10e      	bne.n	800118c <prvCopyDataToQueue+0x3c>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d14e      	bne.n	8001214 <prvCopyDataToQueue+0xc4>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	0018      	movs	r0, r3
 800117c:	f001 f90e 	bl	800239c <xTaskPriorityDisinherit>
 8001180:	0003      	movs	r3, r0
 8001182:	617b      	str	r3, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	e043      	b.n	8001214 <prvCopyDataToQueue+0xc4>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d119      	bne.n	80011c6 <prvCopyDataToQueue+0x76>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	6858      	ldr	r0, [r3, #4]
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	0019      	movs	r1, r3
 800119e:	f004 fed3 	bl	8005f48 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011aa:	18d2      	adds	r2, r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d32b      	bcc.n	8001214 <prvCopyDataToQueue+0xc4>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	e026      	b.n	8001214 <prvCopyDataToQueue+0xc4>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	68d8      	ldr	r0, [r3, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	0019      	movs	r1, r3
 80011d2:	f004 feb9 	bl	8005f48 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	68da      	ldr	r2, [r3, #12]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011de:	425b      	negs	r3, r3
 80011e0:	18d2      	adds	r2, r2, r3
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	68da      	ldr	r2, [r3, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d207      	bcs.n	8001202 <prvCopyDataToQueue+0xb2>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	689a      	ldr	r2, [r3, #8]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	425b      	negs	r3, r3
 80011fc:	18d2      	adds	r2, r2, r3
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b02      	cmp	r3, #2
 8001206:	d105      	bne.n	8001214 <prvCopyDataToQueue+0xc4>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d002      	beq.n	8001214 <prvCopyDataToQueue+0xc4>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	3b01      	subs	r3, #1
 8001212:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1c5a      	adds	r2, r3, #1
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 800121c:	697b      	ldr	r3, [r7, #20]
}
 800121e:	0018      	movs	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	b006      	add	sp, #24
 8001224:	bd80      	pop	{r7, pc}

08001226 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b082      	sub	sp, #8
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	2b00      	cmp	r3, #0
 8001236:	d018      	beq.n	800126a <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	68da      	ldr	r2, [r3, #12]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	18d2      	adds	r2, r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68da      	ldr	r2, [r3, #12]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	429a      	cmp	r2, r3
 8001250:	d303      	bcc.n	800125a <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	68d9      	ldr	r1, [r3, #12]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	0018      	movs	r0, r3
 8001266:	f004 fe6f 	bl	8005f48 <memcpy>
    }
}
 800126a:	46c0      	nop			@ (mov r8, r8)
 800126c:	46bd      	mov	sp, r7
 800126e:	b002      	add	sp, #8
 8001270:	bd80      	pop	{r7, pc}

08001272 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800127a:	f001 fd51 	bl	8002d20 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800127e:	230f      	movs	r3, #15
 8001280:	18fb      	adds	r3, r7, r3
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	2145      	movs	r1, #69	@ 0x45
 8001286:	5c52      	ldrb	r2, [r2, r1]
 8001288:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800128a:	e013      	b.n	80012b4 <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001290:	2b00      	cmp	r3, #0
 8001292:	d016      	beq.n	80012c2 <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3324      	adds	r3, #36	@ 0x24
 8001298:	0018      	movs	r0, r3
 800129a:	f000 fe0f 	bl	8001ebc <xTaskRemoveFromEventList>
 800129e:	1e03      	subs	r3, r0, #0
 80012a0:	d001      	beq.n	80012a6 <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80012a2:	f000 ff51 	bl	8002148 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80012a6:	210f      	movs	r1, #15
 80012a8:	187b      	adds	r3, r7, r1
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	3b01      	subs	r3, #1
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	187b      	adds	r3, r7, r1
 80012b2:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80012b4:	230f      	movs	r3, #15
 80012b6:	18fb      	adds	r3, r7, r3
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	dce5      	bgt.n	800128c <prvUnlockQueue+0x1a>
 80012c0:	e000      	b.n	80012c4 <prvUnlockQueue+0x52>
                    break;
 80012c2:	46c0      	nop			@ (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2245      	movs	r2, #69	@ 0x45
 80012c8:	21ff      	movs	r1, #255	@ 0xff
 80012ca:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 80012cc:	f001 fd3a 	bl	8002d44 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80012d0:	f001 fd26 	bl	8002d20 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80012d4:	230e      	movs	r3, #14
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	2144      	movs	r1, #68	@ 0x44
 80012dc:	5c52      	ldrb	r2, [r2, r1]
 80012de:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80012e0:	e013      	b.n	800130a <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d016      	beq.n	8001318 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	3310      	adds	r3, #16
 80012ee:	0018      	movs	r0, r3
 80012f0:	f000 fde4 	bl	8001ebc <xTaskRemoveFromEventList>
 80012f4:	1e03      	subs	r3, r0, #0
 80012f6:	d001      	beq.n	80012fc <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 80012f8:	f000 ff26 	bl	8002148 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80012fc:	210e      	movs	r1, #14
 80012fe:	187b      	adds	r3, r7, r1
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	3b01      	subs	r3, #1
 8001304:	b2da      	uxtb	r2, r3
 8001306:	187b      	adds	r3, r7, r1
 8001308:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800130a:	230e      	movs	r3, #14
 800130c:	18fb      	adds	r3, r7, r3
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	b25b      	sxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	dce5      	bgt.n	80012e2 <prvUnlockQueue+0x70>
 8001316:	e000      	b.n	800131a <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 8001318:	46c0      	nop			@ (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2244      	movs	r2, #68	@ 0x44
 800131e:	21ff      	movs	r1, #255	@ 0xff
 8001320:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8001322:	f001 fd0f 	bl	8002d44 <vPortExitCritical>
}
 8001326:	46c0      	nop			@ (mov r8, r8)
 8001328:	46bd      	mov	sp, r7
 800132a:	b004      	add	sp, #16
 800132c:	bd80      	pop	{r7, pc}

0800132e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b084      	sub	sp, #16
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001336:	f001 fcf3 	bl	8002d20 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800133e:	2b00      	cmp	r3, #0
 8001340:	d102      	bne.n	8001348 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001342:	2301      	movs	r3, #1
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	e001      	b.n	800134c <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800134c:	f001 fcfa 	bl	8002d44 <vPortExitCritical>

    return xReturn;
 8001350:	68fb      	ldr	r3, [r7, #12]
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b004      	add	sp, #16
 8001358:	bd80      	pop	{r7, pc}

0800135a <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b084      	sub	sp, #16
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001362:	f001 fcdd 	bl	8002d20 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800136e:	429a      	cmp	r2, r3
 8001370:	d102      	bne.n	8001378 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001372:	2301      	movs	r3, #1
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	e001      	b.n	800137c <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800137c:	f001 fce2 	bl	8002d44 <vPortExitCritical>

    return xReturn;
 8001380:	68fb      	ldr	r3, [r7, #12]
}
 8001382:	0018      	movs	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	b004      	add	sp, #16
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d105      	bne.n	80013ac <vQueueAddToRegistry+0x20>
 80013a0:	4a20      	ldr	r2, [pc, #128]	@ (8001424 <vQueueAddToRegistry+0x98>)
 80013a2:	4b21      	ldr	r3, [pc, #132]	@ (8001428 <vQueueAddToRegistry+0x9c>)
 80013a4:	0011      	movs	r1, r2
 80013a6:	0018      	movs	r0, r3
 80013a8:	f003 ffc2 	bl	8005330 <vAssertCalled>

        if( pcQueueName != NULL )
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d025      	beq.n	80013fe <vQueueAddToRegistry+0x72>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	e01f      	b.n	80013f8 <vQueueAddToRegistry+0x6c>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80013b8:	4a1c      	ldr	r2, [pc, #112]	@ (800142c <vQueueAddToRegistry+0xa0>)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	18d3      	adds	r3, r2, r3
 80013c0:	3304      	adds	r3, #4
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d105      	bne.n	80013d6 <vQueueAddToRegistry+0x4a>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	00da      	lsls	r2, r3, #3
 80013ce:	4b17      	ldr	r3, [pc, #92]	@ (800142c <vQueueAddToRegistry+0xa0>)
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	60bb      	str	r3, [r7, #8]
                    break;
 80013d4:	e013      	b.n	80013fe <vQueueAddToRegistry+0x72>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80013d6:	68bb      	ldr	r3, [r7, #8]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d10a      	bne.n	80013f2 <vQueueAddToRegistry+0x66>
 80013dc:	4b13      	ldr	r3, [pc, #76]	@ (800142c <vQueueAddToRegistry+0xa0>)
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	00d2      	lsls	r2, r2, #3
 80013e2:	58d3      	ldr	r3, [r2, r3]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d104      	bne.n	80013f2 <vQueueAddToRegistry+0x66>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	00da      	lsls	r2, r3, #3
 80013ec:	4b0f      	ldr	r3, [pc, #60]	@ (800142c <vQueueAddToRegistry+0xa0>)
 80013ee:	18d3      	adds	r3, r2, r3
 80013f0:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3301      	adds	r3, #1
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2b09      	cmp	r3, #9
 80013fc:	d9dc      	bls.n	80013b8 <vQueueAddToRegistry+0x2c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d00b      	beq.n	800141c <vQueueAddToRegistry+0x90>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	0011      	movs	r1, r2
 8001416:	0018      	movs	r0, r3
 8001418:	f003 fa0b 	bl	8004832 <xTraceObjectSetNameWithoutHandle>
        }
    }
 800141c:	46c0      	nop			@ (mov r8, r8)
 800141e:	46bd      	mov	sp, r7
 8001420:	b004      	add	sp, #16
 8001422:	bd80      	pop	{r7, pc}
 8001424:	00000ad8 	.word	0x00000ad8
 8001428:	08005f74 	.word	0x08005f74
 800142c:	20000028 	.word	0x20000028

08001430 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001440:	f001 fc6e 	bl	8002d20 <vPortEnterCritical>
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	2244      	movs	r2, #68	@ 0x44
 8001448:	5c9b      	ldrb	r3, [r3, r2]
 800144a:	b25b      	sxtb	r3, r3
 800144c:	3301      	adds	r3, #1
 800144e:	d103      	bne.n	8001458 <vQueueWaitForMessageRestricted+0x28>
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	2244      	movs	r2, #68	@ 0x44
 8001454:	2100      	movs	r1, #0
 8001456:	5499      	strb	r1, [r3, r2]
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	2245      	movs	r2, #69	@ 0x45
 800145c:	5c9b      	ldrb	r3, [r3, r2]
 800145e:	b25b      	sxtb	r3, r3
 8001460:	3301      	adds	r3, #1
 8001462:	d103      	bne.n	800146c <vQueueWaitForMessageRestricted+0x3c>
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	2245      	movs	r2, #69	@ 0x45
 8001468:	2100      	movs	r1, #0
 800146a:	5499      	strb	r1, [r3, r2]
 800146c:	f001 fc6a 	bl	8002d44 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001474:	2b00      	cmp	r3, #0
 8001476:	d106      	bne.n	8001486 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	3324      	adds	r3, #36	@ 0x24
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	68b9      	ldr	r1, [r7, #8]
 8001480:	0018      	movs	r0, r3
 8001482:	f000 fccb 	bl	8001e1c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	0018      	movs	r0, r3
 800148a:	f7ff fef2 	bl	8001272 <prvUnlockQueue>
    }
 800148e:	46c0      	nop			@ (mov r8, r8)
 8001490:	46bd      	mov	sp, r7
 8001492:	b006      	add	sp, #24
 8001494:	bd80      	pop	{r7, pc}

08001496 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001496:	b590      	push	{r4, r7, lr}
 8001498:	b08d      	sub	sp, #52	@ 0x34
 800149a:	af04      	add	r7, sp, #16
 800149c:	60f8      	str	r0, [r7, #12]
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	1dbb      	adds	r3, r7, #6
 80014a4:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80014a6:	1dbb      	adds	r3, r7, #6
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	0018      	movs	r0, r3
 80014ae:	f001 fcd7 	bl	8002e60 <pvPortMalloc>
 80014b2:	0003      	movs	r3, r0
 80014b4:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d016      	beq.n	80014ea <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80014bc:	2060      	movs	r0, #96	@ 0x60
 80014be:	f001 fccf 	bl	8002e60 <pvPortMalloc>
 80014c2:	0003      	movs	r3, r0
 80014c4:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d009      	beq.n	80014e0 <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	2260      	movs	r2, #96	@ 0x60
 80014d0:	2100      	movs	r1, #0
 80014d2:	0018      	movs	r0, r3
 80014d4:	f004 fd0c 	bl	8005ef0 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80014de:	e006      	b.n	80014ee <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	0018      	movs	r0, r3
 80014e4:	f001 fd24 	bl	8002f30 <vPortFree>
 80014e8:	e001      	b.n	80014ee <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d016      	beq.n	8001522 <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80014f4:	1dbb      	adds	r3, r7, #6
 80014f6:	881a      	ldrh	r2, [r3, #0]
 80014f8:	683c      	ldr	r4, [r7, #0]
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	68f8      	ldr	r0, [r7, #12]
 80014fe:	2300      	movs	r3, #0
 8001500:	9303      	str	r3, [sp, #12]
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	9302      	str	r3, [sp, #8]
 8001506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001508:	9301      	str	r3, [sp, #4]
 800150a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800150c:	9300      	str	r3, [sp, #0]
 800150e:	0023      	movs	r3, r4
 8001510:	f000 f810 	bl	8001534 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	0018      	movs	r0, r3
 8001518:	f000 f89a 	bl	8001650 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800151c:	2301      	movs	r3, #1
 800151e:	61bb      	str	r3, [r7, #24]
 8001520:	e002      	b.n	8001528 <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001522:	2301      	movs	r3, #1
 8001524:	425b      	negs	r3, r3
 8001526:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8001528:	69bb      	ldr	r3, [r7, #24]
    }
 800152a:	0018      	movs	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	b009      	add	sp, #36	@ 0x24
 8001530:	bd90      	pop	{r4, r7, pc}
	...

08001534 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
 8001540:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001544:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	001a      	movs	r2, r3
 800154c:	21a5      	movs	r1, #165	@ 0xa5
 800154e:	f004 fccf 	bl	8005ef0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4939      	ldr	r1, [pc, #228]	@ (8001640 <prvInitialiseNewTask+0x10c>)
 800155a:	468c      	mov	ip, r1
 800155c:	4463      	add	r3, ip
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	18d3      	adds	r3, r2, r3
 8001562:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	2207      	movs	r2, #7
 8001568:	4393      	bics	r3, r2
 800156a:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	2207      	movs	r2, #7
 8001570:	4013      	ands	r3, r2
 8001572:	d005      	beq.n	8001580 <prvInitialiseNewTask+0x4c>
 8001574:	4a33      	ldr	r2, [pc, #204]	@ (8001644 <prvInitialiseNewTask+0x110>)
 8001576:	4b34      	ldr	r3, [pc, #208]	@ (8001648 <prvInitialiseNewTask+0x114>)
 8001578:	0011      	movs	r1, r2
 800157a:	0018      	movs	r0, r3
 800157c:	f003 fed8 	bl	8005330 <vAssertCalled>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d01f      	beq.n	80015c6 <prvInitialiseNewTask+0x92>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
 800158a:	e013      	b.n	80015b4 <prvInitialiseNewTask+0x80>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	18d3      	adds	r3, r2, r3
 8001592:	7818      	ldrb	r0, [r3, #0]
 8001594:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001596:	2134      	movs	r1, #52	@ 0x34
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	18d3      	adds	r3, r2, r3
 800159c:	185b      	adds	r3, r3, r1
 800159e:	1c02      	adds	r2, r0, #0
 80015a0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80015a2:	68ba      	ldr	r2, [r7, #8]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	18d3      	adds	r3, r2, r3
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d006      	beq.n	80015bc <prvInitialiseNewTask+0x88>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	3301      	adds	r3, #1
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	2b0f      	cmp	r3, #15
 80015b8:	d9e8      	bls.n	800158c <prvInitialiseNewTask+0x58>
 80015ba:	e000      	b.n	80015be <prvInitialiseNewTask+0x8a>
            {
                break;
 80015bc:	46c0      	nop			@ (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80015be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c0:	2243      	movs	r2, #67	@ 0x43
 80015c2:	2100      	movs	r1, #0
 80015c4:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	2b04      	cmp	r3, #4
 80015ca:	d905      	bls.n	80015d8 <prvInitialiseNewTask+0xa4>
 80015cc:	4a1f      	ldr	r2, [pc, #124]	@ (800164c <prvInitialiseNewTask+0x118>)
 80015ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <prvInitialiseNewTask+0x114>)
 80015d0:	0011      	movs	r1, r2
 80015d2:	0018      	movs	r0, r3
 80015d4:	f003 feac 	bl	8005330 <vAssertCalled>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	2b04      	cmp	r3, #4
 80015dc:	d901      	bls.n	80015e2 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80015de:	2304      	movs	r3, #4
 80015e0:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80015e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015e4:	6a3a      	ldr	r2, [r7, #32]
 80015e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80015e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ea:	6a3a      	ldr	r2, [r7, #32]
 80015ec:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80015ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015f0:	3304      	adds	r3, #4
 80015f2:	0018      	movs	r0, r3
 80015f4:	f7fe fe32 	bl	800025c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80015f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fa:	3318      	adds	r3, #24
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7fe fe2d 	bl	800025c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001604:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001606:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001608:	6a3b      	ldr	r3, [r7, #32]
 800160a:	2205      	movs	r2, #5
 800160c:	1ad2      	subs	r2, r2, r3
 800160e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001610:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001614:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001616:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	68f9      	ldr	r1, [r7, #12]
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	0018      	movs	r0, r3
 8001620:	f001 fae0 	bl	8002be4 <pxPortInitialiseStack>
 8001624:	0002      	movs	r2, r0
 8001626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001628:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800162a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162c:	2b00      	cmp	r3, #0
 800162e:	d002      	beq.n	8001636 <prvInitialiseNewTask+0x102>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001634:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b006      	add	sp, #24
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	3fffffff 	.word	0x3fffffff
 8001644:	0000035d 	.word	0x0000035d
 8001648:	08005f8c 	.word	0x08005f8c
 800164c:	00000392 	.word	0x00000392

08001650 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001658:	f001 fb62 	bl	8002d20 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800165c:	4b47      	ldr	r3, [pc, #284]	@ (800177c <prvAddNewTaskToReadyList+0x12c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	1c5a      	adds	r2, r3, #1
 8001662:	4b46      	ldr	r3, [pc, #280]	@ (800177c <prvAddNewTaskToReadyList+0x12c>)
 8001664:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 8001666:	4b46      	ldr	r3, [pc, #280]	@ (8001780 <prvAddNewTaskToReadyList+0x130>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d109      	bne.n	8001682 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800166e:	4b44      	ldr	r3, [pc, #272]	@ (8001780 <prvAddNewTaskToReadyList+0x130>)
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001674:	4b41      	ldr	r3, [pc, #260]	@ (800177c <prvAddNewTaskToReadyList+0x12c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d110      	bne.n	800169e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800167c:	f000 fd7e 	bl	800217c <prvInitialiseTaskLists>
 8001680:	e00d      	b.n	800169e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001682:	4b40      	ldr	r3, [pc, #256]	@ (8001784 <prvAddNewTaskToReadyList+0x134>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800168a:	4b3d      	ldr	r3, [pc, #244]	@ (8001780 <prvAddNewTaskToReadyList+0x130>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001694:	429a      	cmp	r2, r3
 8001696:	d802      	bhi.n	800169e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001698:	4b39      	ldr	r3, [pc, #228]	@ (8001780 <prvAddNewTaskToReadyList+0x130>)
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800169e:	4b3a      	ldr	r3, [pc, #232]	@ (8001788 <prvAddNewTaskToReadyList+0x138>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	4b38      	ldr	r3, [pc, #224]	@ (8001788 <prvAddNewTaskToReadyList+0x138>)
 80016a6:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80016a8:	4b37      	ldr	r3, [pc, #220]	@ (8001788 <prvAddNewTaskToReadyList+0x138>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d00b      	beq.n	80016ce <prvAddNewTaskToReadyList+0x7e>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d008      	beq.n	80016ce <prvAddNewTaskToReadyList+0x7e>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3334      	adds	r3, #52	@ 0x34
 80016c0:	001a      	movs	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	2010      	movs	r0, #16
 80016ca:	f003 f899 	bl	8004800 <xTraceObjectRegisterWithoutHandle>

        prvAddTaskToReadyList( pxNewTCB );
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	0019      	movs	r1, r3
 80016d2:	2030      	movs	r0, #48	@ 0x30
 80016d4:	f002 fb24 	bl	8003d20 <xTraceEventCreate1>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016dc:	4b2b      	ldr	r3, [pc, #172]	@ (800178c <prvAddNewTaskToReadyList+0x13c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d903      	bls.n	80016ec <prvAddNewTaskToReadyList+0x9c>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016e8:	4b28      	ldr	r3, [pc, #160]	@ (800178c <prvAddNewTaskToReadyList+0x13c>)
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016f0:	4927      	ldr	r1, [pc, #156]	@ (8001790 <prvAddNewTaskToReadyList+0x140>)
 80016f2:	0013      	movs	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	189b      	adds	r3, r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	18cb      	adds	r3, r1, r3
 80016fc:	3304      	adds	r3, #4
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	3204      	adds	r2, #4
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	1d1a      	adds	r2, r3, #4
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001726:	0013      	movs	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	189b      	adds	r3, r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4a18      	ldr	r2, [pc, #96]	@ (8001790 <prvAddNewTaskToReadyList+0x140>)
 8001730:	189a      	adds	r2, r3, r2
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	615a      	str	r2, [r3, #20]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800173a:	4915      	ldr	r1, [pc, #84]	@ (8001790 <prvAddNewTaskToReadyList+0x140>)
 800173c:	0013      	movs	r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	189b      	adds	r3, r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	585b      	ldr	r3, [r3, r1]
 8001746:	1c58      	adds	r0, r3, #1
 8001748:	4911      	ldr	r1, [pc, #68]	@ (8001790 <prvAddNewTaskToReadyList+0x140>)
 800174a:	0013      	movs	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	189b      	adds	r3, r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001754:	f001 faf6 	bl	8002d44 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001758:	4b0a      	ldr	r3, [pc, #40]	@ (8001784 <prvAddNewTaskToReadyList+0x134>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d008      	beq.n	8001772 <prvAddNewTaskToReadyList+0x122>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001760:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <prvAddNewTaskToReadyList+0x130>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176a:	429a      	cmp	r2, r3
 800176c:	d201      	bcs.n	8001772 <prvAddNewTaskToReadyList+0x122>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800176e:	f001 fac7 	bl	8002d00 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001772:	46c0      	nop			@ (mov r8, r8)
 8001774:	46bd      	mov	sp, r7
 8001776:	b004      	add	sp, #16
 8001778:	bd80      	pop	{r7, pc}
 800177a:	46c0      	nop			@ (mov r8, r8)
 800177c:	20000124 	.word	0x20000124
 8001780:	20000078 	.word	0x20000078
 8001784:	20000130 	.word	0x20000130
 8001788:	20000140 	.word	0x20000140
 800178c:	2000012c 	.word	0x2000012c
 8001790:	2000007c 	.word	0x2000007c

08001794 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d019      	beq.n	80017da <vTaskDelay+0x46>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <vTaskDelay+0x58>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d005      	beq.n	80017ba <vTaskDelay+0x26>
 80017ae:	4a10      	ldr	r2, [pc, #64]	@ (80017f0 <vTaskDelay+0x5c>)
 80017b0:	4b10      	ldr	r3, [pc, #64]	@ (80017f4 <vTaskDelay+0x60>)
 80017b2:	0011      	movs	r1, r2
 80017b4:	0018      	movs	r0, r3
 80017b6:	f003 fdbb 	bl	8005330 <vAssertCalled>
            vTaskSuspendAll();
 80017ba:	f000 f871 	bl	80018a0 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	0019      	movs	r1, r3
 80017c2:	207a      	movs	r0, #122	@ 0x7a
 80017c4:	f002 faac 	bl	8003d20 <xTraceEventCreate1>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2100      	movs	r1, #0
 80017cc:	0018      	movs	r0, r3
 80017ce:	f000 ff43 	bl	8002658 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80017d2:	f000 f871 	bl	80018b8 <xTaskResumeAll>
 80017d6:	0003      	movs	r3, r0
 80017d8:	60fb      	str	r3, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d101      	bne.n	80017e4 <vTaskDelay+0x50>
        {
            portYIELD_WITHIN_API();
 80017e0:	f001 fa8e 	bl	8002d00 <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80017e4:	46c0      	nop			@ (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b004      	add	sp, #16
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	2000014c 	.word	0x2000014c
 80017f0:	0000051c 	.word	0x0000051c
 80017f4:	08005f8c 	.word	0x08005f8c

080017f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80017fe:	491e      	ldr	r1, [pc, #120]	@ (8001878 <vTaskStartScheduler+0x80>)
 8001800:	481e      	ldr	r0, [pc, #120]	@ (800187c <vTaskStartScheduler+0x84>)
 8001802:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <vTaskStartScheduler+0x88>)
 8001804:	9301      	str	r3, [sp, #4]
 8001806:	2300      	movs	r3, #0
 8001808:	9300      	str	r3, [sp, #0]
 800180a:	2300      	movs	r3, #0
 800180c:	2280      	movs	r2, #128	@ 0x80
 800180e:	f7ff fe42 	bl	8001496 <xTaskCreate>
 8001812:	0003      	movs	r3, r0
 8001814:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d103      	bne.n	8001824 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 800181c:	f000 ff60 	bl	80026e0 <xTimerCreateTimerTask>
 8001820:	0003      	movs	r3, r0
 8001822:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d116      	bne.n	8001858 <vTaskStartScheduler+0x60>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 800182a:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800182c:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <vTaskStartScheduler+0x8c>)
 800182e:	2201      	movs	r2, #1
 8001830:	4252      	negs	r2, r2
 8001832:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <vTaskStartScheduler+0x90>)
 8001836:	2201      	movs	r2, #1
 8001838:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800183a:	4b14      	ldr	r3, [pc, #80]	@ (800188c <vTaskStartScheduler+0x94>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8001840:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <vTaskStartScheduler+0x98>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	4b12      	ldr	r3, [pc, #72]	@ (8001890 <vTaskStartScheduler+0x98>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800184a:	0019      	movs	r1, r3
 800184c:	0010      	movs	r0, r2
 800184e:	f003 fc6b 	bl	8005128 <xTraceTaskSwitch>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8001852:	f001 fa31 	bl	8002cb8 <xPortStartScheduler>
 8001856:	e008      	b.n	800186a <vTaskStartScheduler+0x72>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3301      	adds	r3, #1
 800185c:	d105      	bne.n	800186a <vTaskStartScheduler+0x72>
 800185e:	4a0d      	ldr	r2, [pc, #52]	@ (8001894 <vTaskStartScheduler+0x9c>)
 8001860:	4b0d      	ldr	r3, [pc, #52]	@ (8001898 <vTaskStartScheduler+0xa0>)
 8001862:	0011      	movs	r1, r2
 8001864:	0018      	movs	r0, r3
 8001866:	f003 fd63 	bl	8005330 <vAssertCalled>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800186a:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <vTaskStartScheduler+0xa4>)
 800186c:	681b      	ldr	r3, [r3, #0]
}
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	46bd      	mov	sp, r7
 8001872:	b002      	add	sp, #8
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			@ (mov r8, r8)
 8001878:	08005fa0 	.word	0x08005fa0
 800187c:	0800215d 	.word	0x0800215d
 8001880:	20000148 	.word	0x20000148
 8001884:	20000144 	.word	0x20000144
 8001888:	20000130 	.word	0x20000130
 800188c:	20000128 	.word	0x20000128
 8001890:	20000078 	.word	0x20000078
 8001894:	00000812 	.word	0x00000812
 8001898:	08005f8c 	.word	0x08005f8c
 800189c:	20000000 	.word	0x20000000

080018a0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80018a4:	4b03      	ldr	r3, [pc, #12]	@ (80018b4 <vTaskSuspendAll+0x14>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	4b02      	ldr	r3, [pc, #8]	@ (80018b4 <vTaskSuspendAll+0x14>)
 80018ac:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	2000014c 	.word	0x2000014c

080018b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80018c6:	4b6d      	ldr	r3, [pc, #436]	@ (8001a7c <xTaskResumeAll+0x1c4>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d105      	bne.n	80018da <xTaskResumeAll+0x22>
 80018ce:	4a6c      	ldr	r2, [pc, #432]	@ (8001a80 <xTaskResumeAll+0x1c8>)
 80018d0:	4b6c      	ldr	r3, [pc, #432]	@ (8001a84 <xTaskResumeAll+0x1cc>)
 80018d2:	0011      	movs	r1, r2
 80018d4:	0018      	movs	r0, r3
 80018d6:	f003 fd2b 	bl	8005330 <vAssertCalled>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80018da:	f001 fa21 	bl	8002d20 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80018de:	4b67      	ldr	r3, [pc, #412]	@ (8001a7c <xTaskResumeAll+0x1c4>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	1e5a      	subs	r2, r3, #1
 80018e4:	4b65      	ldr	r3, [pc, #404]	@ (8001a7c <xTaskResumeAll+0x1c4>)
 80018e6:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018e8:	4b64      	ldr	r3, [pc, #400]	@ (8001a7c <xTaskResumeAll+0x1c4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d000      	beq.n	80018f2 <xTaskResumeAll+0x3a>
 80018f0:	e0bc      	b.n	8001a6c <xTaskResumeAll+0x1b4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80018f2:	4b65      	ldr	r3, [pc, #404]	@ (8001a88 <xTaskResumeAll+0x1d0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d100      	bne.n	80018fc <xTaskResumeAll+0x44>
 80018fa:	e0b7      	b.n	8001a6c <xTaskResumeAll+0x1b4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80018fc:	e08e      	b.n	8001a1c <xTaskResumeAll+0x164>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80018fe:	4b63      	ldr	r3, [pc, #396]	@ (8001a8c <xTaskResumeAll+0x1d4>)
 8001900:	68db      	ldr	r3, [r3, #12]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	69db      	ldr	r3, [r3, #28]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	6a12      	ldr	r2, [r2, #32]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	6a1b      	ldr	r3, [r3, #32]
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	69d2      	ldr	r2, [r2, #28]
 800191e:	605a      	str	r2, [r3, #4]
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	3318      	adds	r3, #24
 8001928:	429a      	cmp	r2, r3
 800192a:	d103      	bne.n	8001934 <xTaskResumeAll+0x7c>
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	6a1a      	ldr	r2, [r3, #32]
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	2200      	movs	r2, #0
 8001938:	629a      	str	r2, [r3, #40]	@ 0x28
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	1e5a      	subs	r2, r3, #1
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	68d2      	ldr	r2, [r2, #12]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	6892      	ldr	r2, [r2, #8]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3304      	adds	r3, #4
 8001966:	429a      	cmp	r2, r3
 8001968:	d103      	bne.n	8001972 <xTaskResumeAll+0xba>
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	68da      	ldr	r2, [r3, #12]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	2200      	movs	r2, #0
 8001976:	615a      	str	r2, [r3, #20]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	1e5a      	subs	r2, r3, #1
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	0019      	movs	r1, r3
 8001986:	2030      	movs	r0, #48	@ 0x30
 8001988:	f002 f9ca 	bl	8003d20 <xTraceEventCreate1>
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001990:	4b3f      	ldr	r3, [pc, #252]	@ (8001a90 <xTaskResumeAll+0x1d8>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d903      	bls.n	80019a0 <xTaskResumeAll+0xe8>
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800199c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <xTaskResumeAll+0x1d8>)
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019a4:	493b      	ldr	r1, [pc, #236]	@ (8001a94 <xTaskResumeAll+0x1dc>)
 80019a6:	0013      	movs	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	189b      	adds	r3, r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	18cb      	adds	r3, r1, r3
 80019b0:	3304      	adds	r3, #4
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	603b      	str	r3, [r7, #0]
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	60da      	str	r2, [r3, #12]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	697a      	ldr	r2, [r7, #20]
 80019ca:	3204      	adds	r2, #4
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	1d1a      	adds	r2, r3, #4
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019da:	0013      	movs	r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	189b      	adds	r3, r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	4a2c      	ldr	r2, [pc, #176]	@ (8001a94 <xTaskResumeAll+0x1dc>)
 80019e4:	189a      	adds	r2, r3, r2
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	615a      	str	r2, [r3, #20]
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019ee:	4929      	ldr	r1, [pc, #164]	@ (8001a94 <xTaskResumeAll+0x1dc>)
 80019f0:	0013      	movs	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	189b      	adds	r3, r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	585b      	ldr	r3, [r3, r1]
 80019fa:	1c58      	adds	r0, r3, #1
 80019fc:	4925      	ldr	r1, [pc, #148]	@ (8001a94 <xTaskResumeAll+0x1dc>)
 80019fe:	0013      	movs	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	189b      	adds	r3, r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a0c:	4b22      	ldr	r3, [pc, #136]	@ (8001a98 <xTaskResumeAll+0x1e0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d302      	bcc.n	8001a1c <xTaskResumeAll+0x164>
                    {
                        xYieldPending = pdTRUE;
 8001a16:	4b21      	ldr	r3, [pc, #132]	@ (8001a9c <xTaskResumeAll+0x1e4>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a8c <xTaskResumeAll+0x1d4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d000      	beq.n	8001a26 <xTaskResumeAll+0x16e>
 8001a24:	e76b      	b.n	80018fe <xTaskResumeAll+0x46>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <xTaskResumeAll+0x178>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001a2c:	f000 fbe4 	bl	80021f8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001a30:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa0 <xTaskResumeAll+0x1e8>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00f      	beq.n	8001a5c <xTaskResumeAll+0x1a4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001a3c:	f000 f84a 	bl	8001ad4 <xTaskIncrementTick>
 8001a40:	1e03      	subs	r3, r0, #0
 8001a42:	d002      	beq.n	8001a4a <xTaskResumeAll+0x192>
                            {
                                xYieldPending = pdTRUE;
 8001a44:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <xTaskResumeAll+0x1e4>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1f2      	bne.n	8001a3c <xTaskResumeAll+0x184>

                        xPendedTicks = 0;
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <xTaskResumeAll+0x1e8>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a9c <xTaskResumeAll+0x1e4>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d003      	beq.n	8001a6c <xTaskResumeAll+0x1b4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8001a64:	2301      	movs	r3, #1
 8001a66:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001a68:	f001 f94a 	bl	8002d00 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001a6c:	f001 f96a 	bl	8002d44 <vPortExitCritical>

    return xAlreadyYielded;
 8001a70:	693b      	ldr	r3, [r7, #16]
}
 8001a72:	0018      	movs	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b006      	add	sp, #24
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			@ (mov r8, r8)
 8001a7c:	2000014c 	.word	0x2000014c
 8001a80:	00000885 	.word	0x00000885
 8001a84:	08005f8c 	.word	0x08005f8c
 8001a88:	20000124 	.word	0x20000124
 8001a8c:	20000110 	.word	0x20000110
 8001a90:	2000012c 	.word	0x2000012c
 8001a94:	2000007c 	.word	0x2000007c
 8001a98:	20000078 	.word	0x20000078
 8001a9c:	20000138 	.word	0x20000138
 8001aa0:	20000134 	.word	0x20000134

08001aa4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001aaa:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <xTaskGetTickCount+0x18>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001ab0:	687b      	ldr	r3, [r7, #4]
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b002      	add	sp, #8
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	46c0      	nop			@ (mov r8, r8)
 8001abc:	20000128 	.word	0x20000128

08001ac0 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8001ac4:	4b02      	ldr	r3, [pc, #8]	@ (8001ad0 <uxTaskGetNumberOfTasks+0x10>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
}
 8001ac8:	0018      	movs	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	46c0      	nop			@ (mov r8, r8)
 8001ad0:	20000124 	.word	0x20000124

08001ad4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b088      	sub	sp, #32
 8001ad8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]

    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );
 8001ade:	4b7d      	ldr	r3, [pc, #500]	@ (8001cd4 <xTaskIncrementTick+0x200>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d003      	beq.n	8001aee <xTaskIncrementTick+0x1a>
 8001ae6:	4b7c      	ldr	r3, [pc, #496]	@ (8001cd8 <xTaskIncrementTick+0x204>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d105      	bne.n	8001afa <xTaskIncrementTick+0x26>
 8001aee:	4b7b      	ldr	r3, [pc, #492]	@ (8001cdc <xTaskIncrementTick+0x208>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ce0 <xTaskIncrementTick+0x20c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3201      	adds	r2, #1
 8001af8:	619a      	str	r2, [r3, #24]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001afa:	4b76      	ldr	r3, [pc, #472]	@ (8001cd4 <xTaskIncrementTick+0x200>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d000      	beq.n	8001b04 <xTaskIncrementTick+0x30>
 8001b02:	e0dc      	b.n	8001cbe <xTaskIncrementTick+0x1ea>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001b04:	4b75      	ldr	r3, [pc, #468]	@ (8001cdc <xTaskIncrementTick+0x208>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001b0c:	4b73      	ldr	r3, [pc, #460]	@ (8001cdc <xTaskIncrementTick+0x208>)
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d11b      	bne.n	8001b50 <xTaskIncrementTick+0x7c>
        {
            taskSWITCH_DELAYED_LISTS();
 8001b18:	4b72      	ldr	r3, [pc, #456]	@ (8001ce4 <xTaskIncrementTick+0x210>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <xTaskIncrementTick+0x5a>
 8001b22:	4a71      	ldr	r2, [pc, #452]	@ (8001ce8 <xTaskIncrementTick+0x214>)
 8001b24:	4b71      	ldr	r3, [pc, #452]	@ (8001cec <xTaskIncrementTick+0x218>)
 8001b26:	0011      	movs	r1, r2
 8001b28:	0018      	movs	r0, r3
 8001b2a:	f003 fc01 	bl	8005330 <vAssertCalled>
 8001b2e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ce4 <xTaskIncrementTick+0x210>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	4b6e      	ldr	r3, [pc, #440]	@ (8001cf0 <xTaskIncrementTick+0x21c>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4b6a      	ldr	r3, [pc, #424]	@ (8001ce4 <xTaskIncrementTick+0x210>)
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf0 <xTaskIncrementTick+0x21c>)
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf4 <xTaskIncrementTick+0x220>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	1c5a      	adds	r2, r3, #1
 8001b48:	4b6a      	ldr	r3, [pc, #424]	@ (8001cf4 <xTaskIncrementTick+0x220>)
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	f000 fb54 	bl	80021f8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001b50:	4b69      	ldr	r3, [pc, #420]	@ (8001cf8 <xTaskIncrementTick+0x224>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d200      	bcs.n	8001b5c <xTaskIncrementTick+0x88>
 8001b5a:	e0a9      	b.n	8001cb0 <xTaskIncrementTick+0x1dc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001b5c:	4b61      	ldr	r3, [pc, #388]	@ (8001ce4 <xTaskIncrementTick+0x210>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d104      	bne.n	8001b70 <xTaskIncrementTick+0x9c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b66:	4b64      	ldr	r3, [pc, #400]	@ (8001cf8 <xTaskIncrementTick+0x224>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	4252      	negs	r2, r2
 8001b6c:	601a      	str	r2, [r3, #0]
                    break;
 8001b6e:	e09f      	b.n	8001cb0 <xTaskIncrementTick+0x1dc>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b70:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce4 <xTaskIncrementTick+0x210>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8001b80:	69ba      	ldr	r2, [r7, #24]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d203      	bcs.n	8001b90 <xTaskIncrementTick+0xbc>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001b88:	4b5b      	ldr	r3, [pc, #364]	@ (8001cf8 <xTaskIncrementTick+0x224>)
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8001b8e:	e08f      	b.n	8001cb0 <xTaskIncrementTick+0x1dc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	68d2      	ldr	r2, [r2, #12]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	6892      	ldr	r2, [r2, #8]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	685a      	ldr	r2, [r3, #4]
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d103      	bne.n	8001bbe <xTaskIncrementTick+0xea>
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	68da      	ldr	r2, [r3, #12]
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	615a      	str	r2, [r3, #20]
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	1e5a      	subs	r2, r3, #1
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d01e      	beq.n	8001c14 <xTaskIncrementTick+0x140>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	69db      	ldr	r3, [r3, #28]
 8001be0:	693a      	ldr	r2, [r7, #16]
 8001be2:	6a12      	ldr	r2, [r2, #32]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	69d2      	ldr	r2, [r2, #28]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	3318      	adds	r3, #24
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d103      	bne.n	8001c04 <xTaskIncrementTick+0x130>
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	6a1a      	ldr	r2, [r3, #32]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	2200      	movs	r2, #0
 8001c08:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	1e5a      	subs	r2, r3, #1
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	0019      	movs	r1, r3
 8001c18:	2030      	movs	r0, #48	@ 0x30
 8001c1a:	f002 f881 	bl	8003d20 <xTraceEventCreate1>
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c22:	4b36      	ldr	r3, [pc, #216]	@ (8001cfc <xTaskIncrementTick+0x228>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d903      	bls.n	8001c32 <xTaskIncrementTick+0x15e>
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c2e:	4b33      	ldr	r3, [pc, #204]	@ (8001cfc <xTaskIncrementTick+0x228>)
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c36:	4932      	ldr	r1, [pc, #200]	@ (8001d00 <xTaskIncrementTick+0x22c>)
 8001c38:	0013      	movs	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	189b      	adds	r3, r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	18cb      	adds	r3, r1, r3
 8001c42:	3304      	adds	r3, #4
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	683a      	ldr	r2, [r7, #0]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	689a      	ldr	r2, [r3, #8]
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	3204      	adds	r2, #4
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1d1a      	adds	r2, r3, #4
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c6c:	0013      	movs	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	189b      	adds	r3, r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4a22      	ldr	r2, [pc, #136]	@ (8001d00 <xTaskIncrementTick+0x22c>)
 8001c76:	189a      	adds	r2, r3, r2
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	615a      	str	r2, [r3, #20]
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c80:	491f      	ldr	r1, [pc, #124]	@ (8001d00 <xTaskIncrementTick+0x22c>)
 8001c82:	0013      	movs	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	189b      	adds	r3, r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	585b      	ldr	r3, [r3, r1]
 8001c8c:	1c58      	adds	r0, r3, #1
 8001c8e:	491c      	ldr	r1, [pc, #112]	@ (8001d00 <xTaskIncrementTick+0x22c>)
 8001c90:	0013      	movs	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	189b      	adds	r3, r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c9e:	4b19      	ldr	r3, [pc, #100]	@ (8001d04 <xTaskIncrementTick+0x230>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d800      	bhi.n	8001caa <xTaskIncrementTick+0x1d6>
 8001ca8:	e758      	b.n	8001b5c <xTaskIncrementTick+0x88>
                        {
                            xSwitchRequired = pdTRUE;
 8001caa:	2301      	movs	r3, #1
 8001cac:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001cae:	e755      	b.n	8001b5c <xTaskIncrementTick+0x88>
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <xTaskIncrementTick+0x234>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d007      	beq.n	8001cc8 <xTaskIncrementTick+0x1f4>
            {
                xSwitchRequired = pdTRUE;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	61fb      	str	r3, [r7, #28]
 8001cbc:	e004      	b.n	8001cc8 <xTaskIncrementTick+0x1f4>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001cbe:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <xTaskIncrementTick+0x204>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	1c5a      	adds	r2, r3, #1
 8001cc4:	4b04      	ldr	r3, [pc, #16]	@ (8001cd8 <xTaskIncrementTick+0x204>)
 8001cc6:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8001cc8:	69fb      	ldr	r3, [r7, #28]
}
 8001cca:	0018      	movs	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	b008      	add	sp, #32
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	46c0      	nop			@ (mov r8, r8)
 8001cd4:	2000014c 	.word	0x2000014c
 8001cd8:	20000134 	.word	0x20000134
 8001cdc:	20000128 	.word	0x20000128
 8001ce0:	20003008 	.word	0x20003008
 8001ce4:	20000108 	.word	0x20000108
 8001ce8:	00000ab7 	.word	0x00000ab7
 8001cec:	08005f8c 	.word	0x08005f8c
 8001cf0:	2000010c 	.word	0x2000010c
 8001cf4:	2000013c 	.word	0x2000013c
 8001cf8:	20000144 	.word	0x20000144
 8001cfc:	2000012c 	.word	0x2000012c
 8001d00:	2000007c 	.word	0x2000007c
 8001d04:	20000078 	.word	0x20000078
 8001d08:	20000138 	.word	0x20000138

08001d0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001d12:	4b28      	ldr	r3, [pc, #160]	@ (8001db4 <vTaskSwitchContext+0xa8>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001d1a:	4b27      	ldr	r3, [pc, #156]	@ (8001db8 <vTaskSwitchContext+0xac>)
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8001d20:	e044      	b.n	8001dac <vTaskSwitchContext+0xa0>
        xYieldPending = pdFALSE;
 8001d22:	4b25      	ldr	r3, [pc, #148]	@ (8001db8 <vTaskSwitchContext+0xac>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d28:	4b24      	ldr	r3, [pc, #144]	@ (8001dbc <vTaskSwitchContext+0xb0>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	e00b      	b.n	8001d48 <vTaskSwitchContext+0x3c>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d105      	bne.n	8001d42 <vTaskSwitchContext+0x36>
 8001d36:	4a22      	ldr	r2, [pc, #136]	@ (8001dc0 <vTaskSwitchContext+0xb4>)
 8001d38:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <vTaskSwitchContext+0xb8>)
 8001d3a:	0011      	movs	r1, r2
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f003 faf7 	bl	8005330 <vAssertCalled>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	3b01      	subs	r3, #1
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	491f      	ldr	r1, [pc, #124]	@ (8001dc8 <vTaskSwitchContext+0xbc>)
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	0013      	movs	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	189b      	adds	r3, r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	585b      	ldr	r3, [r3, r1]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d0ea      	beq.n	8001d30 <vTaskSwitchContext+0x24>
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	0013      	movs	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	189b      	adds	r3, r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4a18      	ldr	r2, [pc, #96]	@ (8001dc8 <vTaskSwitchContext+0xbc>)
 8001d66:	189b      	adds	r3, r3, r2
 8001d68:	603b      	str	r3, [r7, #0]
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685a      	ldr	r2, [r3, #4]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	3308      	adds	r3, #8
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d104      	bne.n	8001d8a <vTaskSwitchContext+0x7e>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	685a      	ldr	r2, [r3, #4]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	68da      	ldr	r2, [r3, #12]
 8001d90:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <vTaskSwitchContext+0xc0>)
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <vTaskSwitchContext+0xb0>)
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	601a      	str	r2, [r3, #0]
        traceTASK_SWITCHED_IN();
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <vTaskSwitchContext+0xc0>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dcc <vTaskSwitchContext+0xc0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da4:	0019      	movs	r1, r3
 8001da6:	0010      	movs	r0, r2
 8001da8:	f003 f9be 	bl	8005128 <xTraceTaskSwitch>
}
 8001dac:	46c0      	nop			@ (mov r8, r8)
 8001dae:	46bd      	mov	sp, r7
 8001db0:	b002      	add	sp, #8
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	2000014c 	.word	0x2000014c
 8001db8:	20000138 	.word	0x20000138
 8001dbc:	2000012c 	.word	0x2000012c
 8001dc0:	00000bf6 	.word	0x00000bf6
 8001dc4:	08005f8c 	.word	0x08005f8c
 8001dc8:	2000007c 	.word	0x2000007c
 8001dcc:	20000078 	.word	0x20000078

08001dd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d105      	bne.n	8001dec <vTaskPlaceOnEventList+0x1c>
 8001de0:	4a0b      	ldr	r2, [pc, #44]	@ (8001e10 <vTaskPlaceOnEventList+0x40>)
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <vTaskPlaceOnEventList+0x44>)
 8001de4:	0011      	movs	r1, r2
 8001de6:	0018      	movs	r0, r3
 8001de8:	f003 faa2 	bl	8005330 <vAssertCalled>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001dec:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <vTaskPlaceOnEventList+0x48>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	3318      	adds	r3, #24
 8001df2:	001a      	movs	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	0011      	movs	r1, r2
 8001df8:	0018      	movs	r0, r3
 8001dfa:	f7fe fa3a 	bl	8000272 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	2101      	movs	r1, #1
 8001e02:	0018      	movs	r0, r3
 8001e04:	f000 fc28 	bl	8002658 <prvAddCurrentTaskToDelayedList>
}
 8001e08:	46c0      	nop			@ (mov r8, r8)
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	b002      	add	sp, #8
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	00000c0e 	.word	0x00000c0e
 8001e14:	08005f8c 	.word	0x08005f8c
 8001e18:	20000078 	.word	0x20000078

08001e1c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d105      	bne.n	8001e3a <vTaskPlaceOnEventListRestricted+0x1e>
 8001e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001eac <vTaskPlaceOnEventListRestricted+0x90>)
 8001e30:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb0 <vTaskPlaceOnEventListRestricted+0x94>)
 8001e32:	0011      	movs	r1, r2
 8001e34:	0018      	movs	r0, r3
 8001e36:	f003 fa7b 	bl	8005330 <vAssertCalled>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb4 <vTaskPlaceOnEventListRestricted+0x98>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	697a      	ldr	r2, [r7, #20]
 8001e46:	61da      	str	r2, [r3, #28]
 8001e48:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb4 <vTaskPlaceOnEventListRestricted+0x98>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	6892      	ldr	r2, [r2, #8]
 8001e50:	621a      	str	r2, [r3, #32]
 8001e52:	4b18      	ldr	r3, [pc, #96]	@ (8001eb4 <vTaskPlaceOnEventListRestricted+0x98>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	3218      	adds	r2, #24
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <vTaskPlaceOnEventListRestricted+0x98>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	3318      	adds	r3, #24
 8001e64:	001a      	movs	r2, r3
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <vTaskPlaceOnEventListRestricted+0x98>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	629a      	str	r2, [r3, #40]	@ 0x28
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d002      	beq.n	8001e88 <vTaskPlaceOnEventListRestricted+0x6c>
        {
            xTicksToWait = portMAX_DELAY;
 8001e82:	2301      	movs	r3, #1
 8001e84:	425b      	negs	r3, r3
 8001e86:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8001e88:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb8 <vTaskPlaceOnEventListRestricted+0x9c>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	18d3      	adds	r3, r2, r3
 8001e90:	0019      	movs	r1, r3
 8001e92:	2079      	movs	r0, #121	@ 0x79
 8001e94:	f001 ff44 	bl	8003d20 <xTraceEventCreate1>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	0011      	movs	r1, r2
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f000 fbda 	bl	8002658 <prvAddCurrentTaskToDelayedList>
    }
 8001ea4:	46c0      	nop			@ (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b006      	add	sp, #24
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	00000c44 	.word	0x00000c44
 8001eb0:	08005f8c 	.word	0x08005f8c
 8001eb4:	20000078 	.word	0x20000078
 8001eb8:	20000128 	.word	0x20000128

08001ebc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b088      	sub	sp, #32
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d105      	bne.n	8001ede <xTaskRemoveFromEventList+0x22>
 8001ed2:	4a5e      	ldr	r2, [pc, #376]	@ (800204c <xTaskRemoveFromEventList+0x190>)
 8001ed4:	4b5e      	ldr	r3, [pc, #376]	@ (8002050 <xTaskRemoveFromEventList+0x194>)
 8001ed6:	0011      	movs	r1, r2
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f003 fa29 	bl	8005330 <vAssertCalled>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee2:	617b      	str	r3, [r7, #20]
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	6a12      	ldr	r2, [r2, #32]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	69d2      	ldr	r2, [r2, #28]
 8001ef6:	605a      	str	r2, [r3, #4]
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	3318      	adds	r3, #24
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d103      	bne.n	8001f0c <xTaskRemoveFromEventList+0x50>
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	6a1a      	ldr	r2, [r3, #32]
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	1e5a      	subs	r2, r3, #1
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001f1c:	4b4d      	ldr	r3, [pc, #308]	@ (8002054 <xTaskRemoveFromEventList+0x198>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d162      	bne.n	8001fea <xTaskRemoveFromEventList+0x12e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	695b      	ldr	r3, [r3, #20]
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	68d2      	ldr	r2, [r2, #12]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	6892      	ldr	r2, [r2, #8]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	3304      	adds	r3, #4
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d103      	bne.n	8001f52 <xTaskRemoveFromEventList+0x96>
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	68da      	ldr	r2, [r3, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	2200      	movs	r2, #0
 8001f56:	615a      	str	r2, [r3, #20]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	1e5a      	subs	r2, r3, #1
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	0019      	movs	r1, r3
 8001f66:	2030      	movs	r0, #48	@ 0x30
 8001f68:	f001 feda 	bl	8003d20 <xTraceEventCreate1>
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f70:	4b39      	ldr	r3, [pc, #228]	@ (8002058 <xTaskRemoveFromEventList+0x19c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d903      	bls.n	8001f80 <xTaskRemoveFromEventList+0xc4>
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f7c:	4b36      	ldr	r3, [pc, #216]	@ (8002058 <xTaskRemoveFromEventList+0x19c>)
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f84:	4935      	ldr	r1, [pc, #212]	@ (800205c <xTaskRemoveFromEventList+0x1a0>)
 8001f86:	0013      	movs	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	189b      	adds	r3, r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	18cb      	adds	r3, r1, r3
 8001f90:	3304      	adds	r3, #4
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	68ba      	ldr	r2, [r7, #8]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	60da      	str	r2, [r3, #12]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	3204      	adds	r2, #4
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	1d1a      	adds	r2, r3, #4
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	609a      	str	r2, [r3, #8]
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fba:	0013      	movs	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	189b      	adds	r3, r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4a26      	ldr	r2, [pc, #152]	@ (800205c <xTaskRemoveFromEventList+0x1a0>)
 8001fc4:	189a      	adds	r2, r3, r2
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	615a      	str	r2, [r3, #20]
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fce:	4923      	ldr	r1, [pc, #140]	@ (800205c <xTaskRemoveFromEventList+0x1a0>)
 8001fd0:	0013      	movs	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	189b      	adds	r3, r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	585b      	ldr	r3, [r3, r1]
 8001fda:	1c58      	adds	r0, r3, #1
 8001fdc:	491f      	ldr	r1, [pc, #124]	@ (800205c <xTaskRemoveFromEventList+0x1a0>)
 8001fde:	0013      	movs	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	189b      	adds	r3, r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	5058      	str	r0, [r3, r1]
 8001fe8:	e01b      	b.n	8002022 <xTaskRemoveFromEventList+0x166>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001fea:	4b1d      	ldr	r3, [pc, #116]	@ (8002060 <xTaskRemoveFromEventList+0x1a4>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	61da      	str	r2, [r3, #28]
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	621a      	str	r2, [r3, #32]
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	3218      	adds	r2, #24
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	3318      	adds	r3, #24
 800200c:	001a      	movs	r2, r3
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	609a      	str	r2, [r3, #8]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	4a12      	ldr	r2, [pc, #72]	@ (8002060 <xTaskRemoveFromEventList+0x1a4>)
 8002016:	629a      	str	r2, [r3, #40]	@ 0x28
 8002018:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <xTaskRemoveFromEventList+0x1a4>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <xTaskRemoveFromEventList+0x1a4>)
 8002020:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002026:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <xTaskRemoveFromEventList+0x1a8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202c:	429a      	cmp	r2, r3
 800202e:	d905      	bls.n	800203c <xTaskRemoveFromEventList+0x180>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002030:	2301      	movs	r3, #1
 8002032:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002034:	4b0c      	ldr	r3, [pc, #48]	@ (8002068 <xTaskRemoveFromEventList+0x1ac>)
 8002036:	2201      	movs	r2, #1
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	e001      	b.n	8002040 <xTaskRemoveFromEventList+0x184>
    }
    else
    {
        xReturn = pdFALSE;
 800203c:	2300      	movs	r3, #0
 800203e:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8002040:	69fb      	ldr	r3, [r7, #28]
}
 8002042:	0018      	movs	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	b008      	add	sp, #32
 8002048:	bd80      	pop	{r7, pc}
 800204a:	46c0      	nop			@ (mov r8, r8)
 800204c:	00000c74 	.word	0x00000c74
 8002050:	08005f8c 	.word	0x08005f8c
 8002054:	2000014c 	.word	0x2000014c
 8002058:	2000012c 	.word	0x2000012c
 800205c:	2000007c 	.word	0x2000007c
 8002060:	20000110 	.word	0x20000110
 8002064:	20000078 	.word	0x20000078
 8002068:	20000138 	.word	0x20000138

0800206c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002074:	4b05      	ldr	r3, [pc, #20]	@ (800208c <vTaskInternalSetTimeOutState+0x20>)
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <vTaskInternalSetTimeOutState+0x24>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	605a      	str	r2, [r3, #4]
}
 8002084:	46c0      	nop			@ (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b002      	add	sp, #8
 800208a:	bd80      	pop	{r7, pc}
 800208c:	2000013c 	.word	0x2000013c
 8002090:	20000128 	.word	0x20000128

08002094 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d105      	bne.n	80020b0 <xTaskCheckForTimeOut+0x1c>
 80020a4:	4a24      	ldr	r2, [pc, #144]	@ (8002138 <xTaskCheckForTimeOut+0xa4>)
 80020a6:	4b25      	ldr	r3, [pc, #148]	@ (800213c <xTaskCheckForTimeOut+0xa8>)
 80020a8:	0011      	movs	r1, r2
 80020aa:	0018      	movs	r0, r3
 80020ac:	f003 f940 	bl	8005330 <vAssertCalled>
    configASSERT( pxTicksToWait );
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d106      	bne.n	80020c4 <xTaskCheckForTimeOut+0x30>
 80020b6:	23cf      	movs	r3, #207	@ 0xcf
 80020b8:	011a      	lsls	r2, r3, #4
 80020ba:	4b20      	ldr	r3, [pc, #128]	@ (800213c <xTaskCheckForTimeOut+0xa8>)
 80020bc:	0011      	movs	r1, r2
 80020be:	0018      	movs	r0, r3
 80020c0:	f003 f936 	bl	8005330 <vAssertCalled>

    taskENTER_CRITICAL();
 80020c4:	f000 fe2c 	bl	8002d20 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80020c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002140 <xTaskCheckForTimeOut+0xac>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	60fb      	str	r3, [r7, #12]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b19      	ldr	r3, [pc, #100]	@ (8002144 <xTaskCheckForTimeOut+0xb0>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d00a      	beq.n	80020fa <xTaskCheckForTimeOut+0x66>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d305      	bcc.n	80020fa <xTaskCheckForTimeOut+0x66>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80020ee:	2301      	movs	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	e016      	b.n	8002128 <xTaskCheckForTimeOut+0x94>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	429a      	cmp	r2, r3
 8002102:	d20c      	bcs.n	800211e <xTaskCheckForTimeOut+0x8a>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad2      	subs	r2, r2, r3
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	0018      	movs	r0, r3
 8002114:	f7ff ffaa 	bl	800206c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e004      	b.n	8002128 <xTaskCheckForTimeOut+0x94>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002124:	2301      	movs	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8002128:	f000 fe0c 	bl	8002d44 <vPortExitCritical>

    return xReturn;
 800212c:	697b      	ldr	r3, [r7, #20]
}
 800212e:	0018      	movs	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	b006      	add	sp, #24
 8002134:	bd80      	pop	{r7, pc}
 8002136:	46c0      	nop			@ (mov r8, r8)
 8002138:	00000cef 	.word	0x00000cef
 800213c:	08005f8c 	.word	0x08005f8c
 8002140:	20000128 	.word	0x20000128
 8002144:	2000013c 	.word	0x2000013c

08002148 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800214c:	4b02      	ldr	r3, [pc, #8]	@ (8002158 <vTaskMissedYield+0x10>)
 800214e:	2201      	movs	r2, #1
 8002150:	601a      	str	r2, [r3, #0]
}
 8002152:	46c0      	nop			@ (mov r8, r8)
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000138 	.word	0x20000138

0800215c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002164:	f000 f842 	bl	80021ec <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002168:	4b03      	ldr	r3, [pc, #12]	@ (8002178 <prvIdleTask+0x1c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d9f9      	bls.n	8002164 <prvIdleTask+0x8>
            {
                taskYIELD();
 8002170:	f000 fdc6 	bl	8002d00 <vPortYield>
        prvCheckTasksWaitingTermination();
 8002174:	e7f6      	b.n	8002164 <prvIdleTask+0x8>
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	2000007c 	.word	0x2000007c

0800217c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	e00c      	b.n	80021a2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	0013      	movs	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	189b      	adds	r3, r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4a10      	ldr	r2, [pc, #64]	@ (80021d4 <prvInitialiseTaskLists+0x58>)
 8002194:	189b      	adds	r3, r3, r2
 8002196:	0018      	movs	r0, r3
 8002198:	f7fe f842 	bl	8000220 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3301      	adds	r3, #1
 80021a0:	607b      	str	r3, [r7, #4]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b04      	cmp	r3, #4
 80021a6:	d9ef      	bls.n	8002188 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80021a8:	4b0b      	ldr	r3, [pc, #44]	@ (80021d8 <prvInitialiseTaskLists+0x5c>)
 80021aa:	0018      	movs	r0, r3
 80021ac:	f7fe f838 	bl	8000220 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80021b0:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <prvInitialiseTaskLists+0x60>)
 80021b2:	0018      	movs	r0, r3
 80021b4:	f7fe f834 	bl	8000220 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80021b8:	4b09      	ldr	r3, [pc, #36]	@ (80021e0 <prvInitialiseTaskLists+0x64>)
 80021ba:	0018      	movs	r0, r3
 80021bc:	f7fe f830 	bl	8000220 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80021c0:	4b08      	ldr	r3, [pc, #32]	@ (80021e4 <prvInitialiseTaskLists+0x68>)
 80021c2:	4a05      	ldr	r2, [pc, #20]	@ (80021d8 <prvInitialiseTaskLists+0x5c>)
 80021c4:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80021c6:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <prvInitialiseTaskLists+0x6c>)
 80021c8:	4a04      	ldr	r2, [pc, #16]	@ (80021dc <prvInitialiseTaskLists+0x60>)
 80021ca:	601a      	str	r2, [r3, #0]
}
 80021cc:	46c0      	nop			@ (mov r8, r8)
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b002      	add	sp, #8
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	2000007c 	.word	0x2000007c
 80021d8:	200000e0 	.word	0x200000e0
 80021dc:	200000f4 	.word	0x200000f4
 80021e0:	20000110 	.word	0x20000110
 80021e4:	20000108 	.word	0x20000108
 80021e8:	2000010c 	.word	0x2000010c

080021ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0

            prvDeleteTCB( pxTCB );
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80021f0:	46c0      	nop			@ (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
	...

080021f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021fc:	4b09      	ldr	r3, [pc, #36]	@ (8002224 <prvResetNextTaskUnblockTime+0x2c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d104      	bne.n	8002210 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002206:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <prvResetNextTaskUnblockTime+0x30>)
 8002208:	2201      	movs	r2, #1
 800220a:	4252      	negs	r2, r2
 800220c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800220e:	e005      	b.n	800221c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002210:	4b04      	ldr	r3, [pc, #16]	@ (8002224 <prvResetNextTaskUnblockTime+0x2c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	4b03      	ldr	r3, [pc, #12]	@ (8002228 <prvResetNextTaskUnblockTime+0x30>)
 800221a:	601a      	str	r2, [r3, #0]
}
 800221c:	46c0      	nop			@ (mov r8, r8)
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	46c0      	nop			@ (mov r8, r8)
 8002224:	20000108 	.word	0x20000108
 8002228:	20000144 	.word	0x20000144

0800222c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002232:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <xTaskGetSchedulerState+0x30>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d102      	bne.n	8002240 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800223a:	2301      	movs	r3, #1
 800223c:	607b      	str	r3, [r7, #4]
 800223e:	e008      	b.n	8002252 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002240:	4b07      	ldr	r3, [pc, #28]	@ (8002260 <xTaskGetSchedulerState+0x34>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d102      	bne.n	800224e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002248:	2302      	movs	r3, #2
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	e001      	b.n	8002252 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800224e:	2300      	movs	r3, #0
 8002250:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002252:	687b      	ldr	r3, [r7, #4]
    }
 8002254:	0018      	movs	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	b002      	add	sp, #8
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000130 	.word	0x20000130
 8002260:	2000014c 	.word	0x2000014c

08002264 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d100      	bne.n	800227c <xTaskPriorityInherit+0x18>
 800227a:	e084      	b.n	8002386 <xTaskPriorityInherit+0x122>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002280:	4b43      	ldr	r3, [pc, #268]	@ (8002390 <xTaskPriorityInherit+0x12c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002286:	429a      	cmp	r2, r3
 8002288:	d274      	bcs.n	8002374 <xTaskPriorityInherit+0x110>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	2b00      	cmp	r3, #0
 8002290:	db06      	blt.n	80022a0 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002292:	4b3f      	ldr	r3, [pc, #252]	@ (8002390 <xTaskPriorityInherit+0x12c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002298:	2205      	movs	r2, #5
 800229a:	1ad2      	subs	r2, r2, r3
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	6959      	ldr	r1, [r3, #20]
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a8:	0013      	movs	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	189b      	adds	r3, r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4a38      	ldr	r2, [pc, #224]	@ (8002394 <xTaskPriorityInherit+0x130>)
 80022b2:	189b      	adds	r3, r3, r2
 80022b4:	4299      	cmp	r1, r3
 80022b6:	d14d      	bne.n	8002354 <xTaskPriorityInherit+0xf0>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	3304      	adds	r3, #4
 80022bc:	0018      	movs	r0, r3
 80022be:	f7fe f80e 	bl	80002de <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80022c2:	4b33      	ldr	r3, [pc, #204]	@ (8002390 <xTaskPriorityInherit+0x12c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	0019      	movs	r1, r3
 80022d0:	2030      	movs	r0, #48	@ 0x30
 80022d2:	f001 fd25 	bl	8003d20 <xTraceEventCreate1>
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022da:	4b2f      	ldr	r3, [pc, #188]	@ (8002398 <xTaskPriorityInherit+0x134>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d903      	bls.n	80022ea <xTaskPriorityInherit+0x86>
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002398 <xTaskPriorityInherit+0x134>)
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ee:	4929      	ldr	r1, [pc, #164]	@ (8002394 <xTaskPriorityInherit+0x130>)
 80022f0:	0013      	movs	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	189b      	adds	r3, r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	18cb      	adds	r3, r1, r3
 80022fa:	3304      	adds	r3, #4
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	68fa      	ldr	r2, [r7, #12]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	3204      	adds	r2, #4
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1d1a      	adds	r2, r3, #4
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002324:	0013      	movs	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	189b      	adds	r3, r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4a19      	ldr	r2, [pc, #100]	@ (8002394 <xTaskPriorityInherit+0x130>)
 800232e:	189a      	adds	r2, r3, r2
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	615a      	str	r2, [r3, #20]
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002338:	4916      	ldr	r1, [pc, #88]	@ (8002394 <xTaskPriorityInherit+0x130>)
 800233a:	0013      	movs	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	189b      	adds	r3, r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	585b      	ldr	r3, [r3, r1]
 8002344:	1c58      	adds	r0, r3, #1
 8002346:	4913      	ldr	r1, [pc, #76]	@ (8002394 <xTaskPriorityInherit+0x130>)
 8002348:	0013      	movs	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	189b      	adds	r3, r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	5058      	str	r0, [r3, r1]
 8002352:	e004      	b.n	800235e <xTaskPriorityInherit+0xfa>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002354:	4b0e      	ldr	r3, [pc, #56]	@ (8002390 <xTaskPriorityInherit+0x12c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800235e:	6939      	ldr	r1, [r7, #16]
 8002360:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <xTaskPriorityInherit+0x12c>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002366:	001a      	movs	r2, r3
 8002368:	2005      	movs	r0, #5
 800236a:	f001 fd51 	bl	8003e10 <xTraceEventCreate2>

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800236e:	2301      	movs	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	e008      	b.n	8002386 <xTaskPriorityInherit+0x122>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002378:	4b05      	ldr	r3, [pc, #20]	@ (8002390 <xTaskPriorityInherit+0x12c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237e:	429a      	cmp	r2, r3
 8002380:	d201      	bcs.n	8002386 <xTaskPriorityInherit+0x122>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8002382:	2301      	movs	r3, #1
 8002384:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8002386:	697b      	ldr	r3, [r7, #20]
    }
 8002388:	0018      	movs	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	b006      	add	sp, #24
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000078 	.word	0x20000078
 8002394:	2000007c 	.word	0x2000007c
 8002398:	2000012c 	.word	0x2000012c

0800239c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d100      	bne.n	80023b4 <xTaskPriorityDisinherit+0x18>
 80023b2:	e07e      	b.n	80024b2 <xTaskPriorityDisinherit+0x116>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80023b4:	4b41      	ldr	r3, [pc, #260]	@ (80024bc <xTaskPriorityDisinherit+0x120>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d005      	beq.n	80023ca <xTaskPriorityDisinherit+0x2e>
 80023be:	4a40      	ldr	r2, [pc, #256]	@ (80024c0 <xTaskPriorityDisinherit+0x124>)
 80023c0:	4b40      	ldr	r3, [pc, #256]	@ (80024c4 <xTaskPriorityDisinherit+0x128>)
 80023c2:	0011      	movs	r1, r2
 80023c4:	0018      	movs	r0, r3
 80023c6:	f002 ffb3 	bl	8005330 <vAssertCalled>
            configASSERT( pxTCB->uxMutexesHeld );
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d105      	bne.n	80023de <xTaskPriorityDisinherit+0x42>
 80023d2:	4a3d      	ldr	r2, [pc, #244]	@ (80024c8 <xTaskPriorityDisinherit+0x12c>)
 80023d4:	4b3b      	ldr	r3, [pc, #236]	@ (80024c4 <xTaskPriorityDisinherit+0x128>)
 80023d6:	0011      	movs	r1, r2
 80023d8:	0018      	movs	r0, r3
 80023da:	f002 ffa9 	bl	8005330 <vAssertCalled>
            ( pxTCB->uxMutexesHeld )--;
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023e2:	1e5a      	subs	r2, r3, #1
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d05e      	beq.n	80024b2 <xTaskPriorityDisinherit+0x116>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d15a      	bne.n	80024b2 <xTaskPriorityDisinherit+0x116>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	3304      	adds	r3, #4
 8002400:	0018      	movs	r0, r3
 8002402:	f7fd ff6c 	bl	80002de <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8002406:	6939      	ldr	r1, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240c:	001a      	movs	r2, r3
 800240e:	2006      	movs	r0, #6
 8002410:	f001 fcfe 	bl	8003e10 <xTraceEventCreate2>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002420:	2205      	movs	r2, #5
 8002422:	1ad2      	subs	r2, r2, r3
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	0019      	movs	r1, r3
 800242c:	2030      	movs	r0, #48	@ 0x30
 800242e:	f001 fc77 	bl	8003d20 <xTraceEventCreate1>
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002436:	4b25      	ldr	r3, [pc, #148]	@ (80024cc <xTaskPriorityDisinherit+0x130>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	429a      	cmp	r2, r3
 800243c:	d903      	bls.n	8002446 <xTaskPriorityDisinherit+0xaa>
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002442:	4b22      	ldr	r3, [pc, #136]	@ (80024cc <xTaskPriorityDisinherit+0x130>)
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800244a:	4921      	ldr	r1, [pc, #132]	@ (80024d0 <xTaskPriorityDisinherit+0x134>)
 800244c:	0013      	movs	r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	189b      	adds	r3, r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	18cb      	adds	r3, r1, r3
 8002456:	3304      	adds	r3, #4
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	609a      	str	r2, [r3, #8]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	3204      	adds	r2, #4
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1d1a      	adds	r2, r3, #4
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002480:	0013      	movs	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	189b      	adds	r3, r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	4a11      	ldr	r2, [pc, #68]	@ (80024d0 <xTaskPriorityDisinherit+0x134>)
 800248a:	189a      	adds	r2, r3, r2
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	615a      	str	r2, [r3, #20]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002494:	490e      	ldr	r1, [pc, #56]	@ (80024d0 <xTaskPriorityDisinherit+0x134>)
 8002496:	0013      	movs	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	189b      	adds	r3, r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	585b      	ldr	r3, [r3, r1]
 80024a0:	1c58      	adds	r0, r3, #1
 80024a2:	490b      	ldr	r1, [pc, #44]	@ (80024d0 <xTaskPriorityDisinherit+0x134>)
 80024a4:	0013      	movs	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	189b      	adds	r3, r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	5058      	str	r0, [r3, r1]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80024ae:	2301      	movs	r3, #1
 80024b0:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80024b2:	697b      	ldr	r3, [r7, #20]
    }
 80024b4:	0018      	movs	r0, r3
 80024b6:	46bd      	mov	sp, r7
 80024b8:	b006      	add	sp, #24
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	20000078 	.word	0x20000078
 80024c0:	00001048 	.word	0x00001048
 80024c4:	08005f8c 	.word	0x08005f8c
 80024c8:	00001049 	.word	0x00001049
 80024cc:	2000012c 	.word	0x2000012c
 80024d0:	2000007c 	.word	0x2000007c

080024d4 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80024e2:	2301      	movs	r3, #1
 80024e4:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d100      	bne.n	80024ee <vTaskPriorityDisinheritAfterTimeout+0x1a>
 80024ec:	e092      	b.n	8002614 <vTaskPriorityDisinheritAfterTimeout+0x140>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d105      	bne.n	8002502 <vTaskPriorityDisinheritAfterTimeout+0x2e>
 80024f6:	4a49      	ldr	r2, [pc, #292]	@ (800261c <vTaskPriorityDisinheritAfterTimeout+0x148>)
 80024f8:	4b49      	ldr	r3, [pc, #292]	@ (8002620 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 80024fa:	0011      	movs	r1, r2
 80024fc:	0018      	movs	r0, r3
 80024fe:	f002 ff17 	bl	8005330 <vAssertCalled>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	429a      	cmp	r2, r3
 800250a:	d902      	bls.n	8002512 <vTaskPriorityDisinheritAfterTimeout+0x3e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	61fb      	str	r3, [r7, #28]
 8002510:	e002      	b.n	8002518 <vTaskPriorityDisinheritAfterTimeout+0x44>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002516:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800251c:	69fa      	ldr	r2, [r7, #28]
 800251e:	429a      	cmp	r2, r3
 8002520:	d100      	bne.n	8002524 <vTaskPriorityDisinheritAfterTimeout+0x50>
 8002522:	e077      	b.n	8002614 <vTaskPriorityDisinheritAfterTimeout+0x140>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	429a      	cmp	r2, r3
 800252c:	d172      	bne.n	8002614 <vTaskPriorityDisinheritAfterTimeout+0x140>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800252e:	4b3d      	ldr	r3, [pc, #244]	@ (8002624 <vTaskPriorityDisinheritAfterTimeout+0x150>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	429a      	cmp	r2, r3
 8002536:	d105      	bne.n	8002544 <vTaskPriorityDisinheritAfterTimeout+0x70>
 8002538:	4a3b      	ldr	r2, [pc, #236]	@ (8002628 <vTaskPriorityDisinheritAfterTimeout+0x154>)
 800253a:	4b39      	ldr	r3, [pc, #228]	@ (8002620 <vTaskPriorityDisinheritAfterTimeout+0x14c>)
 800253c:	0011      	movs	r1, r2
 800253e:	0018      	movs	r0, r3
 8002540:	f002 fef6 	bl	8005330 <vAssertCalled>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	0019      	movs	r1, r3
 800254a:	2006      	movs	r0, #6
 800254c:	f001 fc60 	bl	8003e10 <xTraceEventCreate2>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002554:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	69fa      	ldr	r2, [r7, #28]
 800255a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	2b00      	cmp	r3, #0
 8002562:	db04      	blt.n	800256e <vTaskPriorityDisinheritAfterTimeout+0x9a>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	2205      	movs	r2, #5
 8002568:	1ad2      	subs	r2, r2, r3
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	6959      	ldr	r1, [r3, #20]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	0013      	movs	r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	189b      	adds	r3, r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4a2b      	ldr	r2, [pc, #172]	@ (800262c <vTaskPriorityDisinheritAfterTimeout+0x158>)
 800257e:	189b      	adds	r3, r3, r2
 8002580:	4299      	cmp	r1, r3
 8002582:	d147      	bne.n	8002614 <vTaskPriorityDisinheritAfterTimeout+0x140>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	3304      	adds	r3, #4
 8002588:	0018      	movs	r0, r3
 800258a:	f7fd fea8 	bl	80002de <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	0019      	movs	r1, r3
 8002592:	2030      	movs	r0, #48	@ 0x30
 8002594:	f001 fbc4 	bl	8003d20 <xTraceEventCreate1>
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800259c:	4b24      	ldr	r3, [pc, #144]	@ (8002630 <vTaskPriorityDisinheritAfterTimeout+0x15c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d903      	bls.n	80025ac <vTaskPriorityDisinheritAfterTimeout+0xd8>
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a8:	4b21      	ldr	r3, [pc, #132]	@ (8002630 <vTaskPriorityDisinheritAfterTimeout+0x15c>)
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025b0:	491e      	ldr	r1, [pc, #120]	@ (800262c <vTaskPriorityDisinheritAfterTimeout+0x158>)
 80025b2:	0013      	movs	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	189b      	adds	r3, r3, r2
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	18cb      	adds	r3, r1, r3
 80025bc:	3304      	adds	r3, #4
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	60da      	str	r2, [r3, #12]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	3204      	adds	r2, #4
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	1d1a      	adds	r2, r3, #4
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	609a      	str	r2, [r3, #8]
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025e6:	0013      	movs	r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	189b      	adds	r3, r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4a0f      	ldr	r2, [pc, #60]	@ (800262c <vTaskPriorityDisinheritAfterTimeout+0x158>)
 80025f0:	189a      	adds	r2, r3, r2
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	615a      	str	r2, [r3, #20]
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025fa:	490c      	ldr	r1, [pc, #48]	@ (800262c <vTaskPriorityDisinheritAfterTimeout+0x158>)
 80025fc:	0013      	movs	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	189b      	adds	r3, r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	585b      	ldr	r3, [r3, r1]
 8002606:	1c58      	adds	r0, r3, #1
 8002608:	4908      	ldr	r1, [pc, #32]	@ (800262c <vTaskPriorityDisinheritAfterTimeout+0x158>)
 800260a:	0013      	movs	r3, r2
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	189b      	adds	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	5058      	str	r0, [r3, r1]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002614:	46c0      	nop			@ (mov r8, r8)
 8002616:	46bd      	mov	sp, r7
 8002618:	b008      	add	sp, #32
 800261a:	bd80      	pop	{r7, pc}
 800261c:	00001098 	.word	0x00001098
 8002620:	08005f8c 	.word	0x08005f8c
 8002624:	20000078 	.word	0x20000078
 8002628:	000010b3 	.word	0x000010b3
 800262c:	2000007c 	.word	0x2000007c
 8002630:	2000012c 	.word	0x2000012c

08002634 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <pvTaskIncrementMutexHeldCount+0x20>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d004      	beq.n	800264a <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8002640:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <pvTaskIncrementMutexHeldCount+0x20>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002646:	3201      	adds	r2, #1
 8002648:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        return pxCurrentTCB;
 800264a:	4b02      	ldr	r3, [pc, #8]	@ (8002654 <pvTaskIncrementMutexHeldCount+0x20>)
 800264c:	681b      	ldr	r3, [r3, #0]
    }
 800264e:	0018      	movs	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000078 	.word	0x20000078

08002658 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002662:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <prvAddCurrentTaskToDelayedList+0x74>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002668:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <prvAddCurrentTaskToDelayedList+0x78>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	3304      	adds	r3, #4
 800266e:	0018      	movs	r0, r3
 8002670:	f7fd fe35 	bl	80002de <uxListRemove>
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	18d3      	adds	r3, r2, r3
 800267a:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800267c:	4b14      	ldr	r3, [pc, #80]	@ (80026d0 <prvAddCurrentTaskToDelayedList+0x78>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	429a      	cmp	r2, r3
 800268a:	d209      	bcs.n	80026a0 <prvAddCurrentTaskToDelayedList+0x48>
        {
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800268c:	4b11      	ldr	r3, [pc, #68]	@ (80026d4 <prvAddCurrentTaskToDelayedList+0x7c>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <prvAddCurrentTaskToDelayedList+0x78>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	3304      	adds	r3, #4
 8002696:	0019      	movs	r1, r3
 8002698:	0010      	movs	r0, r2
 800269a:	f7fd fdea 	bl	8000272 <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800269e:	e010      	b.n	80026c2 <prvAddCurrentTaskToDelayedList+0x6a>
            vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80026a0:	4b0d      	ldr	r3, [pc, #52]	@ (80026d8 <prvAddCurrentTaskToDelayedList+0x80>)
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <prvAddCurrentTaskToDelayedList+0x78>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	3304      	adds	r3, #4
 80026aa:	0019      	movs	r1, r3
 80026ac:	0010      	movs	r0, r2
 80026ae:	f7fd fde0 	bl	8000272 <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 80026b2:	4b0a      	ldr	r3, [pc, #40]	@ (80026dc <prvAddCurrentTaskToDelayedList+0x84>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d202      	bcs.n	80026c2 <prvAddCurrentTaskToDelayedList+0x6a>
                xNextTaskUnblockTime = xTimeToWake;
 80026bc:	4b07      	ldr	r3, [pc, #28]	@ (80026dc <prvAddCurrentTaskToDelayedList+0x84>)
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	601a      	str	r2, [r3, #0]
}
 80026c2:	46c0      	nop			@ (mov r8, r8)
 80026c4:	46bd      	mov	sp, r7
 80026c6:	b004      	add	sp, #16
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	20000128 	.word	0x20000128
 80026d0:	20000078 	.word	0x20000078
 80026d4:	2000010c 	.word	0x2000010c
 80026d8:	20000108 	.word	0x20000108
 80026dc:	20000144 	.word	0x20000144

080026e0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80026ea:	f000 fa41 	bl	8002b70 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80026ee:	4b10      	ldr	r3, [pc, #64]	@ (8002730 <xTimerCreateTimerTask+0x50>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80026f6:	490f      	ldr	r1, [pc, #60]	@ (8002734 <xTimerCreateTimerTask+0x54>)
 80026f8:	480f      	ldr	r0, [pc, #60]	@ (8002738 <xTimerCreateTimerTask+0x58>)
 80026fa:	4b10      	ldr	r3, [pc, #64]	@ (800273c <xTimerCreateTimerTask+0x5c>)
 80026fc:	9301      	str	r3, [sp, #4]
 80026fe:	2303      	movs	r3, #3
 8002700:	9300      	str	r3, [sp, #0]
 8002702:	2300      	movs	r3, #0
 8002704:	2280      	movs	r2, #128	@ 0x80
 8002706:	f7fe fec6 	bl	8001496 <xTaskCreate>
 800270a:	0003      	movs	r3, r0
 800270c:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d107      	bne.n	8002724 <xTimerCreateTimerTask+0x44>
 8002714:	231a      	movs	r3, #26
 8002716:	33ff      	adds	r3, #255	@ 0xff
 8002718:	001a      	movs	r2, r3
 800271a:	4b09      	ldr	r3, [pc, #36]	@ (8002740 <xTimerCreateTimerTask+0x60>)
 800271c:	0011      	movs	r1, r2
 800271e:	0018      	movs	r0, r3
 8002720:	f002 fe06 	bl	8005330 <vAssertCalled>
        return xReturn;
 8002724:	687b      	ldr	r3, [r7, #4]
    }
 8002726:	0018      	movs	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	b002      	add	sp, #8
 800272c:	bd80      	pop	{r7, pc}
 800272e:	46c0      	nop			@ (mov r8, r8)
 8002730:	20000180 	.word	0x20000180
 8002734:	08005fa8 	.word	0x08005fa8
 8002738:	080027ed 	.word	0x080027ed
 800273c:	20000184 	.word	0x20000184
 8002740:	08005fb0 	.word	0x08005fb0

08002744 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002750:	e009      	b.n	8002766 <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	18d3      	adds	r3, r2, r3
 800275a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	0010      	movs	r0, r2
 8002764:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	18d1      	adds	r1, r2, r3
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f000 f8da 	bl	800292c <prvInsertTimerInActiveList>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d1ea      	bne.n	8002752 <prvReloadTimer+0xe>
        }
    }
 800277c:	46c0      	nop			@ (mov r8, r8)
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	46bd      	mov	sp, r7
 8002782:	b004      	add	sp, #16
 8002784:	bd80      	pop	{r7, pc}
	...

08002788 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002792:	4b15      	ldr	r3, [pc, #84]	@ (80027e8 <prvProcessExpiredTimer+0x60>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	3304      	adds	r3, #4
 80027a0:	0018      	movs	r0, r3
 80027a2:	f7fd fd9c 	bl	80002de <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2228      	movs	r2, #40	@ 0x28
 80027aa:	5c9b      	ldrb	r3, [r3, r2]
 80027ac:	001a      	movs	r2, r3
 80027ae:	2304      	movs	r3, #4
 80027b0:	4013      	ands	r3, r2
 80027b2:	d006      	beq.n	80027c2 <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	0018      	movs	r0, r3
 80027bc:	f7ff ffc2 	bl	8002744 <prvReloadTimer>
 80027c0:	e008      	b.n	80027d4 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2228      	movs	r2, #40	@ 0x28
 80027c6:	5c9b      	ldrb	r3, [r3, r2]
 80027c8:	2201      	movs	r2, #1
 80027ca:	4393      	bics	r3, r2
 80027cc:	b2d9      	uxtb	r1, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2228      	movs	r2, #40	@ 0x28
 80027d2:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	0010      	movs	r0, r2
 80027dc:	4798      	blx	r3
    }
 80027de:	46c0      	nop			@ (mov r8, r8)
 80027e0:	46bd      	mov	sp, r7
 80027e2:	b004      	add	sp, #16
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	46c0      	nop			@ (mov r8, r8)
 80027e8:	20000178 	.word	0x20000178

080027ec <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80027f4:	2308      	movs	r3, #8
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	0018      	movs	r0, r3
 80027fa:	f000 f855 	bl	80028a8 <prvGetNextExpireTime>
 80027fe:	0003      	movs	r3, r0
 8002800:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002802:	68ba      	ldr	r2, [r7, #8]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	0011      	movs	r1, r2
 8002808:	0018      	movs	r0, r3
 800280a:	f000 f805 	bl	8002818 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800280e:	f000 f8cf 	bl	80029b0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002812:	46c0      	nop			@ (mov r8, r8)
 8002814:	e7ee      	b.n	80027f4 <prvTimerTask+0x8>
	...

08002818 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8002822:	f7ff f83d 	bl	80018a0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002826:	2308      	movs	r3, #8
 8002828:	18fb      	adds	r3, r7, r3
 800282a:	0018      	movs	r0, r3
 800282c:	f000 f85e 	bl	80028ec <prvSampleTimeNow>
 8002830:	0003      	movs	r3, r0
 8002832:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d12b      	bne.n	8002892 <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10c      	bne.n	800285a <prvProcessTimerOrBlockTask+0x42>
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	429a      	cmp	r2, r3
 8002846:	d808      	bhi.n	800285a <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 8002848:	f7ff f836 	bl	80018b8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	0011      	movs	r1, r2
 8002852:	0018      	movs	r0, r3
 8002854:	f7ff ff98 	bl	8002788 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8002858:	e01d      	b.n	8002896 <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002860:	4b0f      	ldr	r3, [pc, #60]	@ (80028a0 <prvProcessTimerOrBlockTask+0x88>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <prvProcessTimerOrBlockTask+0x56>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <prvProcessTimerOrBlockTask+0x58>
 800286e:	2300      	movs	r3, #0
 8002870:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002872:	4b0c      	ldr	r3, [pc, #48]	@ (80028a4 <prvProcessTimerOrBlockTask+0x8c>)
 8002874:	6818      	ldr	r0, [r3, #0]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	0019      	movs	r1, r3
 8002880:	f7fe fdd6 	bl	8001430 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8002884:	f7ff f818 	bl	80018b8 <xTaskResumeAll>
 8002888:	1e03      	subs	r3, r0, #0
 800288a:	d104      	bne.n	8002896 <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 800288c:	f000 fa38 	bl	8002d00 <vPortYield>
    }
 8002890:	e001      	b.n	8002896 <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 8002892:	f7ff f811 	bl	80018b8 <xTaskResumeAll>
    }
 8002896:	46c0      	nop			@ (mov r8, r8)
 8002898:	46bd      	mov	sp, r7
 800289a:	b004      	add	sp, #16
 800289c:	bd80      	pop	{r7, pc}
 800289e:	46c0      	nop			@ (mov r8, r8)
 80028a0:	2000017c 	.word	0x2000017c
 80028a4:	20000180 	.word	0x20000180

080028a8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80028b0:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <prvGetNextExpireTime+0x40>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <prvGetNextExpireTime+0x16>
 80028ba:	2201      	movs	r2, #1
 80028bc:	e000      	b.n	80028c0 <prvGetNextExpireTime+0x18>
 80028be:	2200      	movs	r2, #0
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d105      	bne.n	80028d8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <prvGetNextExpireTime+0x40>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	e001      	b.n	80028dc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80028dc:	68fb      	ldr	r3, [r7, #12]
    }
 80028de:	0018      	movs	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b004      	add	sp, #16
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			@ (mov r8, r8)
 80028e8:	20000178 	.word	0x20000178

080028ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80028f4:	f7ff f8d6 	bl	8001aa4 <xTaskGetTickCount>
 80028f8:	0003      	movs	r3, r0
 80028fa:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 80028fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002928 <prvSampleTimeNow+0x3c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	429a      	cmp	r2, r3
 8002904:	d205      	bcs.n	8002912 <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 8002906:	f000 f90b 	bl	8002b20 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	e002      	b.n	8002918 <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002918:	4b03      	ldr	r3, [pc, #12]	@ (8002928 <prvSampleTimeNow+0x3c>)
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 800291e:	68fb      	ldr	r3, [r7, #12]
    }
 8002920:	0018      	movs	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	b004      	add	sp, #16
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20000188 	.word	0x20000188

0800292c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
 8002938:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	68ba      	ldr	r2, [r7, #8]
 8002942:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	429a      	cmp	r2, r3
 8002950:	d812      	bhi.n	8002978 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	1ad2      	subs	r2, r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	429a      	cmp	r2, r3
 800295e:	d302      	bcc.n	8002966 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8002960:	2301      	movs	r3, #1
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	e01b      	b.n	800299e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002966:	4b10      	ldr	r3, [pc, #64]	@ (80029a8 <prvInsertTimerInActiveList+0x7c>)
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	3304      	adds	r3, #4
 800296e:	0019      	movs	r1, r3
 8002970:	0010      	movs	r0, r2
 8002972:	f7fd fc7e 	bl	8000272 <vListInsert>
 8002976:	e012      	b.n	800299e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d206      	bcs.n	800298e <prvInsertTimerInActiveList+0x62>
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	429a      	cmp	r2, r3
 8002986:	d302      	bcc.n	800298e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002988:	2301      	movs	r3, #1
 800298a:	617b      	str	r3, [r7, #20]
 800298c:	e007      	b.n	800299e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800298e:	4b07      	ldr	r3, [pc, #28]	@ (80029ac <prvInsertTimerInActiveList+0x80>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	3304      	adds	r3, #4
 8002996:	0019      	movs	r1, r3
 8002998:	0010      	movs	r0, r2
 800299a:	f7fd fc6a 	bl	8000272 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800299e:	697b      	ldr	r3, [r7, #20]
    }
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b006      	add	sp, #24
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	2000017c 	.word	0x2000017c
 80029ac:	20000178 	.word	0x20000178

080029b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80029b6:	e09b      	b.n	8002af0 <prvProcessReceivedCommands+0x140>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	da00      	bge.n	80029c2 <prvProcessReceivedCommands+0x12>
 80029c0:	e096      	b.n	8002af0 <prvProcessReceivedCommands+0x140>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80029c2:	1d3b      	adds	r3, r7, #4
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	617b      	str	r3, [r7, #20]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d004      	beq.n	80029da <prvProcessReceivedCommands+0x2a>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	3304      	adds	r3, #4
 80029d4:	0018      	movs	r0, r3
 80029d6:	f7fd fc82 	bl	80002de <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80029da:	003b      	movs	r3, r7
 80029dc:	0018      	movs	r0, r3
 80029de:	f7ff ff85 	bl	80028ec <prvSampleTimeNow>
 80029e2:	0003      	movs	r3, r0
 80029e4:	613b      	str	r3, [r7, #16]

                switch( xMessage.xMessageID )
 80029e6:	1d3b      	adds	r3, r7, #4
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b09      	cmp	r3, #9
 80029ec:	d900      	bls.n	80029f0 <prvProcessReceivedCommands+0x40>
 80029ee:	e07c      	b.n	8002aea <prvProcessReceivedCommands+0x13a>
 80029f0:	009a      	lsls	r2, r3, #2
 80029f2:	4b47      	ldr	r3, [pc, #284]	@ (8002b10 <prvProcessReceivedCommands+0x160>)
 80029f4:	18d3      	adds	r3, r2, r3
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2228      	movs	r2, #40	@ 0x28
 80029fe:	5c9b      	ldrb	r3, [r3, r2]
 8002a00:	2201      	movs	r2, #1
 8002a02:	4313      	orrs	r3, r2
 8002a04:	b2d9      	uxtb	r1, r3
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	2228      	movs	r2, #40	@ 0x28
 8002a0a:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002a0c:	1d3b      	adds	r3, r7, #4
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	18d1      	adds	r1, r2, r3
 8002a16:	1d3b      	adds	r3, r7, #4
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	6978      	ldr	r0, [r7, #20]
 8002a1e:	f7ff ff85 	bl	800292c <prvInsertTimerInActiveList>
 8002a22:	1e03      	subs	r3, r0, #0
 8002a24:	d063      	beq.n	8002aee <prvProcessReceivedCommands+0x13e>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2228      	movs	r2, #40	@ 0x28
 8002a2a:	5c9b      	ldrb	r3, [r3, r2]
 8002a2c:	001a      	movs	r2, r3
 8002a2e:	2304      	movs	r3, #4
 8002a30:	4013      	ands	r3, r2
 8002a32:	d00a      	beq.n	8002a4a <prvProcessReceivedCommands+0x9a>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8002a34:	1d3b      	adds	r3, r7, #4
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	18d1      	adds	r1, r2, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7ff fe7e 	bl	8002744 <prvReloadTimer>
 8002a48:	e008      	b.n	8002a5c <prvProcessReceivedCommands+0xac>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2228      	movs	r2, #40	@ 0x28
 8002a4e:	5c9b      	ldrb	r3, [r3, r2]
 8002a50:	2201      	movs	r2, #1
 8002a52:	4393      	bics	r3, r2
 8002a54:	b2d9      	uxtb	r1, r3
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	2228      	movs	r2, #40	@ 0x28
 8002a5a:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	0010      	movs	r0, r2
 8002a64:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8002a66:	e042      	b.n	8002aee <prvProcessReceivedCommands+0x13e>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	2228      	movs	r2, #40	@ 0x28
 8002a6c:	5c9b      	ldrb	r3, [r3, r2]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4393      	bics	r3, r2
 8002a72:	b2d9      	uxtb	r1, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	2228      	movs	r2, #40	@ 0x28
 8002a78:	5499      	strb	r1, [r3, r2]
                        break;
 8002a7a:	e039      	b.n	8002af0 <prvProcessReceivedCommands+0x140>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	2228      	movs	r2, #40	@ 0x28
 8002a80:	5c9b      	ldrb	r3, [r3, r2]
 8002a82:	2201      	movs	r2, #1
 8002a84:	4313      	orrs	r3, r2
 8002a86:	b2d9      	uxtb	r1, r3
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2228      	movs	r2, #40	@ 0x28
 8002a8c:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002a8e:	1d3b      	adds	r3, r7, #4
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	699b      	ldr	r3, [r3, #24]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d105      	bne.n	8002aaa <prvProcessReceivedCommands+0xfa>
 8002a9e:	4a1d      	ldr	r2, [pc, #116]	@ (8002b14 <prvProcessReceivedCommands+0x164>)
 8002aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b18 <prvProcessReceivedCommands+0x168>)
 8002aa2:	0011      	movs	r1, r2
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f002 fc43 	bl	8005330 <vAssertCalled>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	699a      	ldr	r2, [r3, #24]
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	18d1      	adds	r1, r2, r3
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	6978      	ldr	r0, [r7, #20]
 8002ab8:	f7ff ff38 	bl	800292c <prvInsertTimerInActiveList>
                        break;
 8002abc:	e018      	b.n	8002af0 <prvProcessReceivedCommands+0x140>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2228      	movs	r2, #40	@ 0x28
 8002ac2:	5c9b      	ldrb	r3, [r3, r2]
 8002ac4:	001a      	movs	r2, r3
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d104      	bne.n	8002ad6 <prvProcessReceivedCommands+0x126>
                            {
                                vPortFree( pxTimer );
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 fa2e 	bl	8002f30 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002ad4:	e00c      	b.n	8002af0 <prvProcessReceivedCommands+0x140>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2228      	movs	r2, #40	@ 0x28
 8002ada:	5c9b      	ldrb	r3, [r3, r2]
 8002adc:	2201      	movs	r2, #1
 8002ade:	4393      	bics	r3, r2
 8002ae0:	b2d9      	uxtb	r1, r3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	2228      	movs	r2, #40	@ 0x28
 8002ae6:	5499      	strb	r1, [r3, r2]
                        break;
 8002ae8:	e002      	b.n	8002af0 <prvProcessReceivedCommands+0x140>

                    default:
                        /* Don't expect to get here. */
                        break;
 8002aea:	46c0      	nop			@ (mov r8, r8)
 8002aec:	e000      	b.n	8002af0 <prvProcessReceivedCommands+0x140>
                        break;
 8002aee:	46c0      	nop			@ (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002af0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <prvProcessReceivedCommands+0x16c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	1d39      	adds	r1, r7, #4
 8002af6:	2200      	movs	r2, #0
 8002af8:	0018      	movs	r0, r3
 8002afa:	f7fd fffb 	bl	8000af4 <xQueueReceive>
 8002afe:	1e03      	subs	r3, r0, #0
 8002b00:	d000      	beq.n	8002b04 <prvProcessReceivedCommands+0x154>
 8002b02:	e759      	b.n	80029b8 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8002b04:	46c0      	nop			@ (mov r8, r8)
 8002b06:	46c0      	nop			@ (mov r8, r8)
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	b006      	add	sp, #24
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	080062a8 	.word	0x080062a8
 8002b14:	0000035e 	.word	0x0000035e
 8002b18:	08005fb0 	.word	0x08005fb0
 8002b1c:	20000180 	.word	0x20000180

08002b20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002b26:	e00b      	b.n	8002b40 <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b28:	4b0f      	ldr	r3, [pc, #60]	@ (8002b68 <prvSwitchTimerLists+0x48>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8002b32:	2301      	movs	r3, #1
 8002b34:	425a      	negs	r2, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	0011      	movs	r1, r2
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f7ff fe24 	bl	8002788 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002b40:	4b09      	ldr	r3, [pc, #36]	@ (8002b68 <prvSwitchTimerLists+0x48>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1ee      	bne.n	8002b28 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8002b4a:	4b07      	ldr	r3, [pc, #28]	@ (8002b68 <prvSwitchTimerLists+0x48>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8002b50:	4b06      	ldr	r3, [pc, #24]	@ (8002b6c <prvSwitchTimerLists+0x4c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	4b04      	ldr	r3, [pc, #16]	@ (8002b68 <prvSwitchTimerLists+0x48>)
 8002b56:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 8002b58:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <prvSwitchTimerLists+0x4c>)
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	601a      	str	r2, [r3, #0]
    }
 8002b5e:	46c0      	nop			@ (mov r8, r8)
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b002      	add	sp, #8
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	46c0      	nop			@ (mov r8, r8)
 8002b68:	20000178 	.word	0x20000178
 8002b6c:	2000017c 	.word	0x2000017c

08002b70 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002b74:	f000 f8d4 	bl	8002d20 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002b78:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <prvCheckForValidListAndQueue+0x5c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d120      	bne.n	8002bc2 <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 8002b80:	4b13      	ldr	r3, [pc, #76]	@ (8002bd0 <prvCheckForValidListAndQueue+0x60>)
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7fd fb4c 	bl	8000220 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002b88:	4b12      	ldr	r3, [pc, #72]	@ (8002bd4 <prvCheckForValidListAndQueue+0x64>)
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f7fd fb48 	bl	8000220 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002b90:	4b11      	ldr	r3, [pc, #68]	@ (8002bd8 <prvCheckForValidListAndQueue+0x68>)
 8002b92:	4a0f      	ldr	r2, [pc, #60]	@ (8002bd0 <prvCheckForValidListAndQueue+0x60>)
 8002b94:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002b96:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <prvCheckForValidListAndQueue+0x6c>)
 8002b98:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd4 <prvCheckForValidListAndQueue+0x64>)
 8002b9a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	210c      	movs	r1, #12
 8002ba0:	200a      	movs	r0, #10
 8002ba2:	f7fd fc5b 	bl	800045c <xQueueGenericCreate>
 8002ba6:	0002      	movs	r2, r0
 8002ba8:	4b08      	ldr	r3, [pc, #32]	@ (8002bcc <prvCheckForValidListAndQueue+0x5c>)
 8002baa:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8002bac:	4b07      	ldr	r3, [pc, #28]	@ (8002bcc <prvCheckForValidListAndQueue+0x5c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d006      	beq.n	8002bc2 <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002bb4:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <prvCheckForValidListAndQueue+0x5c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a09      	ldr	r2, [pc, #36]	@ (8002be0 <prvCheckForValidListAndQueue+0x70>)
 8002bba:	0011      	movs	r1, r2
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f7fe fbe5 	bl	800138c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002bc2:	f000 f8bf 	bl	8002d44 <vPortExitCritical>
    }
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	20000180 	.word	0x20000180
 8002bd0:	20000150 	.word	0x20000150
 8002bd4:	20000164 	.word	0x20000164
 8002bd8:	20000178 	.word	0x20000178
 8002bdc:	2000017c 	.word	0x2000017c
 8002be0:	08005fc8 	.word	0x08005fc8

08002be4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	3b04      	subs	r3, #4
 8002bf4:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2280      	movs	r2, #128	@ 0x80
 8002bfa:	0452      	lsls	r2, r2, #17
 8002bfc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	3b04      	subs	r3, #4
 8002c02:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 8002c04:	68ba      	ldr	r2, [r7, #8]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	3b04      	subs	r3, #4
 8002c0e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8002c10:	4a08      	ldr	r2, [pc, #32]	@ (8002c34 <pxPortInitialiseStack+0x50>)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3b14      	subs	r3, #20
 8002c1a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	3b20      	subs	r3, #32
 8002c26:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002c28:	68fb      	ldr	r3, [r7, #12]
}
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	b004      	add	sp, #16
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	46c0      	nop			@ (mov r8, r8)
 8002c34:	08002c39 	.word	0x08002c39

08002c38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002c42:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <prvTaskExitError+0x30>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	3301      	adds	r3, #1
 8002c48:	d004      	beq.n	8002c54 <prvTaskExitError+0x1c>
 8002c4a:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <prvTaskExitError+0x34>)
 8002c4c:	21b2      	movs	r1, #178	@ 0xb2
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f002 fb6e 	bl	8005330 <vAssertCalled>
    portDISABLE_INTERRUPTS();
 8002c54:	b672      	cpsid	i

    while( ulDummy == 0 )
 8002c56:	46c0      	nop			@ (mov r8, r8)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0fc      	beq.n	8002c58 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002c5e:	46c0      	nop			@ (mov r8, r8)
 8002c60:	46c0      	nop			@ (mov r8, r8)
 8002c62:	46bd      	mov	sp, r7
 8002c64:	b002      	add	sp, #8
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	20000004 	.word	0x20000004
 8002c6c:	08005fd0 	.word	0x08005fd0

08002c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	0000      	movs	r0, r0
 8002c7c:	0000      	movs	r0, r0
	...

08002c80 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 8002c80:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb0 <pxCurrentTCBConst2>)
 8002c82:	6813      	ldr	r3, [r2, #0]
 8002c84:	6818      	ldr	r0, [r3, #0]
 8002c86:	3020      	adds	r0, #32
 8002c88:	f380 8809 	msr	PSP, r0
 8002c8c:	2002      	movs	r0, #2
 8002c8e:	f380 8814 	msr	CONTROL, r0
 8002c92:	f3bf 8f6f 	isb	sy
 8002c96:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8002c98:	46ae      	mov	lr, r5
 8002c9a:	bc08      	pop	{r3}
 8002c9c:	bc04      	pop	{r2}
 8002c9e:	b662      	cpsie	i
 8002ca0:	4718      	bx	r3
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	46c0      	nop			@ (mov r8, r8)
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	46c0      	nop			@ (mov r8, r8)
 8002caa:	46c0      	nop			@ (mov r8, r8)
 8002cac:	46c0      	nop			@ (mov r8, r8)
 8002cae:	46c0      	nop			@ (mov r8, r8)

08002cb0 <pxCurrentTCBConst2>:
 8002cb0:	20000078 	.word	0x20000078
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8002cb4:	46c0      	nop			@ (mov r8, r8)
 8002cb6:	46c0      	nop			@ (mov r8, r8)

08002cb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf8 <xPortStartScheduler+0x40>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf8 <xPortStartScheduler+0x40>)
 8002cc2:	21ff      	movs	r1, #255	@ 0xff
 8002cc4:	0409      	lsls	r1, r1, #16
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002cca:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <xPortStartScheduler+0x40>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf8 <xPortStartScheduler+0x40>)
 8002cd0:	21ff      	movs	r1, #255	@ 0xff
 8002cd2:	0609      	lsls	r1, r1, #24
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002cd8:	f000 f8a0 	bl	8002e1c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002cdc:	4b07      	ldr	r3, [pc, #28]	@ (8002cfc <xPortStartScheduler+0x44>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8002ce2:	f7ff ffcd 	bl	8002c80 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002ce6:	f7ff f811 	bl	8001d0c <vTaskSwitchContext>
    prvTaskExitError();
 8002cea:	f7ff ffa5 	bl	8002c38 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	46c0      	nop			@ (mov r8, r8)
 8002cf8:	e000ed20 	.word	0xe000ed20
 8002cfc:	20000004 	.word	0x20000004

08002d00 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002d04:	4b05      	ldr	r3, [pc, #20]	@ (8002d1c <vPortYield+0x1c>)
 8002d06:	2280      	movs	r2, #128	@ 0x80
 8002d08:	0552      	lsls	r2, r2, #21
 8002d0a:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8002d0c:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8002d10:	f3bf 8f6f 	isb	sy
}
 8002d14:	46c0      	nop			@ (mov r8, r8)
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	46c0      	nop			@ (mov r8, r8)
 8002d1c:	e000ed04 	.word	0xe000ed04

08002d20 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8002d24:	b672      	cpsid	i
    uxCriticalNesting++;
 8002d26:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <vPortEnterCritical+0x20>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	4b04      	ldr	r3, [pc, #16]	@ (8002d40 <vPortEnterCritical+0x20>)
 8002d2e:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 8002d30:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8002d34:	f3bf 8f6f 	isb	sy
}
 8002d38:	46c0      	nop			@ (mov r8, r8)
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	46c0      	nop			@ (mov r8, r8)
 8002d40:	20000004 	.word	0x20000004

08002d44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002d48:	4b0c      	ldr	r3, [pc, #48]	@ (8002d7c <vPortExitCritical+0x38>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d107      	bne.n	8002d60 <vPortExitCritical+0x1c>
 8002d50:	2326      	movs	r3, #38	@ 0x26
 8002d52:	33ff      	adds	r3, #255	@ 0xff
 8002d54:	001a      	movs	r2, r3
 8002d56:	4b0a      	ldr	r3, [pc, #40]	@ (8002d80 <vPortExitCritical+0x3c>)
 8002d58:	0011      	movs	r1, r2
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f002 fae8 	bl	8005330 <vAssertCalled>
    uxCriticalNesting--;
 8002d60:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <vPortExitCritical+0x38>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	1e5a      	subs	r2, r3, #1
 8002d66:	4b05      	ldr	r3, [pc, #20]	@ (8002d7c <vPortExitCritical+0x38>)
 8002d68:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 8002d6a:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <vPortExitCritical+0x38>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d100      	bne.n	8002d74 <vPortExitCritical+0x30>
    {
        portENABLE_INTERRUPTS();
 8002d72:	b662      	cpsie	i
    }
}
 8002d74:	46c0      	nop			@ (mov r8, r8)
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	46c0      	nop			@ (mov r8, r8)
 8002d7c:	20000004 	.word	0x20000004
 8002d80:	08005fd0 	.word	0x08005fd0

08002d84 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 8002d84:	f3ef 8010 	mrs	r0, PRIMASK
 8002d88:	b672      	cpsid	i
 8002d8a:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8002d8c:	46c0      	nop			@ (mov r8, r8)
 8002d8e:	0018      	movs	r0, r3

08002d90 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 8002d90:	f380 8810 	msr	PRIMASK, r0
 8002d94:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8002d96:	46c0      	nop			@ (mov r8, r8)
	...

08002da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002da0:	f3ef 8009 	mrs	r0, PSP
 8002da4:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <pxCurrentTCBConst>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	3820      	subs	r0, #32
 8002daa:	6010      	str	r0, [r2, #0]
 8002dac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002dae:	4644      	mov	r4, r8
 8002db0:	464d      	mov	r5, r9
 8002db2:	4656      	mov	r6, sl
 8002db4:	465f      	mov	r7, fp
 8002db6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8002db8:	b508      	push	{r3, lr}
 8002dba:	b672      	cpsid	i
 8002dbc:	f7fe ffa6 	bl	8001d0c <vTaskSwitchContext>
 8002dc0:	b662      	cpsie	i
 8002dc2:	bc0c      	pop	{r2, r3}
 8002dc4:	6811      	ldr	r1, [r2, #0]
 8002dc6:	6808      	ldr	r0, [r1, #0]
 8002dc8:	3010      	adds	r0, #16
 8002dca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002dcc:	46a0      	mov	r8, r4
 8002dce:	46a9      	mov	r9, r5
 8002dd0:	46b2      	mov	sl, r6
 8002dd2:	46bb      	mov	fp, r7
 8002dd4:	f380 8809 	msr	PSP, r0
 8002dd8:	3820      	subs	r0, #32
 8002dda:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8002ddc:	4718      	bx	r3
 8002dde:	46c0      	nop			@ (mov r8, r8)

08002de0 <pxCurrentTCBConst>:
 8002de0:	20000078 	.word	0x20000078
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8002de4:	46c0      	nop			@ (mov r8, r8)
 8002de6:	46c0      	nop			@ (mov r8, r8)

08002de8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8002dee:	f7ff ffc9 	bl	8002d84 <ulSetInterruptMaskFromISR>
 8002df2:	0003      	movs	r3, r0
 8002df4:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002df6:	f7fe fe6d 	bl	8001ad4 <xTaskIncrementTick>
 8002dfa:	1e03      	subs	r3, r0, #0
 8002dfc:	d003      	beq.n	8002e06 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002dfe:	4b06      	ldr	r3, [pc, #24]	@ (8002e18 <SysTick_Handler+0x30>)
 8002e00:	2280      	movs	r2, #128	@ 0x80
 8002e02:	0552      	lsls	r2, r2, #21
 8002e04:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f7ff ffc1 	bl	8002d90 <vClearInterruptMaskFromISR>
}
 8002e0e:	46c0      	nop			@ (mov r8, r8)
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b002      	add	sp, #8
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			@ (mov r8, r8)
 8002e18:	e000ed04 	.word	0xe000ed04

08002e1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002e20:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <vPortSetupTimerInterrupt+0x34>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002e26:	4b0b      	ldr	r3, [pc, #44]	@ (8002e54 <vPortSetupTimerInterrupt+0x38>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <vPortSetupTimerInterrupt+0x3c>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2164      	movs	r1, #100	@ 0x64
 8002e32:	0018      	movs	r0, r3
 8002e34:	f7fd f968 	bl	8000108 <__udivsi3>
 8002e38:	0003      	movs	r3, r0
 8002e3a:	001a      	movs	r2, r3
 8002e3c:	4b07      	ldr	r3, [pc, #28]	@ (8002e5c <vPortSetupTimerInterrupt+0x40>)
 8002e3e:	3a01      	subs	r2, #1
 8002e40:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002e42:	4b03      	ldr	r3, [pc, #12]	@ (8002e50 <vPortSetupTimerInterrupt+0x34>)
 8002e44:	2207      	movs	r2, #7
 8002e46:	601a      	str	r2, [r3, #0]
}
 8002e48:	46c0      	nop			@ (mov r8, r8)
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	46c0      	nop			@ (mov r8, r8)
 8002e50:	e000e010 	.word	0xe000e010
 8002e54:	e000e018 	.word	0xe000e018
 8002e58:	20000008 	.word	0x20000008
 8002e5c:	e000e014 	.word	0xe000e014

08002e60 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2207      	movs	r2, #7
 8002e70:	4013      	ands	r3, r2
 8002e72:	d00e      	beq.n	8002e92 <pvPortMalloc+0x32>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2207      	movs	r2, #7
 8002e78:	4393      	bics	r3, r2
 8002e7a:	3308      	adds	r3, #8
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d205      	bcs.n	8002e8e <pvPortMalloc+0x2e>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2207      	movs	r2, #7
 8002e86:	4393      	bics	r3, r2
 8002e88:	3308      	adds	r3, #8
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	e001      	b.n	8002e92 <pvPortMalloc+0x32>
            }
            else
            {
                xWantedSize = 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 8002e92:	f7fe fd05 	bl	80018a0 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8002e96:	4b20      	ldr	r3, [pc, #128]	@ (8002f18 <pvPortMalloc+0xb8>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d105      	bne.n	8002eaa <pvPortMalloc+0x4a>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8002e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002f1c <pvPortMalloc+0xbc>)
 8002ea0:	2207      	movs	r2, #7
 8002ea2:	4393      	bics	r3, r2
 8002ea4:	001a      	movs	r2, r3
 8002ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8002f18 <pvPortMalloc+0xb8>)
 8002ea8:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01a      	beq.n	8002ee6 <pvPortMalloc+0x86>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f20 <pvPortMalloc+0xc0>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	18d3      	adds	r3, r2, r3
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8002eb8:	4a1a      	ldr	r2, [pc, #104]	@ (8002f24 <pvPortMalloc+0xc4>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d813      	bhi.n	8002ee6 <pvPortMalloc+0x86>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 8002ebe:	4b18      	ldr	r3, [pc, #96]	@ (8002f20 <pvPortMalloc+0xc0>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	18d2      	adds	r2, r2, r3
 8002ec6:	4b16      	ldr	r3, [pc, #88]	@ (8002f20 <pvPortMalloc+0xc0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d90b      	bls.n	8002ee6 <pvPortMalloc+0x86>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8002ece:	4b12      	ldr	r3, [pc, #72]	@ (8002f18 <pvPortMalloc+0xb8>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <pvPortMalloc+0xc0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	18d3      	adds	r3, r2, r3
 8002ed8:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 8002eda:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <pvPortMalloc+0xc0>)
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	18d2      	adds	r2, r2, r3
 8002ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <pvPortMalloc+0xc0>)
 8002ee4:	601a      	str	r2, [r3, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
 8002ee6:	4b10      	ldr	r3, [pc, #64]	@ (8002f28 <pvPortMalloc+0xc8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2201      	movs	r2, #1
 8002eec:	4013      	ands	r3, r2
 8002eee:	d00b      	beq.n	8002f08 <pvPortMalloc+0xa8>
 8002ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8002f2c <pvPortMalloc+0xcc>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d006      	beq.n	8002f08 <pvPortMalloc+0xa8>
 8002efa:	f001 fb87 	bl	800460c <xTraceKernelPortGetSystemHeapHandle>
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	0019      	movs	r1, r3
 8002f04:	f001 fa9f 	bl	8004446 <xTraceHeapAlloc>
    }
    ( void ) xTaskResumeAll();
 8002f08:	f7fe fcd6 	bl	80018b8 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
}
 8002f0e:	0018      	movs	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	b004      	add	sp, #16
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	46c0      	nop			@ (mov r8, r8)
 8002f18:	20001d90 	.word	0x20001d90
 8002f1c:	20000193 	.word	0x20000193
 8002f20:	20001d8c 	.word	0x20001d8c
 8002f24:	00001bf7 	.word	0x00001bf7
 8002f28:	20003000 	.word	0x20003000
 8002f2c:	20002ff8 	.word	0x20002ff8

08002f30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
     * heap_4.c for alternative implementations, and the memory management pages of
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d004      	beq.n	8002f48 <vPortFree+0x18>
 8002f3e:	4b04      	ldr	r3, [pc, #16]	@ (8002f50 <vPortFree+0x20>)
 8002f40:	218a      	movs	r1, #138	@ 0x8a
 8002f42:	0018      	movs	r0, r3
 8002f44:	f002 f9f4 	bl	8005330 <vAssertCalled>
}
 8002f48:	46c0      	nop			@ (mov r8, r8)
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	b002      	add	sp, #8
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	08005ff8 	.word	0x08005ff8

08002f54 <xPortGetFreeHeapSize>:
    xNextFreeByte = ( size_t ) 0;
}
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
    return( configADJUSTED_HEAP_SIZE - xNextFreeByte );
 8002f58:	4b03      	ldr	r3, [pc, #12]	@ (8002f68 <xPortGetFreeHeapSize+0x14>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a03      	ldr	r2, [pc, #12]	@ (8002f6c <xPortGetFreeHeapSize+0x18>)
 8002f5e:	1ad3      	subs	r3, r2, r3
}
 8002f60:	0018      	movs	r0, r3
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	20001d8c 	.word	0x20001d8c
 8002f6c:	00001bf8 	.word	0x00001bf8

08002f70 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8002f76:	4b25      	ldr	r3, [pc, #148]	@ (800300c <_DoInit+0x9c>)
 8002f78:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	22a8      	movs	r2, #168	@ 0xa8
 8002f7e:	2100      	movs	r1, #0
 8002f80:	0018      	movs	r0, r3
 8002f82:	f002 ffb5 	bl	8005ef0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	2203      	movs	r2, #3
 8002f8a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	2203      	movs	r2, #3
 8002f90:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	4a1e      	ldr	r2, [pc, #120]	@ (8003010 <_DoInit+0xa0>)
 8002f96:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	4a1e      	ldr	r2, [pc, #120]	@ (8003014 <_DoInit+0xa4>)
 8002f9c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2280      	movs	r2, #128	@ 0x80
 8002fa2:	00d2      	lsls	r2, r2, #3
 8002fa4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	4a15      	ldr	r2, [pc, #84]	@ (8003010 <_DoInit+0xa0>)
 8002fbc:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	4a15      	ldr	r2, [pc, #84]	@ (8003018 <_DoInit+0xa8>)
 8002fc2:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2210      	movs	r2, #16
 8002fc8:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	675a      	str	r2, [r3, #116]	@ 0x74
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8002fdc:	2300      	movs	r3, #0
 8002fde:	607b      	str	r3, [r7, #4]
 8002fe0:	e00c      	b.n	8002ffc <_DoInit+0x8c>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	220f      	movs	r2, #15
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800301c <_DoInit+0xac>)
 8002fea:	5cd1      	ldrb	r1, [r2, r3]
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	18d3      	adds	r3, r2, r3
 8002ff2:	1c0a      	adds	r2, r1, #0
 8002ff4:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	607b      	str	r3, [r7, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b0f      	cmp	r3, #15
 8003000:	d9ef      	bls.n	8002fe2 <_DoInit+0x72>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 8003002:	46c0      	nop			@ (mov r8, r8)
 8003004:	46c0      	nop			@ (mov r8, r8)
 8003006:	46bd      	mov	sp, r7
 8003008:	b002      	add	sp, #8
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20001d94 	.word	0x20001d94
 8003010:	08006020 	.word	0x08006020
 8003014:	20001e3c 	.word	0x20001e3c
 8003018:	2000223c 	.word	0x2000223c
 800301c:	080062d0 	.word	0x080062d0

08003020 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003020:	b580      	push	{r7, lr}
 8003022:	b08a      	sub	sp, #40	@ 0x28
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800302c:	2300      	movs	r3, #0
 800302e:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	429a      	cmp	r2, r3
 8003042:	d905      	bls.n	8003050 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	3b01      	subs	r3, #1
 800304c:	627b      	str	r3, [r7, #36]	@ 0x24
 800304e:	e007      	b.n	8003060 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	69b9      	ldr	r1, [r7, #24]
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	1acb      	subs	r3, r1, r3
 800305a:	18d3      	adds	r3, r2, r3
 800305c:	3b01      	subs	r3, #1
 800305e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	1ad2      	subs	r2, r2, r3
 8003068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306a:	4293      	cmp	r3, r2
 800306c:	d900      	bls.n	8003070 <_WriteBlocking+0x50>
 800306e:	0013      	movs	r3, r2
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4293      	cmp	r3, r2
 8003078:	d900      	bls.n	800307c <_WriteBlocking+0x5c>
 800307a:	0013      	movs	r3, r2
 800307c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	18d3      	adds	r3, r2, r3
 8003086:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003088:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800308a:	68b9      	ldr	r1, [r7, #8]
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	0018      	movs	r0, r3
 8003090:	f002 ff5a 	bl	8005f48 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003094:	6a3a      	ldr	r2, [r7, #32]
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003098:	18d3      	adds	r3, r2, r3
 800309a:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	18d3      	adds	r3, r2, r3
 80030a2:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80030ac:	69fa      	ldr	r2, [r7, #28]
 80030ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b0:	18d3      	adds	r3, r2, r3
 80030b2:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	69fa      	ldr	r2, [r7, #28]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d101      	bne.n	80030c2 <_WriteBlocking+0xa2>
      WrOff = 0u;
 80030be:	2300      	movs	r3, #0
 80030c0:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	69fa      	ldr	r2, [r7, #28]
 80030c6:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1b3      	bne.n	8003036 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80030ce:	6a3b      	ldr	r3, [r7, #32]
}
 80030d0:	0018      	movs	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b00a      	add	sp, #40	@ 0x28
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80030d8:	b580      	push	{r7, lr}
 80030da:	b088      	sub	sp, #32
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	689a      	ldr	r2, [r3, #8]
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d910      	bls.n	800311e <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	18d3      	adds	r3, r2, r3
 8003104:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	68b9      	ldr	r1, [r7, #8]
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	0018      	movs	r0, r3
 800310e:	f002 ff1b 	bl	8005f48 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 8003112:	69fa      	ldr	r2, [r7, #28]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	18d2      	adds	r2, r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800311c:	e01e      	b.n	800315c <_WriteNoCheck+0x84>
    NumBytesAtOnce = Rem;
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	18d3      	adds	r3, r2, r3
 800312a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	0018      	movs	r0, r3
 8003134:	f002 ff08 	bl	8005f48 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	18d1      	adds	r1, r2, r3
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	0018      	movs	r0, r3
 8003152:	f002 fef9 	bl	8005f48 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	60da      	str	r2, [r3, #12]
}
 800315c:	46c0      	nop			@ (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	b008      	add	sp, #32
 8003162:	bd80      	pop	{r7, pc}

08003164 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	429a      	cmp	r2, r3
 800317e:	d808      	bhi.n	8003192 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1ad2      	subs	r2, r2, r3
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	18d3      	adds	r3, r2, r3
 800318c:	3b01      	subs	r3, #1
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	e004      	b.n	800319c <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	3b01      	subs	r3, #1
 800319a:	617b      	str	r3, [r7, #20]
  }
  return r;
 800319c:	697b      	ldr	r3, [r7, #20]
}
 800319e:	0018      	movs	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b006      	add	sp, #24
 80031a4:	bd80      	pop	{r7, pc}
	...

080031a8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08c      	sub	sp, #48	@ 0x30
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80031b4:	4b40      	ldr	r3, [pc, #256]	@ (80032b8 <SEGGER_RTT_ReadNoLock+0x110>)
 80031b6:	623b      	str	r3, [r7, #32]
 80031b8:	6a3b      	ldr	r3, [r7, #32]
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b53      	cmp	r3, #83	@ 0x53
 80031c0:	d001      	beq.n	80031c6 <SEGGER_RTT_ReadNoLock+0x1e>
 80031c2:	f7ff fed5 	bl	8002f70 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	0013      	movs	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	189b      	adds	r3, r3, r2
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	3360      	adds	r3, #96	@ 0x60
 80031d2:	001a      	movs	r2, r3
 80031d4:	4b38      	ldr	r3, [pc, #224]	@ (80032b8 <SEGGER_RTT_ReadNoLock+0x110>)
 80031d6:	18d3      	adds	r3, r2, r3
 80031d8:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80031ea:	2300      	movs	r3, #0
 80031ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80031ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80031f0:	69bb      	ldr	r3, [r7, #24]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d92c      	bls.n	8003250 <SEGGER_RTT_ReadNoLock+0xa8>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	689a      	ldr	r2, [r3, #8]
 80031fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4293      	cmp	r3, r2
 8003206:	d900      	bls.n	800320a <SEGGER_RTT_ReadNoLock+0x62>
 8003208:	0013      	movs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003212:	18d3      	adds	r3, r2, r3
 8003214:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	6939      	ldr	r1, [r7, #16]
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	0018      	movs	r0, r3
 800321e:	f002 fe93 	bl	8005f48 <memcpy>
    NumBytesRead += NumBytesRem;
 8003222:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	18d3      	adds	r3, r2, r3
 8003228:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800322a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	18d3      	adds	r3, r2, r3
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800323a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	18d3      	adds	r3, r2, r3
 8003240:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003248:	429a      	cmp	r2, r3
 800324a:	d101      	bne.n	8003250 <SEGGER_RTT_ReadNoLock+0xa8>
      RdOff = 0u;
 800324c:	2300      	movs	r3, #0
 800324e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4293      	cmp	r3, r2
 800325e:	d900      	bls.n	8003262 <SEGGER_RTT_ReadNoLock+0xba>
 8003260:	0013      	movs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d01a      	beq.n	80032a0 <SEGGER_RTT_ReadNoLock+0xf8>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003270:	18d3      	adds	r3, r2, r3
 8003272:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	6939      	ldr	r1, [r7, #16]
 8003278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327a:	0018      	movs	r0, r3
 800327c:	f002 fe64 	bl	8005f48 <memcpy>
    NumBytesRead += NumBytesRem;
 8003280:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	18d3      	adds	r3, r2, r3
 8003286:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8003288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	18d3      	adds	r3, r2, r3
 800328e:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003298:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	18d3      	adds	r3, r2, r3
 800329e:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80032a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <SEGGER_RTT_ReadNoLock+0x104>
    pRing->RdOff = RdOff;
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80032aa:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80032ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80032ae:	0018      	movs	r0, r3
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b00c      	add	sp, #48	@ 0x30
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	20001d94 	.word	0x20001d94

080032bc <SEGGER_RTT_Read>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_Read(unsigned BufferIndex, void* pBuffer, unsigned BufferSize) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	60f8      	str	r0, [r7, #12]
 80032c4:	60b9      	str	r1, [r7, #8]
 80032c6:	607a      	str	r2, [r7, #4]
  unsigned NumBytesRead;

  SEGGER_RTT_LOCK();
 80032c8:	f3ef 8310 	mrs	r3, PRIMASK
 80032cc:	2101      	movs	r1, #1
 80032ce:	f381 8810 	msr	PRIMASK, r1
 80032d2:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking read function
  //
  NumBytesRead = SEGGER_RTT_ReadNoLock(BufferIndex, pBuffer, BufferSize);
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	68b9      	ldr	r1, [r7, #8]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	0018      	movs	r0, r3
 80032dc:	f7ff ff64 	bl	80031a8 <SEGGER_RTT_ReadNoLock>
 80032e0:	0003      	movs	r3, r0
 80032e2:	613b      	str	r3, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f383 8810 	msr	PRIMASK, r3
  //
  return NumBytesRead;
 80032ea:	693b      	ldr	r3, [r7, #16]
}
 80032ec:	0018      	movs	r0, r3
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b006      	add	sp, #24
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1c5a      	adds	r2, r3, #1
 8003308:	0013      	movs	r3, r2
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	189b      	adds	r3, r3, r2
 800330e:	00db      	lsls	r3, r3, #3
 8003310:	4a23      	ldr	r2, [pc, #140]	@ (80033a0 <SEGGER_RTT_WriteNoLock+0xac>)
 8003312:	189b      	adds	r3, r3, r2
 8003314:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d02e      	beq.n	800337c <SEGGER_RTT_WriteNoLock+0x88>
 800331e:	d836      	bhi.n	800338e <SEGGER_RTT_WriteNoLock+0x9a>
 8003320:	2b00      	cmp	r3, #0
 8003322:	d002      	beq.n	800332a <SEGGER_RTT_WriteNoLock+0x36>
 8003324:	2b01      	cmp	r3, #1
 8003326:	d016      	beq.n	8003356 <SEGGER_RTT_WriteNoLock+0x62>
 8003328:	e031      	b.n	800338e <SEGGER_RTT_WriteNoLock+0x9a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	0018      	movs	r0, r3
 800332e:	f7ff ff19 	bl	8003164 <_GetAvailWriteSpace>
 8003332:	0003      	movs	r3, r0
 8003334:	613b      	str	r3, [r7, #16]
    if (Avail < NumBytes) {
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	429a      	cmp	r2, r3
 800333c:	d202      	bcs.n	8003344 <SEGGER_RTT_WriteNoLock+0x50>
      Status = 0u;
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003342:	e027      	b.n	8003394 <SEGGER_RTT_WriteNoLock+0xa0>
      Status = NumBytes;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	69b9      	ldr	r1, [r7, #24]
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	0018      	movs	r0, r3
 8003350:	f7ff fec2 	bl	80030d8 <_WriteNoCheck>
    break;
 8003354:	e01e      	b.n	8003394 <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	0018      	movs	r0, r3
 800335a:	f7ff ff03 	bl	8003164 <_GetAvailWriteSpace>
 800335e:	0003      	movs	r3, r0
 8003360:	613b      	str	r3, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4293      	cmp	r3, r2
 8003368:	d900      	bls.n	800336c <SEGGER_RTT_WriteNoLock+0x78>
 800336a:	0013      	movs	r3, r2
 800336c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800336e:	69fa      	ldr	r2, [r7, #28]
 8003370:	69b9      	ldr	r1, [r7, #24]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	0018      	movs	r0, r3
 8003376:	f7ff feaf 	bl	80030d8 <_WriteNoCheck>
    break;
 800337a:	e00b      	b.n	8003394 <SEGGER_RTT_WriteNoLock+0xa0>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	69b9      	ldr	r1, [r7, #24]
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	0018      	movs	r0, r3
 8003384:	f7ff fe4c 	bl	8003020 <_WriteBlocking>
 8003388:	0003      	movs	r3, r0
 800338a:	61fb      	str	r3, [r7, #28]
    break;
 800338c:	e002      	b.n	8003394 <SEGGER_RTT_WriteNoLock+0xa0>
  default:
    Status = 0u;
 800338e:	2300      	movs	r3, #0
 8003390:	61fb      	str	r3, [r7, #28]
    break;
 8003392:	46c0      	nop			@ (mov r8, r8)
  }
  //
  // Finish up.
  //
  return Status;
 8003394:	69fb      	ldr	r3, [r7, #28]
}
 8003396:	0018      	movs	r0, r3
 8003398:	46bd      	mov	sp, r7
 800339a:	b008      	add	sp, #32
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			@ (mov r8, r8)
 80033a0:	20001d94 	.word	0x20001d94

080033a4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80033b0:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <SEGGER_RTT_Write+0x4c>)
 80033b2:	61fb      	str	r3, [r7, #28]
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b53      	cmp	r3, #83	@ 0x53
 80033bc:	d001      	beq.n	80033c2 <SEGGER_RTT_Write+0x1e>
 80033be:	f7ff fdd7 	bl	8002f70 <_DoInit>
  SEGGER_RTT_LOCK();
 80033c2:	f3ef 8310 	mrs	r3, PRIMASK
 80033c6:	2101      	movs	r1, #1
 80033c8:	f381 8810 	msr	PRIMASK, r1
 80033cc:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	68b9      	ldr	r1, [r7, #8]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	0018      	movs	r0, r3
 80033d6:	f7ff ff8d 	bl	80032f4 <SEGGER_RTT_WriteNoLock>
 80033da:	0003      	movs	r3, r0
 80033dc:	617b      	str	r3, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	f383 8810 	msr	PRIMASK, r3
  return Status;
 80033e4:	697b      	ldr	r3, [r7, #20]
}
 80033e6:	0018      	movs	r0, r3
 80033e8:	46bd      	mov	sp, r7
 80033ea:	b008      	add	sp, #32
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	20001d94 	.word	0x20001d94

080033f4 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08a      	sub	sp, #40	@ 0x28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_UP* pUp;

  INIT();
 8003402:	4b20      	ldr	r3, [pc, #128]	@ (8003484 <SEGGER_RTT_ConfigUpBuffer+0x90>)
 8003404:	623b      	str	r3, [r7, #32]
 8003406:	6a3b      	ldr	r3, [r7, #32]
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b53      	cmp	r3, #83	@ 0x53
 800340e:	d001      	beq.n	8003414 <SEGGER_RTT_ConfigUpBuffer+0x20>
 8003410:	f7ff fdae 	bl	8002f70 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003414:	4b1b      	ldr	r3, [pc, #108]	@ (8003484 <SEGGER_RTT_ConfigUpBuffer+0x90>)
 8003416:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_UP_BUFFERS) {
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2b02      	cmp	r3, #2
 800341c:	d829      	bhi.n	8003472 <SEGGER_RTT_ConfigUpBuffer+0x7e>
    SEGGER_RTT_LOCK();
 800341e:	f3ef 8310 	mrs	r3, PRIMASK
 8003422:	2101      	movs	r1, #1
 8003424:	f381 8810 	msr	PRIMASK, r1
 8003428:	61bb      	str	r3, [r7, #24]
    pUp = &pRTTCB->aUp[BufferIndex];
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	0013      	movs	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	189b      	adds	r3, r3, r2
 8003434:	00db      	lsls	r3, r3, #3
 8003436:	69fa      	ldr	r2, [r7, #28]
 8003438:	18d3      	adds	r3, r2, r3
 800343a:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00e      	beq.n	8003460 <SEGGER_RTT_ConfigUpBuffer+0x6c>
      pUp->sName        = sName;
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	601a      	str	r2, [r3, #0]
      pUp->pBuffer      = (char*)pBuffer;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	605a      	str	r2, [r3, #4]
      pUp->SizeOfBuffer = BufferSize;
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	609a      	str	r2, [r3, #8]
      pUp->RdOff        = 0u;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2200      	movs	r2, #0
 8003458:	611a      	str	r2, [r3, #16]
      pUp->WrOff        = 0u;
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2200      	movs	r2, #0
 800345e:	60da      	str	r2, [r3, #12]
    }
    pUp->Flags          = Flags;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003464:	615a      	str	r2, [r3, #20]
    SEGGER_RTT_UNLOCK();
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	f383 8810 	msr	PRIMASK, r3
    r =  0;
 800346c:	2300      	movs	r3, #0
 800346e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003470:	e002      	b.n	8003478 <SEGGER_RTT_ConfigUpBuffer+0x84>
  } else {
    r = -1;
 8003472:	2301      	movs	r3, #1
 8003474:	425b      	negs	r3, r3
 8003476:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8003478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800347a:	0018      	movs	r0, r3
 800347c:	46bd      	mov	sp, r7
 800347e:	b00a      	add	sp, #40	@ 0x28
 8003480:	bd80      	pop	{r7, pc}
 8003482:	46c0      	nop			@ (mov r8, r8)
 8003484:	20001d94 	.word	0x20001d94

08003488 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003488:	b580      	push	{r7, lr}
 800348a:	b08a      	sub	sp, #40	@ 0x28
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8003496:	4b20      	ldr	r3, [pc, #128]	@ (8003518 <SEGGER_RTT_ConfigDownBuffer+0x90>)
 8003498:	623b      	str	r3, [r7, #32]
 800349a:	6a3b      	ldr	r3, [r7, #32]
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b53      	cmp	r3, #83	@ 0x53
 80034a2:	d001      	beq.n	80034a8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80034a4:	f7ff fd64 	bl	8002f70 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80034a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003518 <SEGGER_RTT_ConfigDownBuffer+0x90>)
 80034aa:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d829      	bhi.n	8003506 <SEGGER_RTT_ConfigDownBuffer+0x7e>
    SEGGER_RTT_LOCK();
 80034b2:	f3ef 8310 	mrs	r3, PRIMASK
 80034b6:	2101      	movs	r1, #1
 80034b8:	f381 8810 	msr	PRIMASK, r1
 80034bc:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	0013      	movs	r3, r2
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	189b      	adds	r3, r3, r2
 80034c6:	00db      	lsls	r3, r3, #3
 80034c8:	3360      	adds	r3, #96	@ 0x60
 80034ca:	69fa      	ldr	r2, [r7, #28]
 80034cc:	18d3      	adds	r3, r2, r3
 80034ce:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00e      	beq.n	80034f4 <SEGGER_RTT_ConfigDownBuffer+0x6c>
      pDown->sName        = sName;
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	2200      	movs	r2, #0
 80034ec:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2200      	movs	r2, #0
 80034f2:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034f8:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    SEGGER_RTT_UNLOCK();
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	f383 8810 	msr	PRIMASK, r3
    r =  0;
 8003500:	2300      	movs	r3, #0
 8003502:	627b      	str	r3, [r7, #36]	@ 0x24
 8003504:	e002      	b.n	800350c <SEGGER_RTT_ConfigDownBuffer+0x84>
  } else {
    r = -1;
 8003506:	2301      	movs	r3, #1
 8003508:	425b      	negs	r3, r3
 800350a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800350e:	0018      	movs	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	b00a      	add	sp, #40	@ 0x28
 8003514:	bd80      	pop	{r7, pc}
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	20001d94 	.word	0x20001d94

0800351c <xTraceStreamPortInitialize>:
#if (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceStreamPortBuffer_t* pxStreamPortRTT TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStreamPortInitialize(TraceStreamPortBuffer_t* pxBuffer)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
	TRC_ASSERT_EQUAL_SIZE(TraceStreamPortBuffer_t, TraceStreamPortRTT_t);

	if (pxBuffer == 0)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <xTraceStreamPortInitialize+0x12>
	{
		return TRC_FAIL;
 800352a:	2301      	movs	r3, #1
 800352c:	e003      	b.n	8003536 <xTraceStreamPortInitialize+0x1a>
	}

	pxStreamPortRTT = (TraceStreamPortBuffer_t*)pxBuffer;
 800352e:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <xTraceStreamPortInitialize+0x24>)
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	601a      	str	r2, [r3, #0]

#if (TRC_USE_INTERNAL_BUFFER == 1)
	return xTraceInternalEventBufferInitialize(pxStreamPortRTT->bufferInternal, sizeof(pxStreamPortRTT->bufferInternal));
#else
	return TRC_SUCCESS;
 8003534:	2300      	movs	r3, #0
#endif
}
 8003536:	0018      	movs	r0, r3
 8003538:	46bd      	mov	sp, r7
 800353a:	b002      	add	sp, #8
 800353c:	bd80      	pop	{r7, pc}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	2000224c 	.word	0x2000224c

08003544 <xTraceStreamPortOnEnable>:

traceResult xTraceStreamPortOnEnable(uint32_t uiStartOption)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af02      	add	r7, sp, #8
 800354a:	6078      	str	r0, [r7, #4]
	(void)uiStartOption;

	/* Configure the RTT buffers */
	if (SEGGER_RTT_ConfigUpBuffer(TRC_CFG_STREAM_PORT_RTT_UP_BUFFER_INDEX, "TzData", pxStreamPortRTT->bufferUp, sizeof(pxStreamPortRTT->bufferUp), TRC_CFG_STREAM_PORT_RTT_MODE) < 0)
 800354c:	4b12      	ldr	r3, [pc, #72]	@ (8003598 <xTraceStreamPortOnEnable+0x54>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	0018      	movs	r0, r3
 8003552:	2380      	movs	r3, #128	@ 0x80
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	4911      	ldr	r1, [pc, #68]	@ (800359c <xTraceStreamPortOnEnable+0x58>)
 8003558:	2200      	movs	r2, #0
 800355a:	9200      	str	r2, [sp, #0]
 800355c:	0002      	movs	r2, r0
 800355e:	2001      	movs	r0, #1
 8003560:	f7ff ff48 	bl	80033f4 <SEGGER_RTT_ConfigUpBuffer>
 8003564:	1e03      	subs	r3, r0, #0
 8003566:	da01      	bge.n	800356c <xTraceStreamPortOnEnable+0x28>
	{
		return TRC_FAIL;
 8003568:	2301      	movs	r3, #1
 800356a:	e010      	b.n	800358e <xTraceStreamPortOnEnable+0x4a>
	}

	if (SEGGER_RTT_ConfigDownBuffer(TRC_CFG_STREAM_PORT_RTT_DOWN_BUFFER_INDEX, "TzCtrl", pxStreamPortRTT->bufferDown, sizeof(pxStreamPortRTT->bufferDown), TRC_CFG_STREAM_PORT_RTT_MODE) < 0)
 800356c:	4b0a      	ldr	r3, [pc, #40]	@ (8003598 <xTraceStreamPortOnEnable+0x54>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2280      	movs	r2, #128	@ 0x80
 8003572:	0112      	lsls	r2, r2, #4
 8003574:	189a      	adds	r2, r3, r2
 8003576:	490a      	ldr	r1, [pc, #40]	@ (80035a0 <xTraceStreamPortOnEnable+0x5c>)
 8003578:	2300      	movs	r3, #0
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	2320      	movs	r3, #32
 800357e:	2001      	movs	r0, #1
 8003580:	f7ff ff82 	bl	8003488 <SEGGER_RTT_ConfigDownBuffer>
 8003584:	1e03      	subs	r3, r0, #0
 8003586:	da01      	bge.n	800358c <xTraceStreamPortOnEnable+0x48>
	{
		return TRC_FAIL;
 8003588:	2301      	movs	r3, #1
 800358a:	e000      	b.n	800358e <xTraceStreamPortOnEnable+0x4a>
	}

	return TRC_SUCCESS;
 800358c:	2300      	movs	r3, #0
}
 800358e:	0018      	movs	r0, r3
 8003590:	46bd      	mov	sp, r7
 8003592:	b002      	add	sp, #8
 8003594:	bd80      	pop	{r7, pc}
 8003596:	46c0      	nop			@ (mov r8, r8)
 8003598:	2000224c 	.word	0x2000224c
 800359c:	0800602c 	.word	0x0800602c
 80035a0:	08006034 	.word	0x08006034

080035a4 <xTraceCounterInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceCounterData_t *pxCounterData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceCounterInitialize(TraceCounterData_t *pxBuffer)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(pxBuffer != (void*)0);

	pxCounterData = pxBuffer;
 80035ac:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <xTraceCounterInitialize+0x30>)
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	601a      	str	r2, [r3, #0]
	
	pxCounterData->xCallbackFunction = 0;
 80035b2:	4b08      	ldr	r3, [pc, #32]	@ (80035d4 <xTraceCounterInitialize+0x30>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_COUNTER);
 80035ba:	4b07      	ldr	r3, [pc, #28]	@ (80035d8 <xTraceCounterInitialize+0x34>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2280      	movs	r2, #128	@ 0x80
 80035c0:	03d2      	lsls	r2, r2, #15
 80035c2:	431a      	orrs	r2, r3
 80035c4:	4b04      	ldr	r3, [pc, #16]	@ (80035d8 <xTraceCounterInitialize+0x34>)
 80035c6:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	0018      	movs	r0, r3
 80035cc:	46bd      	mov	sp, r7
 80035ce:	b002      	add	sp, #8
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	46c0      	nop			@ (mov r8, r8)
 80035d4:	20002250 	.word	0x20002250
 80035d8:	20003000 	.word	0x20003000

080035dc <xTraceDiagnosticsInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceDiagnosticsData_t *pxDiagnostics TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceDiagnosticsInitialize(TraceDiagnosticsData_t *pxBuffer)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxDiagnostics = pxBuffer;
 80035e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003620 <xTraceDiagnosticsInitialize+0x44>)
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (TRC_DIAGNOSTICS_COUNT); i++)
 80035ea:	2300      	movs	r3, #0
 80035ec:	60fb      	str	r3, [r7, #12]
 80035ee:	e008      	b.n	8003602 <xTraceDiagnosticsInitialize+0x26>
	{
		pxDiagnostics->metrics[i] = 0;
 80035f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003620 <xTraceDiagnosticsInitialize+0x44>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	2100      	movs	r1, #0
 80035fa:	50d1      	str	r1, [r2, r3]
	for (i = 0u; i < (TRC_DIAGNOSTICS_COUNT); i++)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	3301      	adds	r3, #1
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2b04      	cmp	r3, #4
 8003606:	d9f3      	bls.n	80035f0 <xTraceDiagnosticsInitialize+0x14>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS);
 8003608:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <xTraceDiagnosticsInitialize+0x48>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2208      	movs	r2, #8
 800360e:	431a      	orrs	r2, r3
 8003610:	4b04      	ldr	r3, [pc, #16]	@ (8003624 <xTraceDiagnosticsInitialize+0x48>)
 8003612:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8003614:	2300      	movs	r3, #0
}
 8003616:	0018      	movs	r0, r3
 8003618:	46bd      	mov	sp, r7
 800361a:	b004      	add	sp, #16
 800361c:	bd80      	pop	{r7, pc}
 800361e:	46c0      	nop			@ (mov r8, r8)
 8003620:	20002254 	.word	0x20002254
 8003624:	20003000 	.word	0x20003000

08003628 <xTraceDiagnosticsAdd>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsAdd(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	0002      	movs	r2, r0
 8003630:	6039      	str	r1, [r7, #0]
 8003632:	1dfb      	adds	r3, r7, #7
 8003634:	701a      	strb	r2, [r3, #0]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] += xValue;
 8003636:	4b09      	ldr	r3, [pc, #36]	@ (800365c <xTraceDiagnosticsAdd+0x34>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	1dfa      	adds	r2, r7, #7
 800363c:	7812      	ldrb	r2, [r2, #0]
 800363e:	0092      	lsls	r2, r2, #2
 8003640:	58d0      	ldr	r0, [r2, r3]
 8003642:	4b06      	ldr	r3, [pc, #24]	@ (800365c <xTraceDiagnosticsAdd+0x34>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	1dfa      	adds	r2, r7, #7
 8003648:	7812      	ldrb	r2, [r2, #0]
 800364a:	6839      	ldr	r1, [r7, #0]
 800364c:	1841      	adds	r1, r0, r1
 800364e:	0092      	lsls	r2, r2, #2
 8003650:	50d1      	str	r1, [r2, r3]

	return TRC_SUCCESS;
 8003652:	2300      	movs	r3, #0
}
 8003654:	0018      	movs	r0, r3
 8003656:	46bd      	mov	sp, r7
 8003658:	b002      	add	sp, #8
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20002254 	.word	0x20002254

08003660 <xTraceDiagnosticsIncrease>:

traceResult xTraceDiagnosticsIncrease(TraceDiagnosticsType_t xType)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	0002      	movs	r2, r0
 8003668:	1dfb      	adds	r3, r7, #7
 800366a:	701a      	strb	r2, [r3, #0]
	return xTraceDiagnosticsAdd(xType, 1);
 800366c:	1dfb      	adds	r3, r7, #7
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2101      	movs	r1, #1
 8003672:	0018      	movs	r0, r3
 8003674:	f7ff ffd8 	bl	8003628 <xTraceDiagnosticsAdd>
 8003678:	0003      	movs	r3, r0
}
 800367a:	0018      	movs	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	b002      	add	sp, #8
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <xTraceDiagnosticsSetIfHigher>:
{
	return xTraceDiagnosticsAdd(xType, -1);
}

traceResult xTraceDiagnosticsSetIfHigher(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	0002      	movs	r2, r0
 800368c:	6039      	str	r1, [r7, #0]
 800368e:	1dfb      	adds	r3, r7, #7
 8003690:	701a      	strb	r2, [r3, #0]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	if (xValue > pxDiagnostics->metrics[xType])
 8003692:	4b0a      	ldr	r3, [pc, #40]	@ (80036bc <xTraceDiagnosticsSetIfHigher+0x38>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	1dfa      	adds	r2, r7, #7
 8003698:	7812      	ldrb	r2, [r2, #0]
 800369a:	0092      	lsls	r2, r2, #2
 800369c:	58d3      	ldr	r3, [r2, r3]
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	dd06      	ble.n	80036b2 <xTraceDiagnosticsSetIfHigher+0x2e>
	{
		pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] = xValue;
 80036a4:	4b05      	ldr	r3, [pc, #20]	@ (80036bc <xTraceDiagnosticsSetIfHigher+0x38>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	1dfa      	adds	r2, r7, #7
 80036aa:	7812      	ldrb	r2, [r2, #0]
 80036ac:	0092      	lsls	r2, r2, #2
 80036ae:	6839      	ldr	r1, [r7, #0]
 80036b0:	50d1      	str	r1, [r2, r3]
	}

	return TRC_SUCCESS;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	0018      	movs	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b002      	add	sp, #8
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20002254 	.word	0x20002254

080036c0 <xTraceDiagnosticsCheckStatus>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsCheckStatus(void)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
	/* It is probably good if we always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS) == 0U)
 80036c4:	4b1d      	ldr	r3, [pc, #116]	@ (800373c <xTraceDiagnosticsCheckStatus+0x7c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2208      	movs	r2, #8
 80036ca:	4013      	ands	r3, r2
 80036cc:	d101      	bne.n	80036d2 <xTraceDiagnosticsCheckStatus+0x12>
	{
		return TRC_FAIL;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e030      	b.n	8003734 <xTraceDiagnosticsCheckStatus+0x74>
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM] > 0)
 80036d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	dd06      	ble.n	80036ea <xTraceDiagnosticsCheckStatus+0x2a>
	{
		(void)xTraceWarning(TRC_WARNING_ENTRY_TABLE_SLOTS);
 80036dc:	2008      	movs	r0, #8
 80036de:	f000 f9ef 	bl	8003ac0 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM] = 0;
 80036e2:	4b17      	ldr	r3, [pc, #92]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2200      	movs	r2, #0
 80036e8:	605a      	str	r2, [r3, #4]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH] > (TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH))
 80036ea:	4b15      	ldr	r3, [pc, #84]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b0e      	cmp	r3, #14
 80036f2:	dd06      	ble.n	8003702 <xTraceDiagnosticsCheckStatus+0x42>
	{
		(void)xTraceWarning(TRC_WARNING_ENTRY_SYMBOL_MAX_LENGTH);
 80036f4:	2009      	movs	r0, #9
 80036f6:	f000 f9e3 	bl	8003ac0 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH] = 0;
 80036fa:	4b11      	ldr	r3, [pc, #68]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2200      	movs	r2, #0
 8003700:	601a      	str	r2, [r3, #0]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_BLOB_MAX_BYTES_TRUNCATED] > 0)
 8003702:	4b0f      	ldr	r3, [pc, #60]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2b00      	cmp	r3, #0
 800370a:	dd06      	ble.n	800371a <xTraceDiagnosticsCheckStatus+0x5a>
	{
		(void)xTraceWarning(TRC_WARNING_EVENT_SIZE_TRUNCATED);
 800370c:	200a      	movs	r0, #10
 800370e:	f000 f9d7 	bl	8003ac0 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_BLOB_MAX_BYTES_TRUNCATED] = 0;
 8003712:	4b0b      	ldr	r3, [pc, #44]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS] > 0)
 800371a:	4b09      	ldr	r3, [pc, #36]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	dd06      	ble.n	8003732 <xTraceDiagnosticsCheckStatus+0x72>
	{
		(void)xTraceWarning(TRC_WARNING_STACKMON_NO_SLOTS);
 8003724:	200e      	movs	r0, #14
 8003726:	f000 f9cb 	bl	8003ac0 <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS] = 0;
 800372a:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <xTraceDiagnosticsCheckStatus+0x80>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	60da      	str	r2, [r3, #12]
	}

	return TRC_SUCCESS;
 8003732:	2300      	movs	r3, #0
}
 8003734:	0018      	movs	r0, r3
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	20003000 	.word	0x20003000
 8003740:	20002254 	.word	0x20002254

08003744 <xTraceEntryIndexTableInitialize>:
/* Variables */
static TraceEntryTable_t *pxEntryTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;
static TraceEntryIndexTable_t *pxIndexTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceEntryIndexTableInitialize(TraceEntryIndexTable_t* const pxBuffer)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxIndexTable = pxBuffer;
 800374c:	4b04      	ldr	r3, [pc, #16]	@ (8003760 <xTraceEntryIndexTableInitialize+0x1c>)
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	601a      	str	r2, [r3, #0]
	
	return prvEntryIndexInitialize();
 8003752:	f000 f941 	bl	80039d8 <prvEntryIndexInitialize>
 8003756:	0003      	movs	r3, r0
}
 8003758:	0018      	movs	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	b002      	add	sp, #8
 800375e:	bd80      	pop	{r7, pc}
 8003760:	2000225c 	.word	0x2000225c

08003764 <xTraceEntryTableInitialize>:

traceResult xTraceEntryTableInitialize(TraceEntryTable_t* const pxBuffer)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(pxBuffer != (void*)0);

	/* This should never fail */
	TRC_ASSERT((TRC_ENTRY_TABLE_SLOTS) != 0);

	pxEntryTable = pxBuffer;
 800376c:	4b28      	ldr	r3, [pc, #160]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	601a      	str	r2, [r3, #0]

	pxEntryTable->uxSlots = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_SLOTS);
 8003772:	4b27      	ldr	r3, [pc, #156]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2210      	movs	r2, #16
 8003778:	601a      	str	r2, [r3, #0]
	pxEntryTable->uxEntrySymbolLength = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE);
 800377a:	4b25      	ldr	r3, [pc, #148]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2210      	movs	r2, #16
 8003780:	605a      	str	r2, [r3, #4]
	pxEntryTable->uxEntryStateCount = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_STATE_COUNT);
 8003782:	4b23      	ldr	r3, [pc, #140]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2203      	movs	r2, #3
 8003788:	609a      	str	r2, [r3, #8]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 800378a:	2300      	movs	r3, #0
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	e030      	b.n	80037f2 <xTraceEntryTableInitialize+0x8e>
	{
		pxEntryTable->axEntries[i].pvAddress = 0;
 8003790:	4b1f      	ldr	r3, [pc, #124]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 8003792:	6819      	ldr	r1, [r3, #0]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	0013      	movs	r3, r2
 8003798:	00db      	lsls	r3, r3, #3
 800379a:	189b      	adds	r3, r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	18cb      	adds	r3, r1, r3
 80037a0:	330c      	adds	r3, #12
 80037a2:	2200      	movs	r2, #0
 80037a4:	601a      	str	r2, [r3, #0]
		for (j = 0u; j < TRC_ENTRY_TABLE_STATE_COUNT; j++)
 80037a6:	2300      	movs	r3, #0
 80037a8:	60bb      	str	r3, [r7, #8]
 80037aa:	e010      	b.n	80037ce <xTraceEntryTableInitialize+0x6a>
		{
			pxEntryTable->axEntries[i].xStates[j] = (TraceUnsignedBaseType_t)0;
 80037ac:	4b18      	ldr	r3, [pc, #96]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 80037ae:	6819      	ldr	r1, [r3, #0]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	0013      	movs	r3, r2
 80037b4:	00db      	lsls	r3, r3, #3
 80037b6:	189b      	adds	r3, r3, r2
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	189b      	adds	r3, r3, r2
 80037bc:	3302      	adds	r3, #2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	18cb      	adds	r3, r1, r3
 80037c2:	3308      	adds	r3, #8
 80037c4:	2200      	movs	r2, #0
 80037c6:	601a      	str	r2, [r3, #0]
		for (j = 0u; j < TRC_ENTRY_TABLE_STATE_COUNT; j++)
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	3301      	adds	r3, #1
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d9eb      	bls.n	80037ac <xTraceEntryTableInitialize+0x48>
		}
		pxEntryTable->axEntries[i].szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 80037d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003810 <xTraceEntryTableInitialize+0xac>)
 80037d6:	6819      	ldr	r1, [r3, #0]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	2020      	movs	r0, #32
 80037dc:	0013      	movs	r3, r2
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	189b      	adds	r3, r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	18cb      	adds	r3, r1, r3
 80037e6:	181b      	adds	r3, r3, r0
 80037e8:	2200      	movs	r2, #0
 80037ea:	701a      	strb	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	3301      	adds	r3, #1
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2b0f      	cmp	r3, #15
 80037f6:	d9cb      	bls.n	8003790 <xTraceEntryTableInitialize+0x2c>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY);
 80037f8:	4b06      	ldr	r3, [pc, #24]	@ (8003814 <xTraceEntryTableInitialize+0xb0>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2210      	movs	r2, #16
 80037fe:	431a      	orrs	r2, r3
 8003800:	4b04      	ldr	r3, [pc, #16]	@ (8003814 <xTraceEntryTableInitialize+0xb0>)
 8003802:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8003804:	2300      	movs	r3, #0
}
 8003806:	0018      	movs	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	b004      	add	sp, #16
 800380c:	bd80      	pop	{r7, pc}
 800380e:	46c0      	nop			@ (mov r8, r8)
 8003810:	20002258 	.word	0x20002258
 8003814:	20003000 	.word	0x20003000

08003818 <xTraceEntryCreate>:

traceResult xTraceEntryCreate(TraceEntryHandle_t *pxEntryHandle)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b08a      	sub	sp, #40	@ 0x28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
	TraceEntry_t *pxEntry;

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY) == 0U)
 8003820:	4b2c      	ldr	r3, [pc, #176]	@ (80038d4 <xTraceEntryCreate+0xbc>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2210      	movs	r2, #16
 8003826:	4013      	ands	r3, r2
 8003828:	d101      	bne.n	800382e <xTraceEntryCreate+0x16>
	{
		return TRC_FAIL;
 800382a:	2301      	movs	r3, #1
 800382c:	e04d      	b.n	80038ca <xTraceEntryCreate+0xb2>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382e:	f3ef 8310 	mrs	r3, PRIMASK
 8003832:	617b      	str	r3, [r7, #20]
  return(result);
 8003834:	697b      	ldr	r3, [r7, #20]
	}

	/* This should never fail */
	TRC_ASSERT(pxEntryHandle != (void*)0);

	TRACE_ENTER_CRITICAL_SECTION();
 8003836:	623b      	str	r3, [r7, #32]
 8003838:	2301      	movs	r3, #1
 800383a:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	f383 8810 	msr	PRIMASK, r3
}
 8003842:	46c0      	nop			@ (mov r8, r8)

	if (prvEntryIndexTake(&xIndex) != TRC_SUCCESS)
 8003844:	230b      	movs	r3, #11
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	0018      	movs	r0, r3
 800384a:	f000 f8e5 	bl	8003a18 <prvEntryIndexTake>
 800384e:	1e03      	subs	r3, r0, #0
 8003850:	d00a      	beq.n	8003868 <xTraceEntryCreate+0x50>
	{
		(void)xTraceDiagnosticsIncrease(TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM);
 8003852:	2001      	movs	r0, #1
 8003854:	f7ff ff04 	bl	8003660 <xTraceDiagnosticsIncrease>
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	f383 8810 	msr	PRIMASK, r3
}
 8003862:	46c0      	nop			@ (mov r8, r8)

		TRACE_EXIT_CRITICAL_SECTION();

		return TRC_FAIL;
 8003864:	2301      	movs	r3, #1
 8003866:	e030      	b.n	80038ca <xTraceEntryCreate+0xb2>
	}

	pxEntry = &pxEntryTable->axEntries[xIndex];
 8003868:	4b1b      	ldr	r3, [pc, #108]	@ (80038d8 <xTraceEntryCreate+0xc0>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	230b      	movs	r3, #11
 800386e:	18fb      	adds	r3, r7, r3
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	0019      	movs	r1, r3
 8003874:	000b      	movs	r3, r1
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	185b      	adds	r3, r3, r1
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	3308      	adds	r3, #8
 800387e:	18d3      	adds	r3, r2, r3
 8003880:	3304      	adds	r3, #4
 8003882:	61fb      	str	r3, [r7, #28]
	
	pxEntry->pvAddress = (void*)pxEntry; /* We set a temporary address */
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 800388a:	2300      	movs	r3, #0
 800388c:	627b      	str	r3, [r7, #36]	@ 0x24
 800388e:	e009      	b.n	80038a4 <xTraceEntryCreate+0x8c>
	{
		pxEntry->xStates[i] = (TraceUnsignedBaseType_t)0;
 8003890:	69fa      	ldr	r2, [r7, #28]
 8003892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	18d3      	adds	r3, r2, r3
 8003898:	3304      	adds	r3, #4
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 800389e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a0:	3301      	adds	r3, #1
 80038a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d9f2      	bls.n	8003890 <xTraceEntryCreate+0x78>
	}

	pxEntry->uiOptions = 0u;
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	2200      	movs	r2, #0
 80038ae:	611a      	str	r2, [r3, #16]
	pxEntry->szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	2200      	movs	r2, #0
 80038b4:	751a      	strb	r2, [r3, #20]

	*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69fa      	ldr	r2, [r7, #28]
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	6a3b      	ldr	r3, [r7, #32]
 80038be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f383 8810 	msr	PRIMASK, r3
}
 80038c6:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	0018      	movs	r0, r3
 80038cc:	46bd      	mov	sp, r7
 80038ce:	b00a      	add	sp, #40	@ 0x28
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	46c0      	nop			@ (mov r8, r8)
 80038d4:	20003000 	.word	0x20003000
 80038d8:	20002258 	.word	0x20002258

080038dc <xTraceEntryFind>:

	return TRC_SUCCESS;
}

traceResult xTraceEntryFind(const void* const pvAddress, TraceEntryHandle_t* pxEntryHandle)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
	TRC_ASSERT(pxEntryHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(pvAddress != (void*)0);

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]
 80038ea:	e017      	b.n	800391c <xTraceEntryFind+0x40>
	{
		pxEntry = &pxEntryTable->axEntries[i];
 80038ec:	4b0f      	ldr	r3, [pc, #60]	@ (800392c <xTraceEntryFind+0x50>)
 80038ee:	6819      	ldr	r1, [r3, #0]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	0013      	movs	r3, r2
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	189b      	adds	r3, r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	3308      	adds	r3, #8
 80038fc:	18cb      	adds	r3, r1, r3
 80038fe:	3304      	adds	r3, #4
 8003900:	60bb      	str	r3, [r7, #8]
		if (pxEntry->pvAddress == pvAddress)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	429a      	cmp	r2, r3
 800390a:	d104      	bne.n	8003916 <xTraceEntryFind+0x3a>
		{
			*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	68ba      	ldr	r2, [r7, #8]
 8003910:	601a      	str	r2, [r3, #0]

			return TRC_SUCCESS;
 8003912:	2300      	movs	r3, #0
 8003914:	e006      	b.n	8003924 <xTraceEntryFind+0x48>
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	3301      	adds	r3, #1
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b0f      	cmp	r3, #15
 8003920:	d9e4      	bls.n	80038ec <xTraceEntryFind+0x10>
		}
	}

	return TRC_FAIL;
 8003922:	2301      	movs	r3, #1
}
 8003924:	0018      	movs	r0, r3
 8003926:	46bd      	mov	sp, r7
 8003928:	b004      	add	sp, #16
 800392a:	bd80      	pop	{r7, pc}
 800392c:	20002258 	.word	0x20002258

08003930 <xTraceEntrySetSymbol>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceEntrySetSymbol(const TraceEntryHandle_t xEntryHandle, const char* szSymbol, uint32_t uiLength)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY));

	if (szSymbol == (void*)0)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d103      	bne.n	800394a <xTraceEntrySetSymbol+0x1a>
	{
		szSymbol = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8003942:	4b0f      	ldr	r3, [pc, #60]	@ (8003980 <xTraceEntrySetSymbol+0x50>)
 8003944:	60bb      	str	r3, [r7, #8]
		uiLength = 0u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8003946:	2300      	movs	r3, #0
 8003948:	607b      	str	r3, [r7, #4]
	}

	/* Remember the longest symbol name */
	(void)xTraceDiagnosticsSetIfHigher(TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH, (int32_t)uiLength);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	0019      	movs	r1, r3
 800394e:	2000      	movs	r0, #0
 8003950:	f7ff fe98 	bl	8003684 <xTraceDiagnosticsSetIfHigher>

	if (uiLength >= (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b0d      	cmp	r3, #13
 8003958:	d902      	bls.n	8003960 <xTraceEntrySetSymbol+0x30>
	{
		/* No room for null termination. Set to max. */
		uiLength = (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH); /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 800395a:	230e      	movs	r3, #14
 800395c:	607b      	str	r3, [r7, #4]
 800395e:	e002      	b.n	8003966 <xTraceEntrySetSymbol+0x36>
	}
	else
	{
		/* Include null termination by increasing the size by 1 */
		uiLength = uiLength + 1u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3301      	adds	r3, #1
 8003964:	607b      	str	r3, [r7, #4]
	/* Does not need to be locked. */
	/* This should never fail */
	TRC_ASSERT(VALIDATE_ENTRY_HANDLE(xEntryHandle)); /*cstat !MISRAC2004-17.3 !MISRAC2012-Rule-18.3 Suppress pointer comparison check*/

	/* This will also copy the null termination, if possible */
	memcpy(((TraceEntry_t*)xEntryHandle)->szSymbol, szSymbol, uiLength);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	3314      	adds	r3, #20
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	68b9      	ldr	r1, [r7, #8]
 800396e:	0018      	movs	r0, r3
 8003970:	f002 faea 	bl	8005f48 <memcpy>

	return TRC_SUCCESS;
 8003974:	2300      	movs	r3, #0
}
 8003976:	0018      	movs	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	b004      	add	sp, #16
 800397c:	bd80      	pop	{r7, pc}
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	0800603c 	.word	0x0800603c

08003984 <xTraceEntryGetCount>:

traceResult xTraceEntryGetCount(uint32_t* puiCount)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY));

	/* This should never fail */
	TRC_ASSERT(puiCount != (void*)0);

	*puiCount = (uint32_t)(TRC_ENTRY_TABLE_SLOTS) - GET_FREE_INDEX_COUNT();
 800398c:	4b05      	ldr	r3, [pc, #20]	@ (80039a4 <xTraceEntryGetCount+0x20>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	2210      	movs	r2, #16
 8003994:	1ad2      	subs	r2, r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 800399a:	2300      	movs	r3, #0
}
 800399c:	0018      	movs	r0, r3
 800399e:	46bd      	mov	sp, r7
 80039a0:	b002      	add	sp, #8
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	2000225c 	.word	0x2000225c

080039a8 <xTraceEntryGetAtIndex>:

traceResult xTraceEntryGetAtIndex(uint32_t index, TraceEntryHandle_t* pxEntryHandle)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
	TRC_ASSERT(index < (uint32_t)(TRC_ENTRY_TABLE_SLOTS));

	/* This should never fail */
	TRC_ASSERT(pxEntryHandle != (void*)0);

	*pxEntryHandle = (TraceEntryHandle_t)&pxEntryTable->axEntries[index];
 80039b2:	4b08      	ldr	r3, [pc, #32]	@ (80039d4 <xTraceEntryGetAtIndex+0x2c>)
 80039b4:	6819      	ldr	r1, [r3, #0]
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	0013      	movs	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	189b      	adds	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	3308      	adds	r3, #8
 80039c2:	18cb      	adds	r3, r1, r3
 80039c4:	1d1a      	adds	r2, r3, #4
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	0018      	movs	r0, r3
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b002      	add	sp, #8
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	20002258 	.word	0x20002258

080039d8 <prvEntryIndexInitialize>:
#endif /* ((TRC_CFG_USE_TRACE_ASSERT) == 1) */

/* PRIVATE FUNCTIONS */

static traceResult prvEntryIndexInitialize(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
	uint32_t i;

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
 80039e2:	e00a      	b.n	80039fa <prvEntryIndexInitialize+0x22>
	{
		pxIndexTable->axFreeIndexes[i] = (TraceEntryIndex_t)i;
 80039e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a14 <prvEntryIndexInitialize+0x3c>)
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	b2d9      	uxtb	r1, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	18d3      	adds	r3, r2, r3
 80039f0:	1c0a      	adds	r2, r1, #0
 80039f2:	701a      	strb	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3301      	adds	r3, #1
 80039f8:	607b      	str	r3, [r7, #4]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b0f      	cmp	r3, #15
 80039fe:	d9f1      	bls.n	80039e4 <prvEntryIndexInitialize+0xc>
	}

	pxIndexTable->uiFreeIndexCount = TRC_ENTRY_TABLE_SLOTS;
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <prvEntryIndexInitialize+0x3c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2210      	movs	r2, #16
 8003a06:	611a      	str	r2, [r3, #16]

	return TRC_SUCCESS;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b002      	add	sp, #8
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	2000225c 	.word	0x2000225c

08003a18 <prvEntryIndexTake>:

static traceResult prvEntryIndexTake(TraceEntryIndex_t *pxIndex)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	/* Critical Section must be active! */
	TraceEntryIndex_t xIndex;

	if (pxIndexTable->uiFreeIndexCount == 0u)
 8003a20:	4b15      	ldr	r3, [pc, #84]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <prvEntryIndexTake+0x16>
	{
		return TRC_FAIL;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e01f      	b.n	8003a6e <prvEntryIndexTake+0x56>
	}

	/* Always take the first item */
	xIndex = pxIndexTable->axFreeIndexes[0];
 8003a2e:	4b12      	ldr	r3, [pc, #72]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	200f      	movs	r0, #15
 8003a34:	183b      	adds	r3, r7, r0
 8003a36:	7812      	ldrb	r2, [r2, #0]
 8003a38:	701a      	strb	r2, [r3, #0]
	pxIndexTable->uiFreeIndexCount--;
 8003a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	3a01      	subs	r2, #1
 8003a42:	611a      	str	r2, [r3, #16]

	/* Move the last item to the first slot, to avoid holes */
	pxIndexTable->axFreeIndexes[0] = pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount];
 8003a44:	4b0c      	ldr	r3, [pc, #48]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a46:	6819      	ldr	r1, [r3, #0]
 8003a48:	4b0b      	ldr	r3, [pc, #44]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	691a      	ldr	r2, [r3, #16]
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	5c8a      	ldrb	r2, [r1, r2]
 8003a54:	701a      	strb	r2, [r3, #0]

#if (TRC_ENTRY_TABLE_SLOTS > 256)
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT16_MAX;
#else
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT8_MAX;
 8003a56:	4b08      	ldr	r3, [pc, #32]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	4b07      	ldr	r3, [pc, #28]	@ (8003a78 <prvEntryIndexTake+0x60>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	21ff      	movs	r1, #255	@ 0xff
 8003a62:	54d1      	strb	r1, [r2, r3]
#endif

	*pxIndex = xIndex;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	183a      	adds	r2, r7, r0
 8003a68:	7812      	ldrb	r2, [r2, #0]
 8003a6a:	701a      	strb	r2, [r3, #0]
	return TRC_SUCCESS;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	46c0      	nop			@ (mov r8, r8)
 8003a78:	2000225c 	.word	0x2000225c

08003a7c <xTraceErrorInitialize>:
static traceResult prvTraceErrorGetDescription(uint32_t uiErrorCode, const char** pszDesc);

static TraceErrorData_t* pxErrorInfo TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceErrorInitialize(TraceErrorData_t* pxBuffer)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxErrorInfo = pxBuffer;
 8003a84:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab8 <xTraceErrorInitialize+0x3c>)
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	601a      	str	r2, [r3, #0]

	pxErrorInfo->uiErrorAndWarningFlags = 0u;
 8003a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab8 <xTraceErrorInitialize+0x3c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]
	pxErrorInfo->uiErrorCode = 0u;
 8003a92:	4b09      	ldr	r3, [pc, #36]	@ (8003ab8 <xTraceErrorInitialize+0x3c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2200      	movs	r2, #0
 8003a98:	605a      	str	r2, [r3, #4]
	pxErrorInfo->xWarningChannel = 0;
 8003a9a:	4b07      	ldr	r3, [pc, #28]	@ (8003ab8 <xTraceErrorInitialize+0x3c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	609a      	str	r2, [r3, #8]

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ERROR);
 8003aa2:	4b06      	ldr	r3, [pc, #24]	@ (8003abc <xTraceErrorInitialize+0x40>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2220      	movs	r2, #32
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	4b04      	ldr	r3, [pc, #16]	@ (8003abc <xTraceErrorInitialize+0x40>)
 8003aac:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20002260 	.word	0x20002260
 8003abc:	20003000 	.word	0x20003000

08003ac0 <xTraceWarning>:

traceResult xTraceWarning(uint32_t uiErrorCode)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	/* Probably good to verify this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ERROR) == 0U)
 8003ac8:	4b12      	ldr	r3, [pc, #72]	@ (8003b14 <xTraceWarning+0x54>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2220      	movs	r2, #32
 8003ace:	4013      	ands	r3, r2
 8003ad0:	d101      	bne.n	8003ad6 <xTraceWarning+0x16>
	{
		/* If not initialized */
		return TRC_FAIL;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e019      	b.n	8003b0a <xTraceWarning+0x4a>
	}
	
	if (GET_ERROR_WARNING_FLAG(uiErrorCode) == 0u)
 8003ad6:	4b10      	ldr	r3, [pc, #64]	@ (8003b18 <xTraceWarning+0x58>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	40da      	lsrs	r2, r3
 8003ae2:	0013      	movs	r3, r2
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d10e      	bne.n	8003b08 <xTraceWarning+0x48>
	{
		/* Will never reach this point more than once per warning type, since we verify if uiErrorAndWarningFlags[uiErrorCode] has already been set */
		SET_ERROR_WARNING_FLAG(uiErrorCode);
 8003aea:	4b0b      	ldr	r3, [pc, #44]	@ (8003b18 <xTraceWarning+0x58>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6819      	ldr	r1, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	2201      	movs	r2, #1
 8003af6:	409a      	lsls	r2, r3
 8003af8:	4b07      	ldr	r3, [pc, #28]	@ (8003b18 <xTraceWarning+0x58>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	601a      	str	r2, [r3, #0]

		(void)prvTraceErrorPrint(uiErrorCode);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	0018      	movs	r0, r3
 8003b04:	f000 f840 	bl	8003b88 <prvTraceErrorPrint>
	}

	return TRC_SUCCESS;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b002      	add	sp, #8
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	46c0      	nop			@ (mov r8, r8)
 8003b14:	20003000 	.word	0x20003000
 8003b18:	20002260 	.word	0x20002260

08003b1c <xTraceError>:

traceResult xTraceError(uint32_t uiErrorCode)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
	/* Probably good to verify this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ERROR) == 0U)
 8003b24:	4b16      	ldr	r3, [pc, #88]	@ (8003b80 <xTraceError+0x64>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2220      	movs	r2, #32
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	d101      	bne.n	8003b32 <xTraceError+0x16>
	{
		return TRC_FAIL;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e021      	b.n	8003b76 <xTraceError+0x5a>
	}

	if (pxErrorInfo->uiErrorCode == TRC_ERROR_NONE)
 8003b32:	4b14      	ldr	r3, [pc, #80]	@ (8003b84 <xTraceError+0x68>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d11b      	bne.n	8003b74 <xTraceError+0x58>
	{
		/* Will never reach this point more than once, since we verify if uiErrorCode has already been set */
		SET_ERROR_WARNING_FLAG(uiErrorCode);
 8003b3c:	4b11      	ldr	r3, [pc, #68]	@ (8003b84 <xTraceError+0x68>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6819      	ldr	r1, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3b01      	subs	r3, #1
 8003b46:	2201      	movs	r2, #1
 8003b48:	409a      	lsls	r2, r3
 8003b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8003b84 <xTraceError+0x68>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	601a      	str	r2, [r3, #0]
		pxErrorInfo->uiErrorCode = uiErrorCode;
 8003b52:	4b0c      	ldr	r3, [pc, #48]	@ (8003b84 <xTraceError+0x68>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	605a      	str	r2, [r3, #4]

		if (prvTraceErrorPrint(uiErrorCode) == TRC_FAIL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f000 f813 	bl	8003b88 <prvTraceErrorPrint>
 8003b62:	0003      	movs	r3, r0
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d103      	bne.n	8003b70 <xTraceError+0x54>
		{
			(void)xTraceDisable();
 8003b68:	f001 f8c2 	bl	8004cf0 <xTraceDisable>
			
			return TRC_FAIL;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e002      	b.n	8003b76 <xTraceError+0x5a>
		}
		
		(void)xTracePrint(pxErrorInfo->xWarningChannel, "Recorder stopped in xTraceError(...)!");
		(void)xTraceDisable();
 8003b70:	f001 f8be 	bl	8004cf0 <xTraceDisable>
	}

	return TRC_SUCCESS;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	0018      	movs	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b002      	add	sp, #8
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	46c0      	nop			@ (mov r8, r8)
 8003b80:	20003000 	.word	0x20003000
 8003b84:	20002260 	.word	0x20002260

08003b88 <prvTraceErrorPrint>:

	return TRC_SUCCESS;
}

static traceResult prvTraceErrorPrint(uint32_t uiErrorCode)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
	TraceStringHandle_t xFileName;
	
	/* Note: the error messages are short, in order to fit in a User Event.
	Instead, the users can read more in the below comments.*/

	if (pxErrorInfo->xWarningChannel == 0)
 8003b90:	4b16      	ldr	r3, [pc, #88]	@ (8003bec <prvTraceErrorPrint+0x64>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10d      	bne.n	8003bb6 <prvTraceErrorPrint+0x2e>
		* The abbreviation #WFR is used instead of the longer full name,
		* to avoid truncation by small slots in the symbol table.
		* This is translated in Tracealyzer and shown as the full name,
		* "Warnings from Recorder".
		 */
		if (xTraceStringRegister("#WFR", &pxErrorInfo->xWarningChannel) == TRC_FAIL)
 8003b9a:	4b14      	ldr	r3, [pc, #80]	@ (8003bec <prvTraceErrorPrint+0x64>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	001a      	movs	r2, r3
 8003ba2:	4b13      	ldr	r3, [pc, #76]	@ (8003bf0 <prvTraceErrorPrint+0x68>)
 8003ba4:	0011      	movs	r1, r2
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	f001 fa60 	bl	800506c <xTraceStringRegister>
 8003bac:	0003      	movs	r3, r0
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <prvTraceErrorPrint+0x2e>
		{
			return TRC_FAIL;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e016      	b.n	8003be4 <prvTraceErrorPrint+0x5c>
		}
	}

	(void)prvTraceErrorGetDescription(uiErrorCode, &szDesc);
 8003bb6:	2314      	movs	r3, #20
 8003bb8:	18fa      	adds	r2, r7, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	0011      	movs	r1, r2
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f000 f818 	bl	8003bf4 <prvTraceErrorGetDescription>

	switch (uiErrorCode)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d009      	beq.n	8003bde <prvTraceErrorPrint+0x56>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d008      	beq.n	8003be2 <prvTraceErrorPrint+0x5a>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3b02      	subs	r3, #2
 8003bd4:	2b0c      	cmp	r3, #12
 8003bd6:	d804      	bhi.n	8003be2 <prvTraceErrorPrint+0x5a>
	case TRC_ERROR_ISR_NESTING_OVERFLOW:
	case TRC_ERROR_DWT_NOT_SUPPORTED:
	case TRC_ERROR_DWT_CYCCNT_NOT_SUPPORTED:
	case TRC_ERROR_TZCTRLTASK_NOT_CREATED:
		(void)xTracePrint(pxErrorInfo->xWarningChannel, szDesc);
		break;
 8003bd8:	46c0      	nop			@ (mov r8, r8)
		(void)xTracePrintF(pxErrorInfo->xWarningChannel, "Unknown error code: 0x%08X", uiErrorCode);
		
		return TRC_FAIL;
	}

	return TRC_SUCCESS;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	e002      	b.n	8003be4 <prvTraceErrorPrint+0x5c>
			return TRC_FAIL;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <prvTraceErrorPrint+0x5c>
		return TRC_FAIL;
 8003be2:	2301      	movs	r3, #1
}
 8003be4:	0018      	movs	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	b006      	add	sp, #24
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	20002260 	.word	0x20002260
 8003bf0:	08006040 	.word	0x08006040

08003bf4 <prvTraceErrorGetDescription>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
static traceResult prvTraceErrorGetDescription(uint32_t uiErrorCode, const char** pszDesc)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
	/* Note: the error messages are short, in order to fit in a User Event.
	Instead, the users can read more in the below comments.*/

	switch (uiErrorCode)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b0e      	cmp	r3, #14
 8003c02:	d83f      	bhi.n	8003c84 <prvTraceErrorGetDescription+0x90>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	009a      	lsls	r2, r3, #2
 8003c08:	4b23      	ldr	r3, [pc, #140]	@ (8003c98 <prvTraceErrorGetDescription+0xa4>)
 8003c0a:	18d3      	adds	r3, r2, r3
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	469f      	mov	pc, r3
	{
	case TRC_ERROR_NONE:
		return TRC_FAIL;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e03c      	b.n	8003c8e <prvTraceErrorGetDescription+0x9a>
	case TRC_WARNING_ENTRY_TABLE_SLOTS:
		/* There were not enough symbol table slots for storing symbol names.
		The number of missing slots is counted by pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM]. Inspect this
		variable and increase TRC_CFG_ENTRY_SLOTS by at least that value. */

		*pszDesc = "Exceeded TRC_CFG_ENTRY_SLOTS";
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	4a21      	ldr	r2, [pc, #132]	@ (8003c9c <prvTraceErrorGetDescription+0xa8>)
 8003c18:	601a      	str	r2, [r3, #0]
		break;
 8003c1a:	e037      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>
		/* A symbol name exceeded TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH in length.
		Make sure the symbol names are at most TRC_CFG_SYMBOL_MAX_LENGTH,
		or inspect uiLongestSymbolName in trcEntryTable and increase
		TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH to at least this value. */

		*pszDesc = "Exceeded TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH";
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	4a20      	ldr	r2, [pc, #128]	@ (8003ca0 <prvTraceErrorGetDescription+0xac>)
 8003c20:	601a      	str	r2, [r3, #0]
		break;
 8003c22:	e033      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>
		- xTraceStringRegister

		A trace event may store a maximum of 56 bytes payload, including
		data arguments and string characters. */

		*pszDesc = "Event size exceeded";
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	4a1f      	ldr	r2, [pc, #124]	@ (8003ca4 <prvTraceErrorGetDescription+0xb0>)
 8003c28:	601a      	str	r2, [r3, #0]
		break;
 8003c2a:	e02f      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STREAM_PORT_READ:
		/* TRC_STREAM_PORT_READ_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_READ_DATA returned error";
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca8 <prvTraceErrorGetDescription+0xb4>)
 8003c30:	601a      	str	r2, [r3, #0]
		break;
 8003c32:	e02b      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STREAM_PORT_WRITE:
		/* TRC_STREAM_PORT_WRITE_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_WRITE_DATA returned error";
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	4a1d      	ldr	r2, [pc, #116]	@ (8003cac <prvTraceErrorGetDescription+0xb8>)
 8003c38:	601a      	str	r2, [r3, #0]
		break;
 8003c3a:	e027      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STREAM_PORT_INITIAL_BLOCKING:
		/* Blocking occurred during xTraceEnable. This happens if the trace buffer is
		smaller than the initial transmission (trace header, object table, and symbol table). */

		*pszDesc = "Blocking in xTraceEnable";
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003cb0 <prvTraceErrorGetDescription+0xbc>)
 8003c40:	601a      	str	r2, [r3, #0]
		break;
 8003c42:	e023      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_WARNING_STACKMON_NO_SLOTS:
		/* Some tasks did not fit in the stack monitor. Increase the slot count. */

		*pszDesc = "No slots left in Stack Monitor";
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	4a1b      	ldr	r2, [pc, #108]	@ (8003cb4 <prvTraceErrorGetDescription+0xc0>)
 8003c48:	601a      	str	r2, [r3, #0]
		break;
 8003c4a:	e01f      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_STREAM_PORT_WRITE:
		/* TRC_STREAM_PORT_WRITE_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_WRITE_DATA returned error";
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	4a17      	ldr	r2, [pc, #92]	@ (8003cac <prvTraceErrorGetDescription+0xb8>)
 8003c50:	601a      	str	r2, [r3, #0]
		break;
 8003c52:	e01b      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_EVENT_CODE_TOO_LARGE:
		/* The highest allowed event code is 4095, anything higher is an unexpected error.
		Please contact support@percepio.com for assistance.*/

		*pszDesc = "Invalid event code";
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	4a18      	ldr	r2, [pc, #96]	@ (8003cb8 <prvTraceErrorGetDescription+0xc4>)
 8003c58:	601a      	str	r2, [r3, #0]
		break;
 8003c5a:	e017      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>
	case TRC_ERROR_ISR_NESTING_OVERFLOW:
		/* Nesting of ISR trace calls exceeded the limit (TRC_CFG_MAX_ISR_NESTING).
		If this is unlikely, make sure that you call vTraceStoreISRExit in the end
		of all ISR handlers. Or increase TRC_CFG_MAX_ISR_NESTING. */

		*pszDesc = "Exceeded ISR nesting";
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	4a17      	ldr	r2, [pc, #92]	@ (8003cbc <prvTraceErrorGetDescription+0xc8>)
 8003c60:	601a      	str	r2, [r3, #0]
		break;
 8003c62:	e013      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>
		/* On ARM Cortex-M only - failed to initialize DWT Cycle Counter since not supported by this chip.
		DWT timestamping is selected automatically for ART Cortex-M3, M4 and higher, based on the __CORTEX_M
		macro normally set by ARM's CMSIS library, since typically available. You can however select
		SysTick timestamping instead by defining adding "#define TRC_CFG_ARM_CM_USE_SYSTICK".*/

		*pszDesc = "DWT not supported";
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	4a16      	ldr	r2, [pc, #88]	@ (8003cc0 <prvTraceErrorGetDescription+0xcc>)
 8003c68:	601a      	str	r2, [r3, #0]
		break;
 8003c6a:	e00f      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>
		/* On ARM Cortex-M only - failed to initialize DWT Cycle Counter since not supported by this chip.
		DWT timestamping is selected automatically for ART Cortex-M3, M4 and higher, based on the __CORTEX_M
		macro normally set by ARM's CMSIS library, since typically available. You can however select
		SysTick timestamping instead by defining adding "#define TRC_CFG_ARM_CM_USE_SYSTICK".*/

		*pszDesc = "DWT_CYCCNT not supported";
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	4a15      	ldr	r2, [pc, #84]	@ (8003cc4 <prvTraceErrorGetDescription+0xd0>)
 8003c70:	601a      	str	r2, [r3, #0]
		break;
 8003c72:	e00b      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_TZCTRLTASK_NOT_CREATED:
		/* xTraceEnable failed creating the trace control task (TzCtrl) - incorrect parameters (priority?)
		or insufficient heap size? */
		*pszDesc = "Could not create TzCtrl";
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	4a14      	ldr	r2, [pc, #80]	@ (8003cc8 <prvTraceErrorGetDescription+0xd4>)
 8003c78:	601a      	str	r2, [r3, #0]
		break;
 8003c7a:	e007      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	case TRC_ERROR_ASSERT:
		/* A TRC_ASSERT has triggered */
		*pszDesc = "ASSERT: %s (%d)";
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	4a13      	ldr	r2, [pc, #76]	@ (8003ccc <prvTraceErrorGetDescription+0xd8>)
 8003c80:	601a      	str	r2, [r3, #0]
		break;
 8003c82:	e003      	b.n	8003c8c <prvTraceErrorGetDescription+0x98>

	default:
		/* An unknown error occurred */
		*pszDesc = "Unknown error code: 0x%08X";
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	4a12      	ldr	r2, [pc, #72]	@ (8003cd0 <prvTraceErrorGetDescription+0xdc>)
 8003c88:	601a      	str	r2, [r3, #0]
		break;
 8003c8a:	46c0      	nop			@ (mov r8, r8)
	}

	return TRC_SUCCESS;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	0018      	movs	r0, r3
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b002      	add	sp, #8
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	46c0      	nop			@ (mov r8, r8)
 8003c98:	080062e4 	.word	0x080062e4
 8003c9c:	08006048 	.word	0x08006048
 8003ca0:	08006068 	.word	0x08006068
 8003ca4:	08006094 	.word	0x08006094
 8003ca8:	080060a8 	.word	0x080060a8
 8003cac:	080060d4 	.word	0x080060d4
 8003cb0:	08006100 	.word	0x08006100
 8003cb4:	0800611c 	.word	0x0800611c
 8003cb8:	0800613c 	.word	0x0800613c
 8003cbc:	08006150 	.word	0x08006150
 8003cc0:	08006168 	.word	0x08006168
 8003cc4:	0800617c 	.word	0x0800617c
 8003cc8:	08006198 	.word	0x08006198
 8003ccc:	080061b0 	.word	0x080061b0
 8003cd0:	080061c0 	.word	0x080061c0

08003cd4 <xTraceEventInitialize>:
	memcpy(&((uint8_t*)pxEventData)[sizeof(TraceEvent6_t)], __pvData, __uxSize);

TraceEventDataTable_t *pxTraceEventDataTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceEventInitialize(TraceEventDataTable_t* pxBuffer)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceEventDataTable = pxBuffer;
 8003cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d18 <xTraceEventInitialize+0x44>)
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	60fb      	str	r3, [r7, #12]
 8003ce6:	e008      	b.n	8003cfa <xTraceEventInitialize+0x26>
	{
		pxTraceEventDataTable->coreEventData[i].eventCounter = 0u;
 8003ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d18 <xTraceEventInitialize+0x44>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	00d2      	lsls	r2, r2, #3
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	50d1      	str	r1, [r2, r3]
	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	60fb      	str	r3, [r7, #12]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0f3      	beq.n	8003ce8 <xTraceEventInitialize+0x14>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EVENT);
 8003d00:	4b06      	ldr	r3, [pc, #24]	@ (8003d1c <xTraceEventInitialize+0x48>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2240      	movs	r2, #64	@ 0x40
 8003d06:	431a      	orrs	r2, r3
 8003d08:	4b04      	ldr	r3, [pc, #16]	@ (8003d1c <xTraceEventInitialize+0x48>)
 8003d0a:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	0018      	movs	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	b004      	add	sp, #16
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	46c0      	nop			@ (mov r8, r8)
 8003d18:	20002264 	.word	0x20002264
 8003d1c:	20003000 	.word	0x20003000

08003d20 <xTraceEventCreate1>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreate1(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b088      	sub	sp, #32
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60fb      	str	r3, [r7, #12]
	int32_t iBytesCommitted = 0;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60bb      	str	r3, [r7, #8]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent1_t));
 8003d32:	4b30      	ldr	r3, [pc, #192]	@ (8003df4 <xTraceEventCreate1+0xd4>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2201      	movs	r2, #1
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d004      	beq.n	8003d46 <xTraceEventCreate1+0x26>
 8003d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003df8 <xTraceEventCreate1+0xd8>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <xTraceEventCreate1+0x2a>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e050      	b.n	8003dec <xTraceEventCreate1+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003d4e:	617b      	str	r3, [r7, #20]
  return(result);
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	61fb      	str	r3, [r7, #28]
 8003d54:	2301      	movs	r3, #1
 8003d56:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	f383 8810 	msr	PRIMASK, r3
}
 8003d5e:	46c0      	nop			@ (mov r8, r8)
 8003d60:	4b26      	ldr	r3, [pc, #152]	@ (8003dfc <xTraceEventCreate1+0xdc>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	3201      	adds	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	4b25      	ldr	r3, [pc, #148]	@ (8003e00 <xTraceEventCreate1+0xe0>)
 8003d6c:	6819      	ldr	r1, [r3, #0]
 8003d6e:	4b25      	ldr	r3, [pc, #148]	@ (8003e04 <xTraceEventCreate1+0xe4>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	230c      	movs	r3, #12
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	0192      	lsls	r2, r2, #6
 8003d7c:	188a      	adds	r2, r1, r2
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	b29a      	uxth	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2180      	movs	r1, #128	@ 0x80
 8003d88:	0149      	lsls	r1, r1, #5
 8003d8a:	430a      	orrs	r2, r1
 8003d8c:	b292      	uxth	r2, r2
 8003d8e:	801a      	strh	r2, [r3, #0]
 8003d90:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <xTraceEventCreate1+0xdc>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	b292      	uxth	r2, r2
 8003d9a:	805a      	strh	r2, [r3, #2]
 8003d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e08 <xTraceEventCreate1+0xe8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	021b      	lsls	r3, r3, #8
 8003da2:	0a19      	lsrs	r1, r3, #8
 8003da4:	4b19      	ldr	r3, [pc, #100]	@ (8003e0c <xTraceEventCreate1+0xec>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	061a      	lsls	r2, r3, #24
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	188a      	adds	r2, r1, r2
 8003db0:	605a      	str	r2, [r3, #4]
 8003db2:	4b16      	ldr	r3, [pc, #88]	@ (8003e0c <xTraceEventCreate1+0xec>)
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	4b15      	ldr	r3, [pc, #84]	@ (8003e0c <xTraceEventCreate1+0xec>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6992      	ldr	r2, [r2, #24]
 8003dbc:	60da      	str	r2, [r3, #12]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4b12      	ldr	r3, [pc, #72]	@ (8003e0c <xTraceEventCreate1+0xec>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6852      	ldr	r2, [r2, #4]
 8003dc6:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_1(uxParam1);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	609a      	str	r2, [r3, #8]

	TRACE_EVENT_END(sizeof(TraceEvent1_t));
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	220c      	movs	r2, #12
 8003dd2:	0019      	movs	r1, r3
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	f7ff fae5 	bl	80033a4 <SEGGER_RTT_Write>
 8003dda:	0003      	movs	r3, r0
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	f383 8810 	msr	PRIMASK, r3
}
 8003de8:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	0018      	movs	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	b008      	add	sp, #32
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	20003000 	.word	0x20003000
 8003df8:	20002ff8 	.word	0x20002ff8
 8003dfc:	20002264 	.word	0x20002264
 8003e00:	20002274 	.word	0x20002274
 8003e04:	2000226c 	.word	0x2000226c
 8003e08:	e000e018 	.word	0xe000e018
 8003e0c:	20003008 	.word	0x20003008

08003e10 <xTraceEventCreate2>:

traceResult xTraceEventCreate2(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08a      	sub	sp, #40	@ 0x28
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
	TraceEvent2_t* pxEventData = (void*)0;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003e20:	2300      	movs	r3, #0
 8003e22:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent2_t));
 8003e24:	4b31      	ldr	r3, [pc, #196]	@ (8003eec <xTraceEventCreate2+0xdc>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d004      	beq.n	8003e38 <xTraceEventCreate2+0x28>
 8003e2e:	4b30      	ldr	r3, [pc, #192]	@ (8003ef0 <xTraceEventCreate2+0xe0>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <xTraceEventCreate2+0x2c>
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e053      	b.n	8003ee4 <xTraceEventCreate2+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e40:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e46:	2301      	movs	r3, #1
 8003e48:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	f383 8810 	msr	PRIMASK, r3
}
 8003e50:	46c0      	nop			@ (mov r8, r8)
 8003e52:	4b28      	ldr	r3, [pc, #160]	@ (8003ef4 <xTraceEventCreate2+0xe4>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	3201      	adds	r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	4b26      	ldr	r3, [pc, #152]	@ (8003ef8 <xTraceEventCreate2+0xe8>)
 8003e5e:	6819      	ldr	r1, [r3, #0]
 8003e60:	4b26      	ldr	r3, [pc, #152]	@ (8003efc <xTraceEventCreate2+0xec>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	2314      	movs	r3, #20
 8003e6a:	18fb      	adds	r3, r7, r3
 8003e6c:	0192      	lsls	r2, r2, #6
 8003e6e:	188a      	adds	r2, r1, r2
 8003e70:	601a      	str	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	2180      	movs	r1, #128	@ 0x80
 8003e7a:	0189      	lsls	r1, r1, #6
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	b292      	uxth	r2, r2
 8003e80:	801a      	strh	r2, [r3, #0]
 8003e82:	4b1c      	ldr	r3, [pc, #112]	@ (8003ef4 <xTraceEventCreate2+0xe4>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	b292      	uxth	r2, r2
 8003e8c:	805a      	strh	r2, [r3, #2]
 8003e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003f00 <xTraceEventCreate2+0xf0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	021b      	lsls	r3, r3, #8
 8003e94:	0a19      	lsrs	r1, r3, #8
 8003e96:	4b1b      	ldr	r3, [pc, #108]	@ (8003f04 <xTraceEventCreate2+0xf4>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	061a      	lsls	r2, r3, #24
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	188a      	adds	r2, r1, r2
 8003ea2:	605a      	str	r2, [r3, #4]
 8003ea4:	4b17      	ldr	r3, [pc, #92]	@ (8003f04 <xTraceEventCreate2+0xf4>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	4b16      	ldr	r3, [pc, #88]	@ (8003f04 <xTraceEventCreate2+0xf4>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6992      	ldr	r2, [r2, #24]
 8003eae:	60da      	str	r2, [r3, #12]
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	4b14      	ldr	r3, [pc, #80]	@ (8003f04 <xTraceEventCreate2+0xf4>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6852      	ldr	r2, [r2, #4]
 8003eb8:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_2(uxParam1, uxParam2);
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	609a      	str	r2, [r3, #8]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	60da      	str	r2, [r3, #12]

	TRACE_EVENT_END(sizeof(TraceEvent2_t));
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	2210      	movs	r2, #16
 8003eca:	0019      	movs	r1, r3
 8003ecc:	2001      	movs	r0, #1
 8003ece:	f7ff fa69 	bl	80033a4 <SEGGER_RTT_Write>
 8003ed2:	0003      	movs	r3, r0
 8003ed4:	613b      	str	r3, [r7, #16]
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	f383 8810 	msr	PRIMASK, r3
}
 8003ee0:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	0018      	movs	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b00a      	add	sp, #40	@ 0x28
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	20003000 	.word	0x20003000
 8003ef0:	20002ff8 	.word	0x20002ff8
 8003ef4:	20002264 	.word	0x20002264
 8003ef8:	20002274 	.word	0x20002274
 8003efc:	2000226c 	.word	0x2000226c
 8003f00:	e000e018 	.word	0xe000e018
 8003f04:	20003008 	.word	0x20003008

08003f08 <xTraceEventCreate3>:

traceResult xTraceEventCreate3(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	@ 0x28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
 8003f14:	603b      	str	r3, [r7, #0]
	TraceEvent3_t* pxEventData = (void*)0;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent3_t));
 8003f1e:	4b33      	ldr	r3, [pc, #204]	@ (8003fec <xTraceEventCreate3+0xe4>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2201      	movs	r2, #1
 8003f24:	4013      	ands	r3, r2
 8003f26:	d004      	beq.n	8003f32 <xTraceEventCreate3+0x2a>
 8003f28:	4b31      	ldr	r3, [pc, #196]	@ (8003ff0 <xTraceEventCreate3+0xe8>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <xTraceEventCreate3+0x2e>
 8003f32:	2301      	movs	r3, #1
 8003f34:	e056      	b.n	8003fe4 <xTraceEventCreate3+0xdc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f36:	f3ef 8310 	mrs	r3, PRIMASK
 8003f3a:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f40:	2301      	movs	r3, #1
 8003f42:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f44:	6a3b      	ldr	r3, [r7, #32]
 8003f46:	f383 8810 	msr	PRIMASK, r3
}
 8003f4a:	46c0      	nop			@ (mov r8, r8)
 8003f4c:	4b29      	ldr	r3, [pc, #164]	@ (8003ff4 <xTraceEventCreate3+0xec>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	3201      	adds	r2, #1
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	4b28      	ldr	r3, [pc, #160]	@ (8003ff8 <xTraceEventCreate3+0xf0>)
 8003f58:	6819      	ldr	r1, [r3, #0]
 8003f5a:	4b28      	ldr	r3, [pc, #160]	@ (8003ffc <xTraceEventCreate3+0xf4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6a1b      	ldr	r3, [r3, #32]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	2314      	movs	r3, #20
 8003f64:	18fb      	adds	r3, r7, r3
 8003f66:	0192      	lsls	r2, r2, #6
 8003f68:	188a      	adds	r2, r1, r2
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	21c0      	movs	r1, #192	@ 0xc0
 8003f74:	0189      	lsls	r1, r1, #6
 8003f76:	430a      	orrs	r2, r1
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	801a      	strh	r2, [r3, #0]
 8003f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ff4 <xTraceEventCreate3+0xec>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	b292      	uxth	r2, r2
 8003f86:	805a      	strh	r2, [r3, #2]
 8003f88:	4b1d      	ldr	r3, [pc, #116]	@ (8004000 <xTraceEventCreate3+0xf8>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	021b      	lsls	r3, r3, #8
 8003f8e:	0a19      	lsrs	r1, r3, #8
 8003f90:	4b1c      	ldr	r3, [pc, #112]	@ (8004004 <xTraceEventCreate3+0xfc>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	061a      	lsls	r2, r3, #24
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	188a      	adds	r2, r1, r2
 8003f9c:	605a      	str	r2, [r3, #4]
 8003f9e:	4b19      	ldr	r3, [pc, #100]	@ (8004004 <xTraceEventCreate3+0xfc>)
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	4b18      	ldr	r3, [pc, #96]	@ (8004004 <xTraceEventCreate3+0xfc>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6992      	ldr	r2, [r2, #24]
 8003fa8:	60da      	str	r2, [r3, #12]
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <xTraceEventCreate3+0xfc>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6852      	ldr	r2, [r2, #4]
 8003fb2:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_3(uxParam1, uxParam2, uxParam3);
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	609a      	str	r2, [r3, #8]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	60da      	str	r2, [r3, #12]
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	611a      	str	r2, [r3, #16]

	TRACE_EVENT_END(sizeof(TraceEvent3_t));
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2214      	movs	r2, #20
 8003fca:	0019      	movs	r1, r3
 8003fcc:	2001      	movs	r0, #1
 8003fce:	f7ff f9e9 	bl	80033a4 <SEGGER_RTT_Write>
 8003fd2:	0003      	movs	r3, r0
 8003fd4:	613b      	str	r3, [r7, #16]
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	f383 8810 	msr	PRIMASK, r3
}
 8003fe0:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	b00a      	add	sp, #40	@ 0x28
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	20003000 	.word	0x20003000
 8003ff0:	20002ff8 	.word	0x20002ff8
 8003ff4:	20002264 	.word	0x20002264
 8003ff8:	20002274 	.word	0x20002274
 8003ffc:	2000226c 	.word	0x2000226c
 8004000:	e000e018 	.word	0xe000e018
 8004004:	20003008 	.word	0x20003008

08004008 <xTraceEventCreate4>:

traceResult xTraceEventCreate4(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3, TraceUnsignedBaseType_t uxParam4)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b08a      	sub	sp, #40	@ 0x28
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]
	TraceEvent4_t* pxEventData = (void*)0;
 8004016:	2300      	movs	r3, #0
 8004018:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 800401a:	2300      	movs	r3, #0
 800401c:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent4_t));
 800401e:	4b35      	ldr	r3, [pc, #212]	@ (80040f4 <xTraceEventCreate4+0xec>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2201      	movs	r2, #1
 8004024:	4013      	ands	r3, r2
 8004026:	d004      	beq.n	8004032 <xTraceEventCreate4+0x2a>
 8004028:	4b33      	ldr	r3, [pc, #204]	@ (80040f8 <xTraceEventCreate4+0xf0>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <xTraceEventCreate4+0x2e>
 8004032:	2301      	movs	r3, #1
 8004034:	e059      	b.n	80040ea <xTraceEventCreate4+0xe2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004036:	f3ef 8310 	mrs	r3, PRIMASK
 800403a:	61fb      	str	r3, [r7, #28]
  return(result);
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004040:	2301      	movs	r3, #1
 8004042:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	f383 8810 	msr	PRIMASK, r3
}
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	4b2b      	ldr	r3, [pc, #172]	@ (80040fc <xTraceEventCreate4+0xf4>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	3201      	adds	r2, #1
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	4b2a      	ldr	r3, [pc, #168]	@ (8004100 <xTraceEventCreate4+0xf8>)
 8004058:	6819      	ldr	r1, [r3, #0]
 800405a:	4b2a      	ldr	r3, [pc, #168]	@ (8004104 <xTraceEventCreate4+0xfc>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	1c5a      	adds	r2, r3, #1
 8004062:	2314      	movs	r3, #20
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	0192      	lsls	r2, r2, #6
 8004068:	188a      	adds	r2, r1, r2
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	b29a      	uxth	r2, r3
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2180      	movs	r1, #128	@ 0x80
 8004074:	01c9      	lsls	r1, r1, #7
 8004076:	430a      	orrs	r2, r1
 8004078:	b292      	uxth	r2, r2
 800407a:	801a      	strh	r2, [r3, #0]
 800407c:	4b1f      	ldr	r3, [pc, #124]	@ (80040fc <xTraceEventCreate4+0xf4>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	b292      	uxth	r2, r2
 8004086:	805a      	strh	r2, [r3, #2]
 8004088:	4b1f      	ldr	r3, [pc, #124]	@ (8004108 <xTraceEventCreate4+0x100>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	0a19      	lsrs	r1, r3, #8
 8004090:	4b1e      	ldr	r3, [pc, #120]	@ (800410c <xTraceEventCreate4+0x104>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	061a      	lsls	r2, r3, #24
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	188a      	adds	r2, r1, r2
 800409c:	605a      	str	r2, [r3, #4]
 800409e:	4b1b      	ldr	r3, [pc, #108]	@ (800410c <xTraceEventCreate4+0x104>)
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	4b1a      	ldr	r3, [pc, #104]	@ (800410c <xTraceEventCreate4+0x104>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6992      	ldr	r2, [r2, #24]
 80040a8:	60da      	str	r2, [r3, #12]
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4b17      	ldr	r3, [pc, #92]	@ (800410c <xTraceEventCreate4+0x104>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6852      	ldr	r2, [r2, #4]
 80040b2:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_4(uxParam1, uxParam2, uxParam3, uxParam4);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	609a      	str	r2, [r3, #8]
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	60da      	str	r2, [r3, #12]
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	683a      	ldr	r2, [r7, #0]
 80040c4:	611a      	str	r2, [r3, #16]
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040ca:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_END(sizeof(TraceEvent4_t));
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	2218      	movs	r2, #24
 80040d0:	0019      	movs	r1, r3
 80040d2:	2001      	movs	r0, #1
 80040d4:	f7ff f966 	bl	80033a4 <SEGGER_RTT_Write>
 80040d8:	0003      	movs	r3, r0
 80040da:	613b      	str	r3, [r7, #16]
 80040dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	f383 8810 	msr	PRIMASK, r3
}
 80040e6:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	0018      	movs	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	b00a      	add	sp, #40	@ 0x28
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	46c0      	nop			@ (mov r8, r8)
 80040f4:	20003000 	.word	0x20003000
 80040f8:	20002ff8 	.word	0x20002ff8
 80040fc:	20002264 	.word	0x20002264
 8004100:	20002274 	.word	0x20002274
 8004104:	2000226c 	.word	0x2000226c
 8004108:	e000e018 	.word	0xe000e018
 800410c:	20003008 	.word	0x20003008

08004110 <xTraceEventCreateRawBlocking>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreateRawBlocking(const void* pxSource, uint32_t ulSize)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b088      	sub	sp, #32
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
	int32_t iBytesCommitted = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
	void* pxBuffer = (void*)0;
 800411e:	2300      	movs	r3, #0
 8004120:	60bb      	str	r3, [r7, #8]

	TRACE_ALLOC_CRITICAL_SECTION();

	ulSize = TRC_ALIGN_CEIL(ulSize, sizeof(TraceUnsignedBaseType_t));
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	3303      	adds	r3, #3
 8004126:	2203      	movs	r2, #3
 8004128:	4393      	bics	r3, r2
 800412a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800412c:	f3ef 8310 	mrs	r3, PRIMASK
 8004130:	617b      	str	r3, [r7, #20]
  return(result);
 8004132:	697b      	ldr	r3, [r7, #20]

	TRACE_ENTER_CRITICAL_SECTION();
 8004134:	61fb      	str	r3, [r7, #28]
 8004136:	2301      	movs	r3, #1
 8004138:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	f383 8810 	msr	PRIMASK, r3
}
 8004140:	46c0      	nop			@ (mov r8, r8)

	pxTraceEventDataTable->coreEventData[TRC_CFG_GET_CURRENT_CORE()].eventCounter++;
 8004142:	4b16      	ldr	r3, [pc, #88]	@ (800419c <xTraceEventCreateRawBlocking+0x8c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	3201      	adds	r2, #1
 800414a:	601a      	str	r2, [r3, #0]
	while (xTraceStreamPortAllocate(ulSize, (void**)&pxBuffer) == TRC_FAIL) {}
 800414c:	46c0      	nop			@ (mov r8, r8)
 800414e:	4b14      	ldr	r3, [pc, #80]	@ (80041a0 <xTraceEventCreateRawBlocking+0x90>)
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	4b14      	ldr	r3, [pc, #80]	@ (80041a4 <xTraceEventCreateRawBlocking+0x94>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	3301      	adds	r3, #1
 800415a:	019b      	lsls	r3, r3, #6
 800415c:	18d3      	adds	r3, r2, r3
 800415e:	60bb      	str	r3, [r7, #8]

	memcpy(pxBuffer, pxSource, ulSize);
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	0018      	movs	r0, r3
 8004168:	f001 feee 	bl	8005f48 <memcpy>
	while (xTraceStreamPortCommit(pxBuffer, ulSize, &iBytesCommitted) == TRC_FAIL) {}
 800416c:	46c0      	nop			@ (mov r8, r8)
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	0019      	movs	r1, r3
 8004174:	2001      	movs	r0, #1
 8004176:	f7ff f915 	bl	80033a4 <SEGGER_RTT_Write>
 800417a:	0003      	movs	r3, r0
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	2300      	movs	r3, #0
 8004180:	2b01      	cmp	r3, #1
 8004182:	d0f4      	beq.n	800416e <xTraceEventCreateRawBlocking+0x5e>
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	f383 8810 	msr	PRIMASK, r3
}
 800418e:	46c0      	nop			@ (mov r8, r8)
	(void)iBytesCommitted;

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 8004190:	2300      	movs	r3, #0
}
 8004192:	0018      	movs	r0, r3
 8004194:	46bd      	mov	sp, r7
 8004196:	b008      	add	sp, #32
 8004198:	bd80      	pop	{r7, pc}
 800419a:	46c0      	nop			@ (mov r8, r8)
 800419c:	20002264 	.word	0x20002264
 80041a0:	20002274 	.word	0x20002274
 80041a4:	2000226c 	.word	0x2000226c

080041a8 <xTraceEventCreateDataOffline0>:

traceResult xTraceEventCreateDataOffline0(uint32_t uiEventCode, const TraceUnsignedBaseType_t* const puxData, TraceUnsignedBaseType_t uxSize)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08a      	sub	sp, #40	@ 0x28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
	TraceEvent0_t* pxEventData = (void*)0;
 80041b4:	2300      	movs	r3, #0
 80041b6:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 80041b8:	2300      	movs	r3, #0
 80041ba:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3303      	adds	r3, #3
 80041c0:	2203      	movs	r2, #3
 80041c2:	4393      	bics	r3, r2
 80041c4:	607b      	str	r3, [r7, #4]
	if (sizeof(TraceEvent0_t) + uxSize > TRC_MAX_BLOB_SIZE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	3308      	adds	r3, #8
 80041ca:	2b40      	cmp	r3, #64	@ 0x40
 80041cc:	d901      	bls.n	80041d2 <xTraceEventCreateDataOffline0+0x2a>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent0_t);
 80041ce:	2338      	movs	r3, #56	@ 0x38
 80041d0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d2:	f3ef 8310 	mrs	r3, PRIMASK
 80041d6:	61fb      	str	r3, [r7, #28]
  return(result);
 80041d8:	69fb      	ldr	r3, [r7, #28]
	}

	TRACE_EVENT_BEGIN_OFFLINE(sizeof(TraceEvent0_t) + uxSize);
 80041da:	627b      	str	r3, [r7, #36]	@ 0x24
 80041dc:	2301      	movs	r3, #1
 80041de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	f383 8810 	msr	PRIMASK, r3
}
 80041e6:	46c0      	nop			@ (mov r8, r8)
 80041e8:	4b29      	ldr	r3, [pc, #164]	@ (8004290 <xTraceEventCreateDataOffline0+0xe8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	3201      	adds	r2, #1
 80041f0:	601a      	str	r2, [r3, #0]
 80041f2:	4b28      	ldr	r3, [pc, #160]	@ (8004294 <xTraceEventCreateDataOffline0+0xec>)
 80041f4:	6819      	ldr	r1, [r3, #0]
 80041f6:	4b28      	ldr	r3, [pc, #160]	@ (8004298 <xTraceEventCreateDataOffline0+0xf0>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	1c5a      	adds	r2, r3, #1
 80041fe:	2314      	movs	r3, #20
 8004200:	18fb      	adds	r3, r7, r3
 8004202:	0192      	lsls	r2, r2, #6
 8004204:	188a      	adds	r2, r1, r2
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	b21a      	sxth	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	089b      	lsrs	r3, r3, #2
 8004210:	b29b      	uxth	r3, r3
 8004212:	031b      	lsls	r3, r3, #12
 8004214:	b21b      	sxth	r3, r3
 8004216:	4313      	orrs	r3, r2
 8004218:	b21a      	sxth	r2, r3
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	b292      	uxth	r2, r2
 800421e:	801a      	strh	r2, [r3, #0]
 8004220:	4b1b      	ldr	r3, [pc, #108]	@ (8004290 <xTraceEventCreateDataOffline0+0xe8>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	b292      	uxth	r2, r2
 800422a:	805a      	strh	r2, [r3, #2]
 800422c:	4b1b      	ldr	r3, [pc, #108]	@ (800429c <xTraceEventCreateDataOffline0+0xf4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	0a19      	lsrs	r1, r3, #8
 8004234:	4b1a      	ldr	r3, [pc, #104]	@ (80042a0 <xTraceEventCreateDataOffline0+0xf8>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	061a      	lsls	r2, r3, #24
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	188a      	adds	r2, r1, r2
 8004240:	605a      	str	r2, [r3, #4]
 8004242:	4b17      	ldr	r3, [pc, #92]	@ (80042a0 <xTraceEventCreateDataOffline0+0xf8>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4b16      	ldr	r3, [pc, #88]	@ (80042a0 <xTraceEventCreateDataOffline0+0xf8>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	6992      	ldr	r2, [r2, #24]
 800424c:	60da      	str	r2, [r3, #12]
 800424e:	697a      	ldr	r2, [r7, #20]
 8004250:	4b13      	ldr	r3, [pc, #76]	@ (80042a0 <xTraceEventCreateDataOffline0+0xf8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6852      	ldr	r2, [r2, #4]
 8004256:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_0_DATA(puxData, uxSize);
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	3308      	adds	r3, #8
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	68b9      	ldr	r1, [r7, #8]
 8004260:	0018      	movs	r0, r3
 8004262:	f001 fe71 	bl	8005f48 <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent0_t) + uxSize);
 8004266:	6979      	ldr	r1, [r7, #20]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3308      	adds	r3, #8
 800426c:	001a      	movs	r2, r3
 800426e:	2001      	movs	r0, #1
 8004270:	f7ff f898 	bl	80033a4 <SEGGER_RTT_Write>
 8004274:	0003      	movs	r3, r0
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	f383 8810 	msr	PRIMASK, r3
}
 8004282:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 8004284:	2300      	movs	r3, #0
}
 8004286:	0018      	movs	r0, r3
 8004288:	46bd      	mov	sp, r7
 800428a:	b00a      	add	sp, #40	@ 0x28
 800428c:	bd80      	pop	{r7, pc}
 800428e:	46c0      	nop			@ (mov r8, r8)
 8004290:	20002264 	.word	0x20002264
 8004294:	20002274 	.word	0x20002274
 8004298:	2000226c 	.word	0x2000226c
 800429c:	e000e018 	.word	0xe000e018
 80042a0:	20003008 	.word	0x20003008

080042a4 <xTraceEventCreateData1>:
	uint32_t uiEventCode,
	TraceUnsignedBaseType_t uxParam1,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08a      	sub	sp, #40	@ 0x28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
 80042b0:	603b      	str	r3, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
	int32_t iBytesCommitted = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	613b      	str	r3, [r7, #16]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	3303      	adds	r3, #3
 80042be:	2203      	movs	r2, #3
 80042c0:	4393      	bics	r3, r2
 80042c2:	603b      	str	r3, [r7, #0]
	if (sizeof(TraceEvent1_t) + uxSize > TRC_MAX_BLOB_SIZE)
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	330c      	adds	r3, #12
 80042c8:	2b40      	cmp	r3, #64	@ 0x40
 80042ca:	d901      	bls.n	80042d0 <xTraceEventCreateData1+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent1_t);
 80042cc:	2334      	movs	r3, #52	@ 0x34
 80042ce:	603b      	str	r3, [r7, #0]
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent1_t) + uxSize);
 80042d0:	4b36      	ldr	r3, [pc, #216]	@ (80043ac <xTraceEventCreateData1+0x108>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2201      	movs	r2, #1
 80042d6:	4013      	ands	r3, r2
 80042d8:	d004      	beq.n	80042e4 <xTraceEventCreateData1+0x40>
 80042da:	4b35      	ldr	r3, [pc, #212]	@ (80043b0 <xTraceEventCreateData1+0x10c>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d101      	bne.n	80042e8 <xTraceEventCreateData1+0x44>
 80042e4:	2301      	movs	r3, #1
 80042e6:	e05d      	b.n	80043a4 <xTraceEventCreateData1+0x100>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042e8:	f3ef 8310 	mrs	r3, PRIMASK
 80042ec:	61fb      	str	r3, [r7, #28]
  return(result);
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042f2:	2301      	movs	r3, #1
 80042f4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	f383 8810 	msr	PRIMASK, r3
}
 80042fc:	46c0      	nop			@ (mov r8, r8)
 80042fe:	4b2d      	ldr	r3, [pc, #180]	@ (80043b4 <xTraceEventCreateData1+0x110>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	3201      	adds	r2, #1
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	4b2b      	ldr	r3, [pc, #172]	@ (80043b8 <xTraceEventCreateData1+0x114>)
 800430a:	6819      	ldr	r1, [r3, #0]
 800430c:	4b2b      	ldr	r3, [pc, #172]	@ (80043bc <xTraceEventCreateData1+0x118>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	1c5a      	adds	r2, r3, #1
 8004314:	2314      	movs	r3, #20
 8004316:	18fb      	adds	r3, r7, r3
 8004318:	0192      	lsls	r2, r2, #6
 800431a:	188a      	adds	r2, r1, r2
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	b21a      	sxth	r2, r3
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	3304      	adds	r3, #4
 8004326:	089b      	lsrs	r3, r3, #2
 8004328:	b29b      	uxth	r3, r3
 800432a:	031b      	lsls	r3, r3, #12
 800432c:	b21b      	sxth	r3, r3
 800432e:	4313      	orrs	r3, r2
 8004330:	b21a      	sxth	r2, r3
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	b292      	uxth	r2, r2
 8004336:	801a      	strh	r2, [r3, #0]
 8004338:	4b1e      	ldr	r3, [pc, #120]	@ (80043b4 <xTraceEventCreateData1+0x110>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	b292      	uxth	r2, r2
 8004342:	805a      	strh	r2, [r3, #2]
 8004344:	4b1e      	ldr	r3, [pc, #120]	@ (80043c0 <xTraceEventCreateData1+0x11c>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	021b      	lsls	r3, r3, #8
 800434a:	0a19      	lsrs	r1, r3, #8
 800434c:	4b1d      	ldr	r3, [pc, #116]	@ (80043c4 <xTraceEventCreateData1+0x120>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	061a      	lsls	r2, r3, #24
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	188a      	adds	r2, r1, r2
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	4b1a      	ldr	r3, [pc, #104]	@ (80043c4 <xTraceEventCreateData1+0x120>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4b19      	ldr	r3, [pc, #100]	@ (80043c4 <xTraceEventCreateData1+0x120>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6992      	ldr	r2, [r2, #24]
 8004364:	60da      	str	r2, [r3, #12]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4b16      	ldr	r3, [pc, #88]	@ (80043c4 <xTraceEventCreateData1+0x120>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	6852      	ldr	r2, [r2, #4]
 800436e:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_1_DATA(uxParam1, puxData, uxSize);
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	609a      	str	r2, [r3, #8]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	330c      	adds	r3, #12
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	0018      	movs	r0, r3
 8004380:	f001 fde2 	bl	8005f48 <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent1_t) + uxSize);
 8004384:	6979      	ldr	r1, [r7, #20]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	330c      	adds	r3, #12
 800438a:	001a      	movs	r2, r3
 800438c:	2001      	movs	r0, #1
 800438e:	f7ff f809 	bl	80033a4 <SEGGER_RTT_Write>
 8004392:	0003      	movs	r3, r0
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	f383 8810 	msr	PRIMASK, r3
}
 80043a0:	46c0      	nop			@ (mov r8, r8)

	return TRC_SUCCESS;
 80043a2:	2300      	movs	r3, #0
}
 80043a4:	0018      	movs	r0, r3
 80043a6:	46bd      	mov	sp, r7
 80043a8:	b00a      	add	sp, #40	@ 0x28
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	20003000 	.word	0x20003000
 80043b0:	20002ff8 	.word	0x20002ff8
 80043b4:	20002264 	.word	0x20002264
 80043b8:	20002274 	.word	0x20002274
 80043bc:	2000226c 	.word	0x2000226c
 80043c0:	e000e018 	.word	0xe000e018
 80043c4:	20003008 	.word	0x20003008

080043c8 <xTraceExtensionInitialize>:
		)

static TraceExtensionData_t *pxExtensionData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceExtensionInitialize(TraceExtensionData_t* const pxBuffer)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);
	
	pxExtensionData = pxBuffer;
 80043d0:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <xTraceExtensionInitialize+0x30>)
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	601a      	str	r2, [r3, #0]
	
	pxExtensionData->uxNextFreeExtensionEventId = TRC_EXTENSION_BASE_EVENT_ID;
 80043d6:	4b08      	ldr	r3, [pc, #32]	@ (80043f8 <xTraceExtensionInitialize+0x30>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	22fd      	movs	r2, #253	@ 0xfd
 80043dc:	601a      	str	r2, [r3, #0]
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EXTENSION);
 80043de:	4b07      	ldr	r3, [pc, #28]	@ (80043fc <xTraceExtensionInitialize+0x34>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	2280      	movs	r2, #128	@ 0x80
 80043e4:	0052      	lsls	r2, r2, #1
 80043e6:	431a      	orrs	r2, r3
 80043e8:	4b04      	ldr	r3, [pc, #16]	@ (80043fc <xTraceExtensionInitialize+0x34>)
 80043ea:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	0018      	movs	r0, r3
 80043f0:	46bd      	mov	sp, r7
 80043f2:	b002      	add	sp, #8
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	46c0      	nop			@ (mov r8, r8)
 80043f8:	20002268 	.word	0x20002268
 80043fc:	20003000 	.word	0x20003000

08004400 <xTraceHeapCreate>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING) && (TRC_USE_HEAPS == 1)

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceHeapCreate(const char *szName, TraceUnsignedBaseType_t uxCurrent, TraceUnsignedBaseType_t uxHighWaterMark, TraceUnsignedBaseType_t uxMax, TraceHeapHandle_t *pxHeapHandle)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08c      	sub	sp, #48	@ 0x30
 8004404:	af04      	add	r7, sp, #16
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
 800440c:	603b      	str	r3, [r7, #0]
	TraceUnsignedBaseType_t uxStates[3];

	uxStates[TRC_HEAP_STATE_INDEX_CURRENT] = uxCurrent;
 800440e:	2114      	movs	r1, #20
 8004410:	187b      	adds	r3, r7, r1
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	601a      	str	r2, [r3, #0]
	uxStates[TRC_HEAP_STATE_INDEX_HIGHWATERMARK] = uxHighWaterMark;
 8004416:	187b      	adds	r3, r7, r1
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	605a      	str	r2, [r3, #4]
	uxStates[TRC_HEAP_STATE_INDEX_MAX] = uxMax;
 800441c:	187b      	adds	r3, r7, r1
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	609a      	str	r2, [r3, #8]

	return xTraceObjectRegisterInternal(PSF_EVENT_HEAP_CREATE, (void*)0, szName, 3u, uxStates, TRC_ENTRY_OPTION_HEAP, (TraceObjectHandle_t*)pxHeapHandle);
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004426:	9302      	str	r3, [sp, #8]
 8004428:	2380      	movs	r3, #128	@ 0x80
 800442a:	061b      	lsls	r3, r3, #24
 800442c:	9301      	str	r3, [sp, #4]
 800442e:	187b      	adds	r3, r7, r1
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	2303      	movs	r3, #3
 8004434:	2100      	movs	r1, #0
 8004436:	20f2      	movs	r0, #242	@ 0xf2
 8004438:	f000 f8f2 	bl	8004620 <xTraceObjectRegisterInternal>
 800443c:	0003      	movs	r3, r0
}
 800443e:	0018      	movs	r0, r3
 8004440:	46bd      	mov	sp, r7
 8004442:	b008      	add	sp, #32
 8004444:	bd80      	pop	{r7, pc}

08004446 <xTraceHeapAlloc>:

traceResult xTraceHeapAlloc(TraceHeapHandle_t xHeapHandle, void *pvAddress, TraceUnsignedBaseType_t uxSize)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b086      	sub	sp, #24
 800444a:	af00      	add	r7, sp, #0
 800444c:	60f8      	str	r0, [r7, #12]
 800444e:	60b9      	str	r1, [r7, #8]
 8004450:	607a      	str	r2, [r7, #4]
	TraceUnsignedBaseType_t uxCurrent, uxHighWaterMark;
	
	if (xHeapHandle == 0)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <xTraceHeapAlloc+0x16>
	{
		/* This can happen */
		return TRC_FAIL;
 8004458:	2301      	movs	r3, #1
 800445a:	e024      	b.n	80044a6 <xTraceHeapAlloc+0x60>
	}

	/* If the address is null we assume this was a failed alloc attempt */
	if (pvAddress != (void*)0)
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d015      	beq.n	800448e <xTraceHeapAlloc+0x48>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, &uxCurrent) == TRC_SUCCESS);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	617b      	str	r3, [r7, #20]

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, &uxHighWaterMark) == TRC_SUCCESS);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	613b      	str	r3, [r7, #16]

		uxCurrent += uxSize;
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	18d3      	adds	r3, r2, r3
 8004474:	617b      	str	r3, [r7, #20]

		if (uxCurrent > uxHighWaterMark)
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	429a      	cmp	r2, r3
 800447c:	d904      	bls.n	8004488 <xTraceHeapAlloc+0x42>
		{
			uxHighWaterMark = uxCurrent;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	613b      	str	r3, [r7, #16]
			/* This should never fail */
			TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, uxHighWaterMark) == TRC_SUCCESS);
 8004482:	693a      	ldr	r2, [r7, #16]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	609a      	str	r2, [r3, #8]
		}

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, uxCurrent) == TRC_SUCCESS);
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	605a      	str	r2, [r3, #4]
	}

	(void)xTraceEventCreate2((pvAddress != (void*)0) ? PSF_EVENT_MALLOC : PSF_EVENT_MALLOC_FAILED, (TraceUnsignedBaseType_t)pvAddress, uxSize);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <xTraceHeapAlloc+0x52>
 8004494:	2338      	movs	r3, #56	@ 0x38
 8004496:	e000      	b.n	800449a <xTraceHeapAlloc+0x54>
 8004498:	23e9      	movs	r3, #233	@ 0xe9
 800449a:	68b9      	ldr	r1, [r7, #8]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	0018      	movs	r0, r3
 80044a0:	f7ff fcb6 	bl	8003e10 <xTraceEventCreate2>

	return TRC_SUCCESS;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	0018      	movs	r0, r3
 80044a8:	46bd      	mov	sp, r7
 80044aa:	b006      	add	sp, #24
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <xTraceISRInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceISRData_t* pxTraceISRData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceISRInitialize(TraceISRData_t *pxBuffer)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
	uint32_t uiStackIndex;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceISRData = pxBuffer;
 80044b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004524 <xTraceISRInitialize+0x74>)
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	601a      	str	r2, [r3, #0]

	for (uiCoreIndex = 0u; uiCoreIndex < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreIndex++)
 80044be:	2300      	movs	r3, #0
 80044c0:	617b      	str	r3, [r7, #20]
 80044c2:	e020      	b.n	8004506 <xTraceISRInitialize+0x56>
	{
		TraceISRCoreData_t* pxCoreData = &pxTraceISRData->cores[uiCoreIndex];
 80044c4:	4b17      	ldr	r3, [pc, #92]	@ (8004524 <xTraceISRInitialize+0x74>)
 80044c6:	6819      	ldr	r1, [r3, #0]
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	0013      	movs	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	189b      	adds	r3, r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	18cb      	adds	r3, r1, r3
 80044d4:	60fb      	str	r3, [r7, #12]

		/* Initialize ISR stack */
		for (uiStackIndex = 0u; uiStackIndex < (uint32_t)(TRC_CFG_MAX_ISR_NESTING); uiStackIndex++)
 80044d6:	2300      	movs	r3, #0
 80044d8:	613b      	str	r3, [r7, #16]
 80044da:	e007      	b.n	80044ec <xTraceISRInitialize+0x3c>
		{
			pxCoreData->handleStack[uiStackIndex] = 0;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	0092      	lsls	r2, r2, #2
 80044e2:	2100      	movs	r1, #0
 80044e4:	50d1      	str	r1, [r2, r3]
		for (uiStackIndex = 0u; uiStackIndex < (uint32_t)(TRC_CFG_MAX_ISR_NESTING); uiStackIndex++)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	3301      	adds	r3, #1
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	2b07      	cmp	r3, #7
 80044f0:	d9f4      	bls.n	80044dc <xTraceISRInitialize+0x2c>
		}
		
		pxCoreData->stackIndex = -1;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2201      	movs	r2, #1
 80044f6:	4252      	negs	r2, r2
 80044f8:	621a      	str	r2, [r3, #32]
		pxCoreData->isPendingContextSwitch = 0u;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	625a      	str	r2, [r3, #36]	@ 0x24
	for (uiCoreIndex = 0u; uiCoreIndex < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreIndex++)
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	3301      	adds	r3, #1
 8004504:	617b      	str	r3, [r7, #20]
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d0db      	beq.n	80044c4 <xTraceISRInitialize+0x14>
	}
	
	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ISR);
 800450c:	4b06      	ldr	r3, [pc, #24]	@ (8004528 <xTraceISRInitialize+0x78>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2280      	movs	r2, #128	@ 0x80
 8004512:	0152      	lsls	r2, r2, #5
 8004514:	431a      	orrs	r2, r3
 8004516:	4b04      	ldr	r3, [pc, #16]	@ (8004528 <xTraceISRInitialize+0x78>)
 8004518:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 800451a:	2300      	movs	r3, #0
}
 800451c:	0018      	movs	r0, r3
 800451e:	46bd      	mov	sp, r7
 8004520:	b006      	add	sp, #24
 8004522:	bd80      	pop	{r7, pc}
 8004524:	2000226c 	.word	0x2000226c
 8004528:	20003000 	.word	0x20003000

0800452c <xTraceKernelPortInitialize>:
static TraceKernelPortData_t* pxKernelPortData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

#define TRC_PORT_MALLOC(size) pvPortMalloc(size)

traceResult xTraceKernelPortInitialize(TraceKernelPortDataBuffer_t* pxBuffer)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	TRC_ASSERT_EQUAL_SIZE(TraceKernelPortDataBuffer_t, TraceKernelPortData_t);
	
	if (pxBuffer == 0)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <xTraceKernelPortInitialize+0x12>
	{
		return TRC_FAIL;
 800453a:	2301      	movs	r3, #1
 800453c:	e00b      	b.n	8004556 <xTraceKernelPortInitialize+0x2a>
	}
	
	pxKernelPortData = (TraceKernelPortData_t*)pxBuffer;
 800453e:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <xTraceKernelPortInitialize+0x34>)
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	601a      	str	r2, [r3, #0]

	pxKernelPortData->xSystemHeapHandle = 0;
 8004544:	4b06      	ldr	r3, [pc, #24]	@ (8004560 <xTraceKernelPortInitialize+0x34>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2200      	movs	r2, #0
 800454a:	601a      	str	r2, [r3, #0]
	pxKernelPortData->xTzCtrlHandle = 0;
 800454c:	4b04      	ldr	r3, [pc, #16]	@ (8004560 <xTraceKernelPortInitialize+0x34>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2200      	movs	r2, #0
 8004552:	605a      	str	r2, [r3, #4]
	
	return TRC_SUCCESS;
 8004554:	2300      	movs	r3, #0
}
 8004556:	0018      	movs	r0, r3
 8004558:	46bd      	mov	sp, r7
 800455a:	b002      	add	sp, #8
 800455c:	bd80      	pop	{r7, pc}
 800455e:	46c0      	nop			@ (mov r8, r8)
 8004560:	20002270 	.word	0x20002270

08004564 <xTraceKernelPortEnable>:

traceResult xTraceKernelPortEnable(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af02      	add	r7, sp, #8
		xTraceEntrySetOptions(xIdleHandle, TRC_ENTRY_OPTION_IDLE_NAME);
	}
#endif
	
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
	if (pxKernelPortData->xSystemHeapHandle == 0)
 800456a:	4b17      	ldr	r3, [pc, #92]	@ (80045c8 <xTraceKernelPortEnable+0x64>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10a      	bne.n	800458a <xTraceKernelPortEnable+0x26>
	{
#if defined(configTOTAL_HEAP_SIZE)
		xTraceHeapCreate("System Heap", 0, 0, configTOTAL_HEAP_SIZE, &pxKernelPortData->xSystemHeapHandle);
 8004574:	4b14      	ldr	r3, [pc, #80]	@ (80045c8 <xTraceKernelPortEnable+0x64>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	001a      	movs	r2, r3
 800457a:	23e0      	movs	r3, #224	@ 0xe0
 800457c:	015b      	lsls	r3, r3, #5
 800457e:	4813      	ldr	r0, [pc, #76]	@ (80045cc <xTraceKernelPortEnable+0x68>)
 8004580:	9200      	str	r2, [sp, #0]
 8004582:	2200      	movs	r2, #0
 8004584:	2100      	movs	r1, #0
 8004586:	f7ff ff3b 	bl	8004400 <xTraceHeapCreate>
		xTraceHeapCreate("System Heap", 0, 0, (TRC_CFG_TOTAL_HEAP_SIZE), &pxKernelPortData->xSystemHeapHandle);
#endif
	}
#endif
	
	if (pxKernelPortData->xTzCtrlHandle == 0)
 800458a:	4b0f      	ldr	r3, [pc, #60]	@ (80045c8 <xTraceKernelPortEnable+0x64>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d115      	bne.n	80045c0 <xTraceKernelPortEnable+0x5c>
	{
		/* Creates the TzCtrl task - receives trace commands (start, stop, ...) */
#if defined(configSUPPORT_STATIC_ALLOCATION) && (configSUPPORT_STATIC_ALLOCATION == 1)
		pxKernelPortData->xTzCtrlHandle = xTaskCreateStatic(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, 0, TRC_CFG_CTRL_TASK_PRIORITY, stackTzCtrl, &tcbTzCtrl);
#else
		xTaskCreate(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, 0, TRC_CFG_CTRL_TASK_PRIORITY, &pxKernelPortData->xTzCtrlHandle);
 8004594:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <xTraceKernelPortEnable+0x64>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3304      	adds	r3, #4
 800459a:	490d      	ldr	r1, [pc, #52]	@ (80045d0 <xTraceKernelPortEnable+0x6c>)
 800459c:	480d      	ldr	r0, [pc, #52]	@ (80045d4 <xTraceKernelPortEnable+0x70>)
 800459e:	9301      	str	r3, [sp, #4]
 80045a0:	2301      	movs	r3, #1
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	2300      	movs	r3, #0
 80045a6:	2280      	movs	r2, #128	@ 0x80
 80045a8:	f7fc ff75 	bl	8001496 <xTaskCreate>
#endif

		if (pxKernelPortData->xTzCtrlHandle == 0)
 80045ac:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <xTraceKernelPortEnable+0x64>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d104      	bne.n	80045c0 <xTraceKernelPortEnable+0x5c>
		{
			xTraceError(TRC_ERROR_TZCTRLTASK_NOT_CREATED);
 80045b6:	2006      	movs	r0, #6
 80045b8:	f7ff fab0 	bl	8003b1c <xTraceError>

			return TRC_FAIL;
 80045bc:	2301      	movs	r3, #1
 80045be:	e000      	b.n	80045c2 <xTraceKernelPortEnable+0x5e>
		}
	}
	
	return TRC_SUCCESS;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	0018      	movs	r0, r3
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20002270 	.word	0x20002270
 80045cc:	080061dc 	.word	0x080061dc
 80045d0:	080061e8 	.word	0x080061e8
 80045d4:	080045d9 	.word	0x080045d9

080045d8 <TzCtrl>:

static portTASK_FUNCTION(TzCtrl, pvParameters)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	(void)pvParameters;

	while (1)
	{
		xTraceTzCtrl();
 80045e0:	f000 fb8e 	bl	8004d00 <xTraceTzCtrl>

		vTaskDelay(TRC_CFG_CTRL_TASK_DELAY);
 80045e4:	2032      	movs	r0, #50	@ 0x32
 80045e6:	f7fd f8d5 	bl	8001794 <vTaskDelay>
		xTraceTzCtrl();
 80045ea:	46c0      	nop			@ (mov r8, r8)
 80045ec:	e7f8      	b.n	80045e0 <TzCtrl+0x8>

080045ee <vTraceSetSemaphoreName>:
{
	xTraceObjectSetNameWithoutHandle(pvQueue, szName);
}

void vTraceSetSemaphoreName(void* pvSemaphore, const char* szName)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b082      	sub	sp, #8
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
 80045f6:	6039      	str	r1, [r7, #0]
	xTraceObjectSetNameWithoutHandle(pvSemaphore, szName);
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	0011      	movs	r1, r2
 80045fe:	0018      	movs	r0, r3
 8004600:	f000 f917 	bl	8004832 <xTraceObjectSetNameWithoutHandle>
}
 8004604:	46c0      	nop			@ (mov r8, r8)
 8004606:	46bd      	mov	sp, r7
 8004608:	b002      	add	sp, #8
 800460a:	bd80      	pop	{r7, pc}

0800460c <xTraceKernelPortGetSystemHeapHandle>:
#endif

#endif

TraceHeapHandle_t xTraceKernelPortGetSystemHeapHandle(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
	return pxKernelPortData->xSystemHeapHandle;
 8004610:	4b02      	ldr	r3, [pc, #8]	@ (800461c <xTraceKernelPortGetSystemHeapHandle+0x10>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
}
 8004616:	0018      	movs	r0, r3
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20002270 	.word	0x20002270

08004620 <xTraceObjectRegisterInternal>:
#define TRC_SEND_NAME_ONLY_ON_DELETE 0
#endif

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterInternal(uint32_t uiEventCode, void* const pvObject, const char* szName, TraceUnsignedBaseType_t uxStateCount, const TraceUnsignedBaseType_t uxStates[], TraceUnsignedBaseType_t uxOptions, TraceObjectHandle_t* pxObjectHandle)
{
 8004620:	b590      	push	{r4, r7, lr}
 8004622:	b091      	sub	sp, #68	@ 0x44
 8004624:	af02      	add	r7, sp, #8
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800462e:	f3ef 8310 	mrs	r3, PRIMASK
 8004632:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8004634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
	TRC_ASSERT(pxObjectHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(uxStateCount <= (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT));

	TRACE_ENTER_CRITICAL_SECTION();
 8004636:	633b      	str	r3, [r7, #48]	@ 0x30
 8004638:	2301      	movs	r3, #1
 800463a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800463c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463e:	f383 8810 	msr	PRIMASK, r3
}
 8004642:	46c0      	nop			@ (mov r8, r8)

	if (pvObject != (void*)0)
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d019      	beq.n	800467e <xTraceObjectRegisterInternal+0x5e>
	{
		/* An address was supplied */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 800464a:	2318      	movs	r3, #24
 800464c:	18fb      	adds	r3, r7, r3
 800464e:	0018      	movs	r0, r3
 8004650:	f7ff f8e2 	bl	8003818 <xTraceEntryCreate>
 8004654:	1e03      	subs	r3, r0, #0
 8004656:	d104      	bne.n	8004662 <xTraceObjectRegisterInternal+0x42>
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	2300      	movs	r3, #0
 8004660:	e000      	b.n	8004664 <xTraceObjectRegisterInternal+0x44>
 8004662:	2301      	movs	r3, #1
 8004664:	2b00      	cmp	r3, #0
 8004666:	d007      	beq.n	8004678 <xTraceObjectRegisterInternal+0x58>
 8004668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800466a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800466c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466e:	f383 8810 	msr	PRIMASK, r3
}
 8004672:	46c0      	nop			@ (mov r8, r8)
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 8004674:	2301      	movs	r3, #1
 8004676:	e089      	b.n	800478c <xTraceObjectRegisterInternal+0x16c>
		}
		
		pvAddress = pvObject;
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	617b      	str	r3, [r7, #20]
 800467c:	e012      	b.n	80046a4 <xTraceObjectRegisterInternal+0x84>
	}
	else
	{
		/* No address was supplied */
		if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 800467e:	2318      	movs	r3, #24
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	0018      	movs	r0, r3
 8004684:	f7ff f8c8 	bl	8003818 <xTraceEntryCreate>
 8004688:	0003      	movs	r3, r0
 800468a:	2b01      	cmp	r3, #1
 800468c:	d107      	bne.n	800469e <xTraceObjectRegisterInternal+0x7e>
 800468e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004690:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004692:	6a3b      	ldr	r3, [r7, #32]
 8004694:	f383 8810 	msr	PRIMASK, r3
}
 8004698:	46c0      	nop			@ (mov r8, r8)
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 800469a:	2301      	movs	r3, #1
 800469c:	e076      	b.n	800478c <xTraceObjectRegisterInternal+0x16c>
		}

		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress(xEntryHandle, &pvAddress) == TRC_SUCCESS);
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	617b      	str	r3, [r7, #20]
	}

	for (i = 0u; i < uxStateCount; i++)
 80046a4:	2300      	movs	r3, #0
 80046a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80046a8:	e00d      	b.n	80046c6 <xTraceObjectRegisterInternal+0xa6>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xEntryHandle, (uint32_t)i, uxStates[i]) == TRC_SUCCESS);
 80046aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046b0:	18d3      	adds	r3, r2, r3
 80046b2:	69b9      	ldr	r1, [r7, #24]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	18cb      	adds	r3, r1, r3
 80046bc:	3304      	adds	r3, #4
 80046be:	601a      	str	r2, [r3, #0]
	for (i = 0u; i < uxStateCount; i++)
 80046c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046c2:	3301      	adds	r3, #1
 80046c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80046c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d3ed      	bcc.n	80046aa <xTraceObjectRegisterInternal+0x8a>
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetOptions(xEntryHandle, (uint32_t)uxOptions) == TRC_SUCCESS);
 80046ce:	69bb      	ldr	r3, [r7, #24]
 80046d0:	6919      	ldr	r1, [r3, #16]
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046d6:	430a      	orrs	r2, r1
 80046d8:	611a      	str	r2, [r3, #16]

	*pxObjectHandle = (TraceObjectHandle_t)xEntryHandle;
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	f383 8810 	msr	PRIMASK, r3
}
 80046ea:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	if ((szName != (void*)0) && (szName[0] != (char)0)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d009      	beq.n	8004706 <xTraceObjectRegisterInternal+0xe6>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d005      	beq.n	8004706 <xTraceObjectRegisterInternal+0xe6>
	{
		/* Not a null or empty string */
		/* This will set the symbol and create an event for it */
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName) == TRC_SUCCESS);
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	0011      	movs	r1, r2
 8004700:	0018      	movs	r0, r3
 8004702:	f000 f847 	bl	8004794 <xTraceObjectSetName>
	}

	switch (uxStateCount)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	2b03      	cmp	r3, #3
 800470a:	d02b      	beq.n	8004764 <xTraceObjectRegisterInternal+0x144>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	2b03      	cmp	r3, #3
 8004710:	d839      	bhi.n	8004786 <xTraceObjectRegisterInternal+0x166>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b02      	cmp	r3, #2
 8004716:	d01a      	beq.n	800474e <xTraceObjectRegisterInternal+0x12e>
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	2b02      	cmp	r3, #2
 800471c:	d833      	bhi.n	8004786 <xTraceObjectRegisterInternal+0x166>
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <xTraceObjectRegisterInternal+0x10c>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d008      	beq.n	800473c <xTraceObjectRegisterInternal+0x11c>
 800472a:	e02c      	b.n	8004786 <xTraceObjectRegisterInternal+0x166>
	{
		case 0:
			xTraceEventCreate1(uiEventCode, (TraceUnsignedBaseType_t)pvAddress);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	001a      	movs	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	0011      	movs	r1, r2
 8004734:	0018      	movs	r0, r3
 8004736:	f7ff faf3 	bl	8003d20 <xTraceEventCreate1>
			break;
 800473a:	e026      	b.n	800478a <xTraceObjectRegisterInternal+0x16a>
		case 1:
			xTraceEventCreate2(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0]);
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	0019      	movs	r1, r3
 8004740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	0018      	movs	r0, r3
 8004748:	f7ff fb62 	bl	8003e10 <xTraceEventCreate2>
			break;
 800474c:	e01d      	b.n	800478a <xTraceObjectRegisterInternal+0x16a>
		case 2:
			xTraceEventCreate3(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0], uxStates[1]);
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	0019      	movs	r1, r3
 8004752:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004758:	3304      	adds	r3, #4
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f7ff fbd3 	bl	8003f08 <xTraceEventCreate3>
			break;
 8004762:	e012      	b.n	800478a <xTraceObjectRegisterInternal+0x16a>
		case 3:
			xTraceEventCreate4(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0], uxStates[1], uxStates[2]);
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	001c      	movs	r4, r3
 8004768:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800476e:	3304      	adds	r3, #4
 8004770:	6819      	ldr	r1, [r3, #0]
 8004772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004774:	3308      	adds	r3, #8
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	000b      	movs	r3, r1
 800477e:	0021      	movs	r1, r4
 8004780:	f7ff fc42 	bl	8004008 <xTraceEventCreate4>
			break;
 8004784:	e001      	b.n	800478a <xTraceObjectRegisterInternal+0x16a>
		default:
			return TRC_FAIL;
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <xTraceObjectRegisterInternal+0x16c>
			break;
	}

	return TRC_SUCCESS;
 800478a:	2300      	movs	r3, #0
}
 800478c:	0018      	movs	r0, r3
 800478e:	46bd      	mov	sp, r7
 8004790:	b00f      	add	sp, #60	@ 0x3c
 8004792:	bd90      	pop	{r4, r7, pc}

08004794 <xTraceObjectSetName>:
	return xTraceEntryDelete(xObjectHandle);
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetName(TraceObjectHandle_t xObjectHandle, const char* szName)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
	void* pvObject = (void*)0;
 800479e:	2300      	movs	r3, #0
 80047a0:	60fb      	str	r3, [r7, #12]
	uint32_t i;

    /* If asserts are disabled this variable will not get used, this stops warnings. */
	(void)pvObject;

	if (szName == (void*)0)
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d101      	bne.n	80047ac <xTraceObjectSetName+0x18>
	{
		szName = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 80047a8:	4b14      	ldr	r3, [pc, #80]	@ (80047fc <xTraceObjectSetName+0x68>)
 80047aa:	603b      	str	r3, [r7, #0]
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress((TraceEntryHandle_t)xObjectHandle, &pvObject) == TRC_SUCCESS);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	60fb      	str	r3, [r7, #12]

	for (i = 0u; (szName[i] != (char)0) && (i < 128u); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]
 80047b6:	e002      	b.n	80047be <xTraceObjectSetName+0x2a>
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	3301      	adds	r3, #1
 80047bc:	617b      	str	r3, [r7, #20]
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	18d3      	adds	r3, r2, r3
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <xTraceObjectSetName+0x3c>
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80047ce:	d9f3      	bls.n	80047b8 <xTraceObjectSetName+0x24>

	uiLength = i;
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	613b      	str	r3, [r7, #16]

#if (TRC_SEND_NAME_ONLY_ON_DELETE == 0)
	/* Attempt to send name event now since we don't do it on delete events */
	(void)xTraceEventCreateData1(PSF_EVENT_OBJ_NAME, (TraceUnsignedBaseType_t)pvObject, (TraceUnsignedBaseType_t*)szName, uiLength + 1); /* +1 for termination */
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	0019      	movs	r1, r3
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	3301      	adds	r3, #1
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	2003      	movs	r0, #3
 80047e0:	f7ff fd60 	bl	80042a4 <xTraceEventCreateData1>
#endif /* (TRC_SEND_NAME_ONLY_ON_DELETE == 0) */

	return xTraceEntrySetSymbol((TraceEntryHandle_t)xObjectHandle, szName, uiLength);
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	6839      	ldr	r1, [r7, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	0018      	movs	r0, r3
 80047ec:	f7ff f8a0 	bl	8003930 <xTraceEntrySetSymbol>
 80047f0:	0003      	movs	r3, r0
}
 80047f2:	0018      	movs	r0, r3
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b006      	add	sp, #24
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	46c0      	nop			@ (mov r8, r8)
 80047fc:	080061f0 	.word	0x080061f0

08004800 <xTraceObjectRegisterWithoutHandle>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterWithoutHandle(uint32_t uiEventCode, void* pvObject, const char* szName, TraceUnsignedBaseType_t uxState)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08a      	sub	sp, #40	@ 0x28
 8004804:	af04      	add	r7, sp, #16
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
	TraceObjectHandle_t xObjectHandle;

	return xTraceObjectRegisterInternal(uiEventCode, pvObject, szName, 1u, &uxState, 0u, &xObjectHandle);
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	68b9      	ldr	r1, [r7, #8]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	2314      	movs	r3, #20
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	9302      	str	r3, [sp, #8]
 800481a:	2300      	movs	r3, #0
 800481c:	9301      	str	r3, [sp, #4]
 800481e:	003b      	movs	r3, r7
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	2301      	movs	r3, #1
 8004824:	f7ff fefc 	bl	8004620 <xTraceObjectRegisterInternal>
 8004828:	0003      	movs	r3, r0
}
 800482a:	0018      	movs	r0, r3
 800482c:	46bd      	mov	sp, r7
 800482e:	b006      	add	sp, #24
 8004830:	bd80      	pop	{r7, pc}

08004832 <xTraceObjectSetNameWithoutHandle>:
	return xResult;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetNameWithoutHandle(void* pvObject, const char* szName)
{
 8004832:	b590      	push	{r4, r7, lr}
 8004834:	b08b      	sub	sp, #44	@ 0x2c
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
 800483a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800483c:	f3ef 8310 	mrs	r3, PRIMASK
 8004840:	61bb      	str	r3, [r7, #24]
  return(result);
 8004842:	69bb      	ldr	r3, [r7, #24]
	TraceEntryHandle_t xEntryHandle;
	traceResult xResult;

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004844:	627b      	str	r3, [r7, #36]	@ 0x24
 8004846:	2301      	movs	r3, #1
 8004848:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f383 8810 	msr	PRIMASK, r3
}
 8004850:	46c0      	nop			@ (mov r8, r8)

	if (xTraceEntryFind(pvObject, &xEntryHandle) == TRC_FAIL)
 8004852:	240c      	movs	r4, #12
 8004854:	193a      	adds	r2, r7, r4
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	0011      	movs	r1, r2
 800485a:	0018      	movs	r0, r3
 800485c:	f7ff f83e 	bl	80038dc <xTraceEntryFind>
 8004860:	0003      	movs	r3, r0
 8004862:	2b01      	cmp	r3, #1
 8004864:	d115      	bne.n	8004892 <xTraceObjectSetNameWithoutHandle+0x60>
	{
		/* No previous entry found. Create one. */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 8004866:	193b      	adds	r3, r7, r4
 8004868:	0018      	movs	r0, r3
 800486a:	f7fe ffd5 	bl	8003818 <xTraceEntryCreate>
 800486e:	1e03      	subs	r3, r0, #0
 8004870:	d104      	bne.n	800487c <xTraceObjectSetNameWithoutHandle+0x4a>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	2300      	movs	r3, #0
 800487a:	e000      	b.n	800487e <xTraceObjectSetNameWithoutHandle+0x4c>
 800487c:	2301      	movs	r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d007      	beq.n	8004892 <xTraceObjectSetNameWithoutHandle+0x60>
 8004882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004884:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f383 8810 	msr	PRIMASK, r3
}
 800488c:	46c0      	nop			@ (mov r8, r8)
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 800488e:	2301      	movs	r3, #1
 8004890:	e00e      	b.n	80048b0 <xTraceObjectSetNameWithoutHandle+0x7e>
		}
	}

	xResult = xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	0011      	movs	r1, r2
 8004898:	0018      	movs	r0, r3
 800489a:	f7ff ff7b 	bl	8004794 <xTraceObjectSetName>
 800489e:	0003      	movs	r3, r0
 80048a0:	623b      	str	r3, [r7, #32]
 80048a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f383 8810 	msr	PRIMASK, r3
}
 80048ac:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 80048ae:	6a3b      	ldr	r3, [r7, #32]
}
 80048b0:	0018      	movs	r0, r3
 80048b2:	46bd      	mov	sp, r7
 80048b4:	b00b      	add	sp, #44	@ 0x2c
 80048b6:	bd90      	pop	{r4, r7, pc}

080048b8 <xTraceStaticBufferInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceStaticBufferTable_t *pxTraceStaticBufferTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStaticBufferInitialize(TraceStaticBufferTable_t *pxBuffer)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceStaticBufferTable = pxBuffer;
 80048c0:	4b07      	ldr	r3, [pc, #28]	@ (80048e0 <xTraceStaticBufferInitialize+0x28>)
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	601a      	str	r2, [r3, #0]

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_STATIC_BUFFER);
 80048c6:	4b07      	ldr	r3, [pc, #28]	@ (80048e4 <xTraceStaticBufferInitialize+0x2c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2280      	movs	r2, #128	@ 0x80
 80048cc:	02d2      	lsls	r2, r2, #11
 80048ce:	431a      	orrs	r2, r3
 80048d0:	4b04      	ldr	r3, [pc, #16]	@ (80048e4 <xTraceStaticBufferInitialize+0x2c>)
 80048d2:	601a      	str	r2, [r3, #0]
	
	return TRC_SUCCESS;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	0018      	movs	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	b002      	add	sp, #8
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	20002274 	.word	0x20002274
 80048e4:	20003000 	.word	0x20003000

080048e8 <xTraceInitialize>:
* trace recorder can be enabled, at which point make sure to call this function
* as early as possible.
* See TRC_CFG_RECORDER_DATA_INIT in trcConfig.h.
******************************************************************************/
traceResult xTraceInitialize(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
	TRC_ASSERT_EQUAL_SIZE(TraceUnsignedBaseType_t, TraceBaseType_t);

	/* TraceUnsignedBaseType_t is used to store handles (addresses) */
	TRC_ASSERT_EQUAL_SIZE(TraceUnsignedBaseType_t, TraceHandleBaseType_t);
	
	if (RecorderInitialized != 0u)
 80048ee:	4b74      	ldr	r3, [pc, #464]	@ (8004ac0 <xTraceInitialize+0x1d8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <xTraceInitialize+0x12>
	{
		return TRC_SUCCESS;
 80048f6:	2300      	movs	r3, #0
 80048f8:	e0de      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	TRC_PORT_SPECIFIC_INIT();
#if (TRC_CFG_RECORDER_BUFFER_ALLOCATION == TRC_RECORDER_BUFFER_ALLOCATION_STATIC)
	pxTraceRecorderData = &xRecorderData;
 80048fa:	4b72      	ldr	r3, [pc, #456]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 80048fc:	4a72      	ldr	r2, [pc, #456]	@ (8004ac8 <xTraceInitialize+0x1e0>)
 80048fe:	601a      	str	r2, [r3, #0]
	/* Allocate data */
	pxTraceRecorderData = TRC_KERNEL_PORT_HEAP_MALLOC(sizeof(TraceRecorderData_t));
#endif

	/* These are set on init so they aren't overwritten by late initialization values. */
	pxTraceRecorderData->uiSessionCounter = 0u;
 8004900:	4b70      	ldr	r3, [pc, #448]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
	pxTraceRecorderData->uiRecorderEnabled = 0u;
 8004908:	4b6e      	ldr	r3, [pc, #440]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2200      	movs	r2, #0
 800490e:	605a      	str	r2, [r3, #4]
	
	for (i = 0; i < TRC_CFG_CORE_COUNT; i++)
 8004910:	2300      	movs	r3, #0
 8004912:	607b      	str	r3, [r7, #4]
 8004914:	e009      	b.n	800492a <xTraceInitialize+0x42>
	{
		pxTraceRecorderData->uxTraceSystemStates[i] = (TraceUnsignedBaseType_t)TRC_STATE_IN_STARTUP;
 8004916:	4b6b      	ldr	r3, [pc, #428]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	3202      	adds	r2, #2
 800491e:	0092      	lsls	r2, r2, #2
 8004920:	2100      	movs	r1, #0
 8004922:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < TRC_CFG_CORE_COUNT; i++)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	3301      	adds	r3, #1
 8004928:	607b      	str	r3, [r7, #4]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0f2      	beq.n	8004916 <xTraceInitialize+0x2e>
	}
	
	/*cstat !MISRAC2004-13.7_b Suppress always false check*/
	if (xTraceEntryIndexTableInitialize(&pxTraceRecorderData->xEntryIndexTableBuffer) == TRC_FAIL)
 8004930:	4b64      	ldr	r3, [pc, #400]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	3314      	adds	r3, #20
 8004936:	0018      	movs	r0, r3
 8004938:	f7fe ff04 	bl	8003744 <xTraceEntryIndexTableInitialize>
 800493c:	0003      	movs	r3, r0
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <xTraceInitialize+0x5e>
	{
		return TRC_FAIL;
 8004942:	2301      	movs	r3, #1
 8004944:	e0b8      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

#if (TRC_EXTERNAL_BUFFERS == 0)
	if (xTraceHeaderInitialize(&pxTraceRecorderData->xHeaderBuffer) == TRC_FAIL)
 8004946:	4b5f      	ldr	r3, [pc, #380]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	332c      	adds	r3, #44	@ 0x2c
 800494c:	0018      	movs	r0, r3
 800494e:	f000 f8cd 	bl	8004aec <xTraceHeaderInitialize>
 8004952:	0003      	movs	r3, r0
 8004954:	2b01      	cmp	r3, #1
 8004956:	d101      	bne.n	800495c <xTraceInitialize+0x74>
	{
		return TRC_FAIL;
 8004958:	2301      	movs	r3, #1
 800495a:	e0ad      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	if (xTraceEntryTableInitialize(&pxTraceRecorderData->xEntryTable) == TRC_FAIL)
 800495c:	4b59      	ldr	r3, [pc, #356]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	334c      	adds	r3, #76	@ 0x4c
 8004962:	0018      	movs	r0, r3
 8004964:	f7fe fefe 	bl	8003764 <xTraceEntryTableInitialize>
 8004968:	0003      	movs	r3, r0
 800496a:	2b01      	cmp	r3, #1
 800496c:	d101      	bne.n	8004972 <xTraceInitialize+0x8a>
	{
		return TRC_FAIL;
 800496e:	2301      	movs	r3, #1
 8004970:	e0a2      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	if (xTraceTimestampInitialize(&pxTraceRecorderData->xTimestampBuffer) == TRC_FAIL)
 8004972:	4b54      	ldr	r3, [pc, #336]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	22a6      	movs	r2, #166	@ 0xa6
 8004978:	0092      	lsls	r2, r2, #2
 800497a:	4694      	mov	ip, r2
 800497c:	4463      	add	r3, ip
 800497e:	0018      	movs	r0, r3
 8004980:	f000 fc20 	bl	80051c4 <xTraceTimestampInitialize>
 8004984:	0003      	movs	r3, r0
 8004986:	2b01      	cmp	r3, #1
 8004988:	d101      	bne.n	800498e <xTraceInitialize+0xa6>
	{
		return TRC_FAIL;
 800498a:	2301      	movs	r3, #1
 800498c:	e094      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}
#endif
	
	if (xTraceCounterInitialize(&pxTraceRecorderData->xCounterBuffer) == TRC_FAIL)
 800498e:	4b4d      	ldr	r3, [pc, #308]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a4e      	ldr	r2, [pc, #312]	@ (8004acc <xTraceInitialize+0x1e4>)
 8004994:	4694      	mov	ip, r2
 8004996:	4463      	add	r3, ip
 8004998:	0018      	movs	r0, r3
 800499a:	f7fe fe03 	bl	80035a4 <xTraceCounterInitialize>
 800499e:	0003      	movs	r3, r0
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <xTraceInitialize+0xc0>
	{
		return TRC_FAIL;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e087      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	{
		return TRC_FAIL;
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceStreamPortInitialize(&pxTraceRecorderData->xStreamPortBuffer) == TRC_FAIL)
 80049a8:	4b46      	ldr	r3, [pc, #280]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	22ad      	movs	r2, #173	@ 0xad
 80049ae:	0092      	lsls	r2, r2, #2
 80049b0:	4694      	mov	ip, r2
 80049b2:	4463      	add	r3, ip
 80049b4:	0018      	movs	r0, r3
 80049b6:	f7fe fdb1 	bl	800351c <xTraceStreamPortInitialize>
 80049ba:	0003      	movs	r3, r0
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <xTraceInitialize+0xdc>
	{
		return TRC_FAIL;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e079      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	if (xTraceAssertInitialize(&pxTraceRecorderData->xAssertBuffer) == TRC_FAIL)
	{
		return TRC_FAIL;
	}

	if (xTraceDiagnosticsInitialize(&pxTraceRecorderData->xDiagnosticsBuffer) == TRC_FAIL)
 80049c4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a41      	ldr	r2, [pc, #260]	@ (8004ad0 <xTraceInitialize+0x1e8>)
 80049ca:	4694      	mov	ip, r2
 80049cc:	4463      	add	r3, ip
 80049ce:	0018      	movs	r0, r3
 80049d0:	f7fe fe04 	bl	80035dc <xTraceDiagnosticsInitialize>
 80049d4:	0003      	movs	r3, r0
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d101      	bne.n	80049de <xTraceInitialize+0xf6>
	{
		return TRC_FAIL;
 80049da:	2301      	movs	r3, #1
 80049dc:	e06c      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	/*cstat !MISRAC2004-13.7_b Suppress always false check*/
	if (xTraceExtensionInitialize(&pxTraceRecorderData->xExtensionBuffer) == TRC_FAIL)
 80049de:	4b39      	ldr	r3, [pc, #228]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a3c      	ldr	r2, [pc, #240]	@ (8004ad4 <xTraceInitialize+0x1ec>)
 80049e4:	4694      	mov	ip, r2
 80049e6:	4463      	add	r3, ip
 80049e8:	0018      	movs	r0, r3
 80049ea:	f7ff fced 	bl	80043c8 <xTraceExtensionInitialize>
 80049ee:	0003      	movs	r3, r0
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d101      	bne.n	80049f8 <xTraceInitialize+0x110>
	{
		return TRC_FAIL;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e05f      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}
	
	if (xTraceStaticBufferInitialize(&pxTraceRecorderData->xStaticBufferBuffer) == TRC_FAIL)
 80049f8:	4b32      	ldr	r3, [pc, #200]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a36      	ldr	r2, [pc, #216]	@ (8004ad8 <xTraceInitialize+0x1f0>)
 80049fe:	4694      	mov	ip, r2
 8004a00:	4463      	add	r3, ip
 8004a02:	0018      	movs	r0, r3
 8004a04:	f7ff ff58 	bl	80048b8 <xTraceStaticBufferInitialize>
 8004a08:	0003      	movs	r3, r0
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d101      	bne.n	8004a12 <xTraceInitialize+0x12a>
	{
		return TRC_FAIL;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e052      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	if (xTraceEventInitialize(&pxTraceRecorderData->xEventDataBuffer) == TRC_FAIL)
 8004a12:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a31      	ldr	r2, [pc, #196]	@ (8004adc <xTraceInitialize+0x1f4>)
 8004a18:	4694      	mov	ip, r2
 8004a1a:	4463      	add	r3, ip
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	f7ff f959 	bl	8003cd4 <xTraceEventInitialize>
 8004a22:	0003      	movs	r3, r0
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d101      	bne.n	8004a2c <xTraceInitialize+0x144>
	{
		return TRC_FAIL;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e045      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}
	
	if (xTracePrintInitialize(&pxTraceRecorderData->xPrintBuffer) == TRC_FAIL)
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <xTraceInitialize+0x14e>
	{
		return TRC_FAIL;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e040      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}
	
	if (xTraceErrorInitialize(&pxTraceRecorderData->xErrorBuffer) == TRC_FAIL)
 8004a36:	4b23      	ldr	r3, [pc, #140]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	22d2      	movs	r2, #210	@ 0xd2
 8004a3c:	0112      	lsls	r2, r2, #4
 8004a3e:	4694      	mov	ip, r2
 8004a40:	4463      	add	r3, ip
 8004a42:	0018      	movs	r0, r3
 8004a44:	f7ff f81a 	bl	8003a7c <xTraceErrorInitialize>
 8004a48:	0003      	movs	r3, r0
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <xTraceInitialize+0x16a>
	{
		return TRC_FAIL;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e032      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	if (xTraceISRInitialize(&pxTraceRecorderData->xISRBuffer) == TRC_FAIL)
 8004a52:	4b1c      	ldr	r3, [pc, #112]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a22      	ldr	r2, [pc, #136]	@ (8004ae0 <xTraceInitialize+0x1f8>)
 8004a58:	4694      	mov	ip, r2
 8004a5a:	4463      	add	r3, ip
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	f7ff fd27 	bl	80044b0 <xTraceISRInitialize>
 8004a62:	0003      	movs	r3, r0
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d101      	bne.n	8004a6c <xTraceInitialize+0x184>
	{
		return TRC_FAIL;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e025      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	if (xTraceTaskInitialize(&pxTraceRecorderData->xTaskInfoBuffer) == TRC_FAIL)
 8004a6c:	4b15      	ldr	r3, [pc, #84]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a1c      	ldr	r2, [pc, #112]	@ (8004ae4 <xTraceInitialize+0x1fc>)
 8004a72:	4694      	mov	ip, r2
 8004a74:	4463      	add	r3, ip
 8004a76:	0018      	movs	r0, r3
 8004a78:	f000 fb30 	bl	80050dc <xTraceTaskInitialize>
 8004a7c:	0003      	movs	r3, r0
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d101      	bne.n	8004a86 <xTraceInitialize+0x19e>
	{
		return TRC_FAIL;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e018      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceKernelPortInitialize(&pxTraceRecorderData->xKernelPortBuffer) == TRC_FAIL)
 8004a86:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a17      	ldr	r2, [pc, #92]	@ (8004ae8 <xTraceInitialize+0x200>)
 8004a8c:	4694      	mov	ip, r2
 8004a8e:	4463      	add	r3, ip
 8004a90:	0018      	movs	r0, r3
 8004a92:	f7ff fd4b 	bl	800452c <xTraceKernelPortInitialize>
 8004a96:	0003      	movs	r3, r0
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <xTraceInitialize+0x1b8>
	{
		return TRC_FAIL;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e00b      	b.n	8004ab8 <xTraceInitialize+0x1d0>
	}

	pxTraceRecorderData->reserved = 0xFFFFFFFFUL;
 8004aa0:	4b08      	ldr	r3, [pc, #32]	@ (8004ac4 <xTraceInitialize+0x1dc>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	4252      	negs	r2, r2
 8004aa8:	60da      	str	r2, [r3, #12]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_CORE);
 8004aaa:	4b05      	ldr	r3, [pc, #20]	@ (8004ac0 <xTraceInitialize+0x1d8>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	4b03      	ldr	r3, [pc, #12]	@ (8004ac0 <xTraceInitialize+0x1d8>)
 8004ab4:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	0018      	movs	r0, r3
 8004aba:	46bd      	mov	sp, r7
 8004abc:	b002      	add	sp, #8
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20003000 	.word	0x20003000
 8004ac4:	20002ff8 	.word	0x20002ff8
 8004ac8:	20002278 	.word	0x20002278
 8004acc:	00000d7c 	.word	0x00000d7c
 8004ad0:	00000d64 	.word	0x00000d64
 8004ad4:	00000d78 	.word	0x00000d78
 8004ad8:	00000ad4 	.word	0x00000ad4
 8004adc:	00000d14 	.word	0x00000d14
 8004ae0:	00000d2c 	.word	0x00000d2c
 8004ae4:	00000d5c 	.word	0x00000d5c
 8004ae8:	00000d54 	.word	0x00000d54

08004aec <xTraceHeaderInitialize>:

traceResult xTraceHeaderInitialize(TraceHeaderBuffer_t *pxBuffer)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	const char* platform_cfg = TRC_PLATFORM_CFG; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004af4:	4b41      	ldr	r3, [pc, #260]	@ (8004bfc <xTraceHeaderInitialize+0x110>)
 8004af6:	60bb      	str	r3, [r7, #8]

	TRC_ASSERT_EQUAL_SIZE(TraceHeaderBuffer_t, TraceHeader_t);

	if (pxBuffer == (void*)0)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <xTraceHeaderInitialize+0x16>
	{
		return TRC_FAIL;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e078      	b.n	8004bf4 <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceStreamPortBuffer_t)) == TRC_FAIL)
 8004b02:	2382      	movs	r3, #130	@ 0x82
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	0018      	movs	r0, r3
 8004b08:	f000 faa2 	bl	8005050 <prvVerifySizeAlignment>
 8004b0c:	0003      	movs	r3, r0
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <xTraceHeaderInitialize+0x2a>
	{
		/* TraceStreamPortBuffer_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e06e      	b.n	8004bf4 <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceEventDataTable_t)) == TRC_FAIL)
 8004b16:	2008      	movs	r0, #8
 8004b18:	f000 fa9a 	bl	8005050 <prvVerifySizeAlignment>
 8004b1c:	0003      	movs	r3, r0
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d101      	bne.n	8004b26 <xTraceHeaderInitialize+0x3a>
	{
		/* TraceEventDataTable_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e066      	b.n	8004bf4 <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceKernelPortDataBuffer_t)) == TRC_FAIL)
 8004b26:	2008      	movs	r0, #8
 8004b28:	f000 fa92 	bl	8005050 <prvVerifySizeAlignment>
 8004b2c:	0003      	movs	r3, r0
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d101      	bne.n	8004b36 <xTraceHeaderInitialize+0x4a>
	{
		/* TraceKernelPortDataBuffer_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e05e      	b.n	8004bf4 <xTraceHeaderInitialize+0x108>
	}

	pxHeader = (TraceHeader_t*)pxBuffer; /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress conversion between pointer types checks*/
 8004b36:	4b32      	ldr	r3, [pc, #200]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	601a      	str	r2, [r3, #0]

	pxHeader->uiPSF = TRACE_PSF_ENDIANESS_IDENTIFIER;
 8004b3c:	4b30      	ldr	r3, [pc, #192]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a30      	ldr	r2, [pc, #192]	@ (8004c04 <xTraceHeaderInitialize+0x118>)
 8004b42:	601a      	str	r2, [r3, #0]
	pxHeader->uiVersion = TRACE_FORMAT_VERSION;
 8004b44:	4b2e      	ldr	r3, [pc, #184]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	220e      	movs	r2, #14
 8004b4a:	809a      	strh	r2, [r3, #4]
	pxHeader->uiPlatform = TRACE_KERNEL_VERSION;
 8004b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a2d      	ldr	r2, [pc, #180]	@ (8004c08 <xTraceHeaderInitialize+0x11c>)
 8004b52:	80da      	strh	r2, [r3, #6]

	for (i = 0u; i < (uint32_t)(TRC_PLATFORM_CFG_LENGTH); i++)
 8004b54:	2300      	movs	r3, #0
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	e013      	b.n	8004b82 <xTraceHeaderInitialize+0x96>
	{
		pxHeader->platformCfg[i] = platform_cfg[i]; /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	18d1      	adds	r1, r2, r3
 8004b60:	4b27      	ldr	r3, [pc, #156]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	7809      	ldrb	r1, [r1, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	18d3      	adds	r3, r2, r3
 8004b6a:	3318      	adds	r3, #24
 8004b6c:	1c0a      	adds	r2, r1, #0
 8004b6e:	701a      	strb	r2, [r3, #0]
		if (platform_cfg[i] == (char)0) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	18d3      	adds	r3, r2, r3
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d006      	beq.n	8004b8a <xTraceHeaderInitialize+0x9e>
	for (i = 0u; i < (uint32_t)(TRC_PLATFORM_CFG_LENGTH); i++)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	60fb      	str	r3, [r7, #12]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2b07      	cmp	r3, #7
 8004b86:	d9e8      	bls.n	8004b5a <xTraceHeaderInitialize+0x6e>
 8004b88:	e000      	b.n	8004b8c <xTraceHeaderInitialize+0xa0>
		{
			break;
 8004b8a:	46c0      	nop			@ (mov r8, r8)
		}
	}
	pxHeader->uiPlatformCfgPatch = (uint16_t)TRC_PLATFORM_CFG_PATCH;
 8004b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2200      	movs	r2, #0
 8004b92:	829a      	strh	r2, [r3, #20]
	pxHeader->uiPlatformCfgMinor = (uint8_t)TRC_PLATFORM_CFG_MINOR;
 8004b94:	4b1a      	ldr	r3, [pc, #104]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2202      	movs	r2, #2
 8004b9a:	759a      	strb	r2, [r3, #22]
	pxHeader->uiPlatformCfgMajor = (uint8_t)TRC_PLATFORM_CFG_MAJOR;
 8004b9c:	4b18      	ldr	r3, [pc, #96]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	75da      	strb	r2, [r3, #23]
	pxHeader->uiNumCores = (uint32_t)TRC_CFG_CORE_COUNT;
 8004ba4:	4b16      	ldr	r3, [pc, #88]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	60da      	str	r2, [r3, #12]
	
#ifdef TRC_STREAM_PORT_MULTISTREAM_SUPPORT
	pxHeader->uiNumCores |= 2 << 8;
#else
	pxHeader->uiNumCores |= 3 << 8;
 8004bac:	4b14      	ldr	r3, [pc, #80]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	4b13      	ldr	r3, [pc, #76]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	21c0      	movs	r1, #192	@ 0xc0
 8004bb8:	0089      	lsls	r1, r1, #2
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	60da      	str	r2, [r3, #12]
#endif
	
	pxHeader->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
 8004bbe:	4b10      	ldr	r3, [pc, #64]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	611a      	str	r2, [r3, #16]

	/* Lowest bit used for TRC_IRQ_PRIORITY_ORDER */
	pxHeader->uiOptions = (((uint32_t)(TRC_IRQ_PRIORITY_ORDER)) << 0);
 8004bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	609a      	str	r2, [r3, #8]

	/* 3rd bit used for TRC_CFG_TEST_MODE */
	pxHeader->uiOptions |= (((uint32_t)(TRC_CFG_TEST_MODE)) << 2);
 8004bce:	4b0c      	ldr	r3, [pc, #48]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6892      	ldr	r2, [r2, #8]
 8004bd8:	609a      	str	r2, [r3, #8]

	/* 4th bit used for 64-bit*/
	if (prvIs64bit()) /* Call helper function to avoid "unreachable code" */
 8004bda:	f000 f8e1 	bl	8004da0 <prvIs64bit>
 8004bde:	1e03      	subs	r3, r0, #0
 8004be0:	d007      	beq.n	8004bf2 <xTraceHeaderInitialize+0x106>
	{
		pxHeader->uiOptions |= (1 << 3);
 8004be2:	4b07      	ldr	r3, [pc, #28]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689a      	ldr	r2, [r3, #8]
 8004be8:	4b05      	ldr	r3, [pc, #20]	@ (8004c00 <xTraceHeaderInitialize+0x114>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2108      	movs	r1, #8
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	609a      	str	r2, [r3, #8]
	}

	return TRC_SUCCESS;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	b004      	add	sp, #16
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	080061f4 	.word	0x080061f4
 8004c00:	20002ffc 	.word	0x20002ffc
 8004c04:	50534600 	.word	0x50534600
 8004c08:	00001aa1 	.word	0x00001aa1

08004c0c <xTraceEnable>:

traceResult xTraceEnable(uint32_t uiStartOption)
{
 8004c0c:	b590      	push	{r4, r7, lr}
 8004c0e:	b087      	sub	sp, #28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
	TraceCommand_t xCommand = { 0 };
 8004c14:	2310      	movs	r3, #16
 8004c16:	18fb      	adds	r3, r7, r3
 8004c18:	0018      	movs	r0, r3
 8004c1a:	2308      	movs	r3, #8
 8004c1c:	001a      	movs	r2, r3
 8004c1e:	2100      	movs	r1, #0
 8004c20:	f001 f966 	bl	8005ef0 <memset>
	int32_t iBytes;

	if (xTraceInitialize() == TRC_FAIL)
 8004c24:	f7ff fe60 	bl	80048e8 <xTraceInitialize>
 8004c28:	0003      	movs	r3, r0
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d101      	bne.n	8004c32 <xTraceEnable+0x26>
	{
		return TRC_FAIL;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e056      	b.n	8004ce0 <xTraceEnable+0xd4>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceStreamPortOnEnable(uiStartOption) == TRC_FAIL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	0018      	movs	r0, r3
 8004c36:	f7fe fc85 	bl	8003544 <xTraceStreamPortOnEnable>
 8004c3a:	0003      	movs	r3, r0
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d101      	bne.n	8004c44 <xTraceEnable+0x38>
	{
		return TRC_FAIL;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e04d      	b.n	8004ce0 <xTraceEnable+0xd4>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceKernelPortEnable() == TRC_FAIL)
 8004c44:	f7ff fc8e 	bl	8004564 <xTraceKernelPortEnable>
 8004c48:	0003      	movs	r3, r0
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d101      	bne.n	8004c52 <xTraceEnable+0x46>
	{
		return TRC_FAIL;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e046      	b.n	8004ce0 <xTraceEnable+0xd4>
	}

	if (uiStartOption == TRC_START_AWAIT_HOST)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d12e      	bne.n	8004cb6 <xTraceEnable+0xaa>
	{
		/* We keep trying to read commands from host until the recorder has been started */
		do
		{
			iBytes = 0;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	60fb      	str	r3, [r7, #12]

			if (xTraceStreamPortReadData(&xCommand, sizeof(TraceCommand_t), (int32_t*)&iBytes) == TRC_FAIL)
 8004c5c:	4b22      	ldr	r3, [pc, #136]	@ (8004ce8 <xTraceEnable+0xdc>)
 8004c5e:	2284      	movs	r2, #132	@ 0x84
 8004c60:	589a      	ldr	r2, [r3, r2]
 8004c62:	4b21      	ldr	r3, [pc, #132]	@ (8004ce8 <xTraceEnable+0xdc>)
 8004c64:	2188      	movs	r1, #136	@ 0x88
 8004c66:	585b      	ldr	r3, [r3, r1]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d00a      	beq.n	8004c82 <xTraceEnable+0x76>
 8004c6c:	2310      	movs	r3, #16
 8004c6e:	18fb      	adds	r3, r7, r3
 8004c70:	2208      	movs	r2, #8
 8004c72:	0019      	movs	r1, r3
 8004c74:	2001      	movs	r0, #1
 8004c76:	f7fe fb21 	bl	80032bc <SEGGER_RTT_Read>
 8004c7a:	0003      	movs	r3, r0
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e000      	b.n	8004c84 <xTraceEnable+0x78>
 8004c82:	2300      	movs	r3, #0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d002      	beq.n	8004c8e <xTraceEnable+0x82>
			{
				(void)xTraceWarning(TRC_WARNING_STREAM_PORT_READ);
 8004c88:	200b      	movs	r0, #11
 8004c8a:	f7fe ff19 	bl	8003ac0 <xTraceWarning>
			}

			if ((uint32_t)iBytes == sizeof(TraceCommand_t))
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d10a      	bne.n	8004caa <xTraceEnable+0x9e>
			{
				if (prvIsValidCommand(&xCommand) != 0)
 8004c94:	2410      	movs	r4, #16
 8004c96:	193b      	adds	r3, r7, r4
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f000 f983 	bl	8004fa4 <prvIsValidCommand>
 8004c9e:	1e03      	subs	r3, r0, #0
 8004ca0:	d003      	beq.n	8004caa <xTraceEnable+0x9e>
				{
					prvProcessCommand(&xCommand);
 8004ca2:	193b      	adds	r3, r7, r4
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	f000 f9bc 	bl	8005022 <prvProcessCommand>
				}
			}
		} while (pxTraceRecorderData->uiRecorderEnabled == 0u);
 8004caa:	4b10      	ldr	r3, [pc, #64]	@ (8004cec <xTraceEnable+0xe0>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d0d1      	beq.n	8004c58 <xTraceEnable+0x4c>
 8004cb4:	e013      	b.n	8004cde <xTraceEnable+0xd2>
	}
	else if (uiStartOption == (uint32_t)(TRC_START))
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d10b      	bne.n	8004cd4 <xTraceEnable+0xc8>
	{
		/* We start streaming directly - this assumes that the host interface is ready! */
		xCommand.cmdCode = CMD_SET_ACTIVE;
 8004cbc:	2110      	movs	r1, #16
 8004cbe:	187b      	adds	r3, r7, r1
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	701a      	strb	r2, [r3, #0]
		xCommand.param1 = 1u;
 8004cc4:	187b      	adds	r3, r7, r1
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	705a      	strb	r2, [r3, #1]
		prvProcessCommand(&xCommand);
 8004cca:	187b      	adds	r3, r7, r1
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f000 f9a8 	bl	8005022 <prvProcessCommand>
 8004cd2:	e004      	b.n	8004cde <xTraceEnable+0xd2>
	}
	else if (uiStartOption == TRC_START_FROM_HOST)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <xTraceEnable+0xd2>
	{
		/* We prepare the system to receive commands from host, but let system resume execution until that happens */
	}
	else
	{
		return TRC_FAIL;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e000      	b.n	8004ce0 <xTraceEnable+0xd4>
	}

	return TRC_SUCCESS;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	0018      	movs	r0, r3
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	b007      	add	sp, #28
 8004ce6:	bd90      	pop	{r4, r7, pc}
 8004ce8:	20001d94 	.word	0x20001d94
 8004cec:	20002ff8 	.word	0x20002ff8

08004cf0 <xTraceDisable>:

traceResult xTraceDisable(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
	prvSetRecorderDisabled();
 8004cf4:	f000 f8ae 	bl	8004e54 <prvSetRecorderDisabled>

	(void)xTraceStreamPortOnDisable();
	
	return TRC_SUCCESS;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <xTraceTzCtrl>:
	
	return TRC_SUCCESS;
}

traceResult xTraceTzCtrl(void)
{
 8004d00:	b590      	push	{r4, r7, lr}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
	TraceCommand_t xCommand = { 0 };
 8004d06:	2308      	movs	r3, #8
 8004d08:	18fb      	adds	r3, r7, r3
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	2308      	movs	r3, #8
 8004d0e:	001a      	movs	r2, r3
 8004d10:	2100      	movs	r1, #0
 8004d12:	f001 f8ed 	bl	8005ef0 <memset>
	int32_t iRxBytes;
	
	do
	{
		/* Listen for new commands */
		iRxBytes = 0;
 8004d16:	2300      	movs	r3, #0
 8004d18:	607b      	str	r3, [r7, #4]
		if (xTraceStreamPortReadData(&xCommand, sizeof(TraceCommand_t), &iRxBytes) == TRC_FAIL)
 8004d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8004d94 <xTraceTzCtrl+0x94>)
 8004d1c:	2284      	movs	r2, #132	@ 0x84
 8004d1e:	589a      	ldr	r2, [r3, r2]
 8004d20:	4b1c      	ldr	r3, [pc, #112]	@ (8004d94 <xTraceTzCtrl+0x94>)
 8004d22:	2188      	movs	r1, #136	@ 0x88
 8004d24:	585b      	ldr	r3, [r3, r1]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d00a      	beq.n	8004d40 <xTraceTzCtrl+0x40>
 8004d2a:	2308      	movs	r3, #8
 8004d2c:	18fb      	adds	r3, r7, r3
 8004d2e:	2208      	movs	r2, #8
 8004d30:	0019      	movs	r1, r3
 8004d32:	2001      	movs	r0, #1
 8004d34:	f7fe fac2 	bl	80032bc <SEGGER_RTT_Read>
 8004d38:	0003      	movs	r3, r0
 8004d3a:	607b      	str	r3, [r7, #4]
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	e000      	b.n	8004d42 <xTraceTzCtrl+0x42>
 8004d40:	2300      	movs	r3, #0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <xTraceTzCtrl+0x4e>
		{
			/* The connection has failed, stop tracing */
			(void)xTraceDisable();
 8004d46:	f7ff ffd3 	bl	8004cf0 <xTraceDisable>

			return TRC_FAIL;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e01d      	b.n	8004d8a <xTraceTzCtrl+0x8a>
		}

		if ((uint32_t)iRxBytes == sizeof(TraceCommand_t))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b08      	cmp	r3, #8
 8004d52:	d10a      	bne.n	8004d6a <xTraceTzCtrl+0x6a>
		{
			if (prvIsValidCommand(&xCommand) != 0)
 8004d54:	2408      	movs	r4, #8
 8004d56:	193b      	adds	r3, r7, r4
 8004d58:	0018      	movs	r0, r3
 8004d5a:	f000 f923 	bl	8004fa4 <prvIsValidCommand>
 8004d5e:	1e03      	subs	r3, r0, #0
 8004d60:	d003      	beq.n	8004d6a <xTraceTzCtrl+0x6a>
			{
				prvProcessCommand(&xCommand); /* Start or Stop currently... */
 8004d62:	193b      	adds	r3, r7, r4
 8004d64:	0018      	movs	r0, r3
 8004d66:	f000 f95c 	bl	8005022 <prvProcessCommand>
		}

		/* If there was data sent or received (bytes != 0), loop around and repeat, if there is more data to send or receive.
		Otherwise, step out of this loop and sleep for a while. */

	} while (iRxBytes > 0);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	dcd2      	bgt.n	8004d16 <xTraceTzCtrl+0x16>

	if (xTraceIsRecorderEnabled())
 8004d70:	4b09      	ldr	r3, [pc, #36]	@ (8004d98 <xTraceTzCtrl+0x98>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2201      	movs	r2, #1
 8004d76:	4013      	ands	r3, r2
 8004d78:	d006      	beq.n	8004d88 <xTraceTzCtrl+0x88>
 8004d7a:	4b08      	ldr	r3, [pc, #32]	@ (8004d9c <xTraceTzCtrl+0x9c>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <xTraceTzCtrl+0x88>
	{
		(void)xTraceDiagnosticsCheckStatus();
 8004d84:	f7fe fc9c 	bl	80036c0 <xTraceDiagnosticsCheckStatus>
		(void)xTraceStackMonitorReport();
	}

	return TRC_SUCCESS;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	b005      	add	sp, #20
 8004d90:	bd90      	pop	{r4, r7, pc}
 8004d92:	46c0      	nop			@ (mov r8, r8)
 8004d94:	20001d94 	.word	0x20001d94
 8004d98:	20003000 	.word	0x20003000
 8004d9c:	20002ff8 	.word	0x20002ff8

08004da0 <prvIs64bit>:
/******************************************************************************/
/*** INTERNAL FUNCTIONS *******************************************************/
/******************************************************************************/

static TraceUnsignedBaseType_t prvIs64bit(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
	return sizeof(TraceUnsignedBaseType_t) == 8;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	0018      	movs	r0, r3
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <prvSetRecorderEnabled>:

/* Internal function for starting/stopping the recorder. */
static void prvSetRecorderEnabled(void)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af00      	add	r7, sp, #0
	TraceUnsignedBaseType_t uxTimestampFrequency = 0u;
 8004db2:	2300      	movs	r3, #0
 8004db4:	607b      	str	r3, [r7, #4]
	uint32_t uiTimestampPeriod = 0u;
 8004db6:	2300      	movs	r3, #0
 8004db8:	603b      	str	r3, [r7, #0]
	
	TRACE_ALLOC_CRITICAL_SECTION();
	
	if (pxTraceRecorderData->uiRecorderEnabled == 1u)
 8004dba:	4b22      	ldr	r3, [pc, #136]	@ (8004e44 <prvSetRecorderEnabled+0x98>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d03a      	beq.n	8004e3a <prvSetRecorderEnabled+0x8e>
	{
		return;
	}

	(void)xTraceTimestampGetFrequency(&uxTimestampFrequency);
 8004dc4:	4b20      	ldr	r3, [pc, #128]	@ (8004e48 <prvSetRecorderEnabled+0x9c>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	607b      	str	r3, [r7, #4]
	/* If not overridden using xTraceTimestampSetFrequency(...), use default value */
	if (uxTimestampFrequency == 0u)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d104      	bne.n	8004ddc <prvSetRecorderEnabled+0x30>
	{
		(void)xTraceTimestampSetFrequency((TraceUnsignedBaseType_t)(TRC_HWTC_FREQ_HZ));
 8004dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e48 <prvSetRecorderEnabled+0x9c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8004e4c <prvSetRecorderEnabled+0xa0>)
 8004dd8:	6812      	ldr	r2, [r2, #0]
 8004dda:	609a      	str	r2, [r3, #8]
	}

	(void)xTraceTimestampGetPeriod(&uiTimestampPeriod);
 8004ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e48 <prvSetRecorderEnabled+0x9c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	603b      	str	r3, [r7, #0]
	/* If not overridden using xTraceTimestampSetPeriod(...), use default value */
	if (uiTimestampPeriod == 0u)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d105      	bne.n	8004df6 <prvSetRecorderEnabled+0x4a>
	{
		(void)xTraceTimestampSetPeriod((TraceUnsignedBaseType_t)(TRC_HWTC_PERIOD));
 8004dea:	4b19      	ldr	r3, [pc, #100]	@ (8004e50 <prvSetRecorderEnabled+0xa4>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	4b16      	ldr	r3, [pc, #88]	@ (8004e48 <prvSetRecorderEnabled+0x9c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	3201      	adds	r2, #1
 8004df4:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df6:	f3ef 8310 	mrs	r3, PRIMASK
 8004dfa:	60bb      	str	r3, [r7, #8]
  return(result);
 8004dfc:	68bb      	ldr	r3, [r7, #8]
	}

	TRACE_ENTER_CRITICAL_SECTION();
 8004dfe:	617b      	str	r3, [r7, #20]
 8004e00:	2301      	movs	r3, #1
 8004e02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f383 8810 	msr	PRIMASK, r3
}
 8004e0a:	46c0      	nop			@ (mov r8, r8)
	/* If the internal event buffer is used, we must clear it */
	(void)xTraceInternalEventBufferClear();
	
	(void)xTraceStreamPortOnTraceBegin();

	prvTraceStoreHeader();
 8004e0c:	f000 f846 	bl	8004e9c <prvTraceStoreHeader>
	prvTraceStoreTimestampInfo();
 8004e10:	f000 f852 	bl	8004eb8 <prvTraceStoreTimestampInfo>
	prvTraceStoreEntryTable();
 8004e14:	f000 f862 	bl	8004edc <prvTraceStoreEntryTable>
	prvTraceStoreStartEvent();
 8004e18:	f000 f89a 	bl	8004f50 <prvTraceStoreStartEvent>

	pxTraceRecorderData->uiSessionCounter++;
 8004e1c:	4b09      	ldr	r3, [pc, #36]	@ (8004e44 <prvSetRecorderEnabled+0x98>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	3201      	adds	r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

	pxTraceRecorderData->uiRecorderEnabled = 1u;
 8004e26:	4b07      	ldr	r3, [pc, #28]	@ (8004e44 <prvSetRecorderEnabled+0x98>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	605a      	str	r2, [r3, #4]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f383 8810 	msr	PRIMASK, r3
}
 8004e38:	e000      	b.n	8004e3c <prvSetRecorderEnabled+0x90>
		return;
 8004e3a:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();
}
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	b006      	add	sp, #24
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	46c0      	nop			@ (mov r8, r8)
 8004e44:	20002ff8 	.word	0x20002ff8
 8004e48:	20003008 	.word	0x20003008
 8004e4c:	20000008 	.word	0x20000008
 8004e50:	e000e014 	.word	0xe000e014

08004e54 <prvSetRecorderDisabled>:

static void prvSetRecorderDisabled(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
	TRACE_ALLOC_CRITICAL_SECTION();

	if (pxTraceRecorderData->uiRecorderEnabled == 0u)
 8004e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8004e98 <prvSetRecorderDisabled+0x44>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d014      	beq.n	8004e8e <prvSetRecorderDisabled+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e64:	f3ef 8310 	mrs	r3, PRIMASK
 8004e68:	603b      	str	r3, [r7, #0]
  return(result);
 8004e6a:	683b      	ldr	r3, [r7, #0]
	{
		return;
	}

	TRACE_ENTER_CRITICAL_SECTION();
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	2301      	movs	r3, #1
 8004e70:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f383 8810 	msr	PRIMASK, r3
}
 8004e78:	46c0      	nop			@ (mov r8, r8)
	
	pxTraceRecorderData->uiRecorderEnabled = 0u;
 8004e7a:	4b07      	ldr	r3, [pc, #28]	@ (8004e98 <prvSetRecorderDisabled+0x44>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	605a      	str	r2, [r3, #4]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f383 8810 	msr	PRIMASK, r3
}
 8004e8c:	e000      	b.n	8004e90 <prvSetRecorderDisabled+0x3c>
		return;
 8004e8e:	46c0      	nop			@ (mov r8, r8)

	(void)xTraceStreamPortOnTraceEnd();

	TRACE_EXIT_CRITICAL_SECTION();
}
 8004e90:	46bd      	mov	sp, r7
 8004e92:	b004      	add	sp, #16
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	46c0      	nop			@ (mov r8, r8)
 8004e98:	20002ff8 	.word	0x20002ff8

08004e9c <prvTraceStoreHeader>:

#if (TRC_EXTERNAL_BUFFERS == 0)
/* Stores the header information on Start */
static void prvTraceStoreHeader(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
	xTraceEventCreateRawBlocking((TraceUnsignedBaseType_t*)pxHeader, sizeof(TraceHeader_t));
 8004ea0:	4b04      	ldr	r3, [pc, #16]	@ (8004eb4 <prvTraceStoreHeader+0x18>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2120      	movs	r1, #32
 8004ea6:	0018      	movs	r0, r3
 8004ea8:	f7ff f932 	bl	8004110 <xTraceEventCreateRawBlocking>
}
 8004eac:	46c0      	nop			@ (mov r8, r8)
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	46c0      	nop			@ (mov r8, r8)
 8004eb4:	20002ffc 	.word	0x20002ffc

08004eb8 <prvTraceStoreTimestampInfo>:

/* Store the Timestamp */
static void prvTraceStoreTimestampInfo(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
	xTraceEventCreateRawBlocking((TraceUnsignedBaseType_t*)&pxTraceRecorderData->xTimestampBuffer,sizeof(TraceTimestampData_t));
 8004ebc:	4b06      	ldr	r3, [pc, #24]	@ (8004ed8 <prvTraceStoreTimestampInfo+0x20>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	22a6      	movs	r2, #166	@ 0xa6
 8004ec2:	0092      	lsls	r2, r2, #2
 8004ec4:	4694      	mov	ip, r2
 8004ec6:	4463      	add	r3, ip
 8004ec8:	211c      	movs	r1, #28
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f7ff f920 	bl	8004110 <xTraceEventCreateRawBlocking>
}
 8004ed0:	46c0      	nop			@ (mov r8, r8)
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	20002ff8 	.word	0x20002ff8

08004edc <prvTraceStoreEntryTable>:

/* Stores the entry table on Start */
static void prvTraceStoreEntryTable(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b088      	sub	sp, #32
 8004ee0:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
	TraceEntryHandle_t xEntryHandle;
	uint32_t uiEntryCount;
	TraceUnsignedBaseType_t xHeaderData[3];
	void *pvEntryAddress;

	(void)xTraceEntryGetCount(&uiEntryCount);
 8004ee6:	2314      	movs	r3, #20
 8004ee8:	18fb      	adds	r3, r7, r3
 8004eea:	0018      	movs	r0, r3
 8004eec:	f7fe fd4a 	bl	8003984 <xTraceEntryGetCount>

	xHeaderData[0] = (TraceUnsignedBaseType_t)uiEntryCount;
 8004ef0:	697a      	ldr	r2, [r7, #20]
 8004ef2:	2108      	movs	r1, #8
 8004ef4:	187b      	adds	r3, r7, r1
 8004ef6:	601a      	str	r2, [r3, #0]
	xHeaderData[1] = TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE;
 8004ef8:	187b      	adds	r3, r7, r1
 8004efa:	2210      	movs	r2, #16
 8004efc:	605a      	str	r2, [r3, #4]
	xHeaderData[2] = TRC_ENTRY_TABLE_STATE_COUNT;
 8004efe:	187b      	adds	r3, r7, r1
 8004f00:	2203      	movs	r2, #3
 8004f02:	609a      	str	r2, [r3, #8]

	xTraceEventCreateRawBlocking(xHeaderData, sizeof(xHeaderData));
 8004f04:	187b      	adds	r3, r7, r1
 8004f06:	210c      	movs	r1, #12
 8004f08:	0018      	movs	r0, r3
 8004f0a:	f7ff f901 	bl	8004110 <xTraceEventCreateRawBlocking>

	for (i = 0; i < (TRC_ENTRY_TABLE_SLOTS); i++)
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61fb      	str	r3, [r7, #28]
 8004f12:	e014      	b.n	8004f3e <prvTraceStoreEntryTable+0x62>
	{
		(void)xTraceEntryGetAtIndex(i, &xEntryHandle);
 8004f14:	2318      	movs	r3, #24
 8004f16:	18fa      	adds	r2, r7, r3
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	0011      	movs	r1, r2
 8004f1c:	0018      	movs	r0, r3
 8004f1e:	f7fe fd43 	bl	80039a8 <xTraceEntryGetAtIndex>
		(void)xTraceEntryGetAddress(xEntryHandle, &pvEntryAddress);
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	607b      	str	r3, [r7, #4]

		/* We only send used entry slots */
		if (pvEntryAddress != 0)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d004      	beq.n	8004f38 <prvTraceStoreEntryTable+0x5c>
		{
			xTraceEventCreateRawBlocking((TraceUnsignedBaseType_t *) xEntryHandle, sizeof(TraceEntry_t));
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	2124      	movs	r1, #36	@ 0x24
 8004f32:	0018      	movs	r0, r3
 8004f34:	f7ff f8ec 	bl	8004110 <xTraceEventCreateRawBlocking>
	for (i = 0; i < (TRC_ENTRY_TABLE_SLOTS); i++)
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	61fb      	str	r3, [r7, #28]
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	2b0f      	cmp	r3, #15
 8004f42:	d9e7      	bls.n	8004f14 <prvTraceStoreEntryTable+0x38>
		}
	}

}
 8004f44:	46c0      	nop			@ (mov r8, r8)
 8004f46:	46c0      	nop			@ (mov r8, r8)
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	b008      	add	sp, #32
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <prvTraceStoreStartEvent>:
#endif /* (TRC_EXTERNAL_BUFFERS == 0) */

static void prvTraceStoreStartEvent(void)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
	void* pvCurrentTask = (void*)0;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60bb      	str	r3, [r7, #8]
	uint32_t i;

	TraceUnsignedBaseType_t xTraceTasks[TRC_CFG_CORE_COUNT];
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60fb      	str	r3, [r7, #12]
 8004f5e:	e011      	b.n	8004f84 <prvTraceStoreStartEvent+0x34>
	{
		(void)xTraceTaskGetCurrentOnCore(i, &pvCurrentTask);
 8004f60:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa0 <prvTraceStoreStartEvent+0x50>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	0092      	lsls	r2, r2, #2
 8004f68:	58d3      	ldr	r3, [r2, r3]
 8004f6a:	60bb      	str	r3, [r7, #8]
		xTraceTasks[i] = (TraceUnsignedBaseType_t)pvCurrentTask;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	001a      	movs	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	2110      	movs	r1, #16
 8004f76:	185b      	adds	r3, r3, r1
 8004f78:	19db      	adds	r3, r3, r7
 8004f7a:	3b0c      	subs	r3, #12
 8004f7c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	3301      	adds	r3, #1
 8004f82:	60fb      	str	r3, [r7, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0ea      	beq.n	8004f60 <prvTraceStoreStartEvent+0x10>
	}

	(void)xTraceEventCreateDataOffline0(PSF_EVENT_TRACE_START, xTraceTasks, sizeof(xTraceTasks));
 8004f8a:	1d3b      	adds	r3, r7, #4
 8004f8c:	2204      	movs	r2, #4
 8004f8e:	0019      	movs	r1, r3
 8004f90:	2001      	movs	r0, #1
 8004f92:	f7ff f909 	bl	80041a8 <xTraceEventCreateDataOffline0>
}
 8004f96:	46c0      	nop			@ (mov r8, r8)
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	b004      	add	sp, #16
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	46c0      	nop			@ (mov r8, r8)
 8004fa0:	20003004 	.word	0x20003004

08004fa4 <prvIsValidCommand>:

/* Checks if the provided command is a valid command */
static int32_t prvIsValidCommand(const TraceCommand_t* const cmd)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	781a      	ldrb	r2, [r3, #0]
												cmd->param1 +
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	785b      	ldrb	r3, [r3, #1]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004fb4:	18d3      	adds	r3, r2, r3
 8004fb6:	b2da      	uxtb	r2, r3
												cmd->param2 +
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	789b      	ldrb	r3, [r3, #2]
												cmd->param1 +
 8004fbc:	18d3      	adds	r3, r2, r3
 8004fbe:	b2da      	uxtb	r2, r3
												cmd->param3 +
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	78db      	ldrb	r3, [r3, #3]
												cmd->param2 +
 8004fc4:	18d3      	adds	r3, r2, r3
 8004fc6:	b2da      	uxtb	r2, r3
												cmd->param4 +
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	791b      	ldrb	r3, [r3, #4]
												cmd->param3 +
 8004fcc:	18d3      	adds	r3, r2, r3
 8004fce:	b2da      	uxtb	r2, r3
												cmd->param5);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	795b      	ldrb	r3, [r3, #5]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004fd4:	18d3      	adds	r3, r2, r3
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	001a      	movs	r2, r3
 8004fda:	210e      	movs	r1, #14
 8004fdc:	187b      	adds	r3, r7, r1
 8004fde:	43d2      	mvns	r2, r2
 8004fe0:	801a      	strh	r2, [r3, #0]

	if (cmd->checksumMSB != (unsigned char)(checksum >> 8)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	79da      	ldrb	r2, [r3, #7]
 8004fe6:	187b      	adds	r3, r7, r1
 8004fe8:	881b      	ldrh	r3, [r3, #0]
 8004fea:	0a1b      	lsrs	r3, r3, #8
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d001      	beq.n	8004ff8 <prvIsValidCommand+0x54>
	{
		return 0;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	e010      	b.n	800501a <prvIsValidCommand+0x76>
	}

	if (cmd->checksumLSB != (unsigned char)(checksum & 0xFFU)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	799a      	ldrb	r2, [r3, #6]
 8004ffc:	230e      	movs	r3, #14
 8004ffe:	18fb      	adds	r3, r7, r3
 8005000:	881b      	ldrh	r3, [r3, #0]
 8005002:	b2db      	uxtb	r3, r3
 8005004:	429a      	cmp	r2, r3
 8005006:	d001      	beq.n	800500c <prvIsValidCommand+0x68>
	{
		return 0;
 8005008:	2300      	movs	r3, #0
 800500a:	e006      	b.n	800501a <prvIsValidCommand+0x76>
	}

	if (cmd->cmdCode > (unsigned char)(CMD_LAST_COMMAND)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d901      	bls.n	8005018 <prvIsValidCommand+0x74>
	{
		return 0;
 8005014:	2300      	movs	r3, #0
 8005016:	e000      	b.n	800501a <prvIsValidCommand+0x76>
	}

	return 1;
 8005018:	2301      	movs	r3, #1
}
 800501a:	0018      	movs	r0, r3
 800501c:	46bd      	mov	sp, r7
 800501e:	b004      	add	sp, #16
 8005020:	bd80      	pop	{r7, pc}

08005022 <prvProcessCommand>:

/* Executed the received command (Start or Stop) */
static void prvProcessCommand(const TraceCommand_t* const cmd)
{
 8005022:	b580      	push	{r7, lr}
 8005024:	b082      	sub	sp, #8
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  	switch(cmd->cmdCode)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d109      	bne.n	8005046 <prvProcessCommand+0x24>
	{
		case CMD_SET_ACTIVE:
			if (cmd->param1 == 1u)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	785b      	ldrb	r3, [r3, #1]
 8005036:	2b01      	cmp	r3, #1
 8005038:	d102      	bne.n	8005040 <prvProcessCommand+0x1e>
			{
				prvSetRecorderEnabled();
 800503a:	f7ff feb7 	bl	8004dac <prvSetRecorderEnabled>
			}
			else
			{
				prvSetRecorderDisabled();
			}
		  	break;
 800503e:	e003      	b.n	8005048 <prvProcessCommand+0x26>
				prvSetRecorderDisabled();
 8005040:	f7ff ff08 	bl	8004e54 <prvSetRecorderDisabled>
		  	break;
 8005044:	e000      	b.n	8005048 <prvProcessCommand+0x26>
		default:
		  	break;
 8005046:	46c0      	nop			@ (mov r8, r8)
	}
}
 8005048:	46c0      	nop			@ (mov r8, r8)
 800504a:	46bd      	mov	sp, r7
 800504c:	b002      	add	sp, #8
 800504e:	bd80      	pop	{r7, pc}

08005050 <prvVerifySizeAlignment>:

/* Do this in function to avoid unreachable code warnings */
static traceResult prvVerifySizeAlignment(uint32_t ulSize)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
	return (ulSize % sizeof(TraceUnsignedBaseType_t)) == 0 ? TRC_SUCCESS : TRC_FAIL;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2203      	movs	r2, #3
 800505c:	4013      	ands	r3, r2
 800505e:	1e5a      	subs	r2, r3, #1
 8005060:	4193      	sbcs	r3, r2
 8005062:	b2db      	uxtb	r3, r3
}
 8005064:	0018      	movs	r0, r3
 8005066:	46bd      	mov	sp, r7
 8005068:	b002      	add	sp, #8
 800506a:	bd80      	pop	{r7, pc}

0800506c <xTraceStringRegister>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceStringRegister(const char* szString, TraceStringHandle_t *pString)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
	TraceEntryHandle_t xEntryHandle;
	int32_t i;
	uint32_t uiLength = 0u;
 8005076:	2300      	movs	r3, #0
 8005078:	613b      	str	r3, [r7, #16]
	
	/* This should never fail */
	TRC_ASSERT(pString != (void*)0);

	/* We need to check this */
	if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 800507a:	230c      	movs	r3, #12
 800507c:	18fb      	adds	r3, r7, r3
 800507e:	0018      	movs	r0, r3
 8005080:	f7fe fbca 	bl	8003818 <xTraceEntryCreate>
 8005084:	0003      	movs	r3, r0
 8005086:	2b01      	cmp	r3, #1
 8005088:	d101      	bne.n	800508e <xTraceStringRegister+0x22>
	{
		return TRC_FAIL;
 800508a:	2301      	movs	r3, #1
 800508c:	e022      	b.n	80050d4 <xTraceStringRegister+0x68>
	}

	for (i = 0; (szString[i] != (char)0) && (i < (int32_t)(TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE)); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 800508e:	2300      	movs	r3, #0
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	e002      	b.n	800509a <xTraceStringRegister+0x2e>
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	3301      	adds	r3, #1
 8005098:	617b      	str	r3, [r7, #20]
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	18d3      	adds	r3, r2, r3
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <xTraceStringRegister+0x40>
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2b0f      	cmp	r3, #15
 80050aa:	ddf3      	ble.n	8005094 <xTraceStringRegister+0x28>

	uiLength = (uint32_t)i;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	613b      	str	r3, [r7, #16]

	/* The address to the available symbol table slot is the address we use */
	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetSymbol(xEntryHandle, szString, uiLength) == TRC_SUCCESS);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	6879      	ldr	r1, [r7, #4]
 80050b6:	0018      	movs	r0, r3
 80050b8:	f7fe fc3a 	bl	8003930 <xTraceEntrySetSymbol>

	*pString = (TraceStringHandle_t)xEntryHandle;
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	601a      	str	r2, [r3, #0]

	return xTraceEventCreateData1(PSF_EVENT_OBJ_NAME, (TraceUnsignedBaseType_t)xEntryHandle, (TraceUnsignedBaseType_t*)szString, uiLength + 1);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	0019      	movs	r1, r3
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	3301      	adds	r3, #1
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	2003      	movs	r0, #3
 80050ce:	f7ff f8e9 	bl	80042a4 <xTraceEventCreateData1>
 80050d2:	0003      	movs	r3, r0
}
 80050d4:	0018      	movs	r0, r3
 80050d6:	46bd      	mov	sp, r7
 80050d8:	b006      	add	sp, #24
 80050da:	bd80      	pop	{r7, pc}

080050dc <xTraceTaskInitialize>:
#define TRC_TASK_STATE_INDEX_PRIORITY		0u

TraceTaskData_t* pxTraceTaskData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceTaskInitialize(TraceTaskData_t *pxBuffer)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
	int32_t i;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceTaskData= pxBuffer;
 80050e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005120 <xTraceTaskInitialize+0x44>)
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	601a      	str	r2, [r3, #0]

	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	e008      	b.n	8005102 <xTraceTaskInitialize+0x26>
	{
		pxTraceTaskData->coreTasks[i] = TRACE_HANDLE_NO_TASK;  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 80050f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005120 <xTraceTaskInitialize+0x44>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	0092      	lsls	r2, r2, #2
 80050f8:	2102      	movs	r1, #2
 80050fa:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	3301      	adds	r3, #1
 8005100:	60fb      	str	r3, [r7, #12]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2b00      	cmp	r3, #0
 8005106:	ddf3      	ble.n	80050f0 <xTraceTaskInitialize+0x14>
	}

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_TASK);
 8005108:	4b06      	ldr	r3, [pc, #24]	@ (8005124 <xTraceTaskInitialize+0x48>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2280      	movs	r2, #128	@ 0x80
 800510e:	0352      	lsls	r2, r2, #13
 8005110:	431a      	orrs	r2, r3
 8005112:	4b04      	ldr	r3, [pc, #16]	@ (8005124 <xTraceTaskInitialize+0x48>)
 8005114:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 8005116:	2300      	movs	r3, #0
}
 8005118:	0018      	movs	r0, r3
 800511a:	46bd      	mov	sp, r7
 800511c:	b004      	add	sp, #16
 800511e:	bd80      	pop	{r7, pc}
 8005120:	20003004 	.word	0x20003004
 8005124:	20003000 	.word	0x20003000

08005128 <xTraceTaskSwitch>:

	return TRC_SUCCESS;
}

traceResult xTraceTaskSwitch(void *pvTask, TraceUnsignedBaseType_t uxPriority)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
	traceResult xResult = TRC_FAIL;
 8005132:	2301      	movs	r3, #1
 8005134:	61fb      	str	r3, [r7, #28]
	TRACE_ALLOC_CRITICAL_SECTION();
	
	(void)pvTask;
	(void)uxPriority;

	if (!xTraceIsRecorderInitialized())
 8005136:	4b20      	ldr	r3, [pc, #128]	@ (80051b8 <xTraceTaskSwitch+0x90>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	4013      	ands	r3, r2
 800513e:	d101      	bne.n	8005144 <xTraceTaskSwitch+0x1c>
	{
		return xResult;
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	e035      	b.n	80051b0 <xTraceTaskSwitch+0x88>
	}

	if (!xTraceIsRecorderEnabled())
 8005144:	4b1c      	ldr	r3, [pc, #112]	@ (80051b8 <xTraceTaskSwitch+0x90>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2201      	movs	r2, #1
 800514a:	4013      	ands	r3, r2
 800514c:	d004      	beq.n	8005158 <xTraceTaskSwitch+0x30>
 800514e:	4b1b      	ldr	r3, [pc, #108]	@ (80051bc <xTraceTaskSwitch+0x94>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d105      	bne.n	8005164 <xTraceTaskSwitch+0x3c>
	{
		/* Make sure we store the current task, even while recorder isn't enabled */
		xTraceTaskSetCurrent(pvTask);
 8005158:	4b19      	ldr	r3, [pc, #100]	@ (80051c0 <xTraceTaskSwitch+0x98>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	601a      	str	r2, [r3, #0]

		return xResult;
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	e025      	b.n	80051b0 <xTraceTaskSwitch+0x88>
	}

	xTraceStateSet(TRC_STATE_IN_TASKSWITCH);
 8005164:	4b15      	ldr	r3, [pc, #84]	@ (80051bc <xTraceTaskSwitch+0x94>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2201      	movs	r2, #1
 800516a:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800516c:	f3ef 8310 	mrs	r3, PRIMASK
 8005170:	60fb      	str	r3, [r7, #12]
  return(result);
 8005172:	68fb      	ldr	r3, [r7, #12]

	TRACE_ENTER_CRITICAL_SECTION();
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	2301      	movs	r3, #1
 8005178:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f383 8810 	msr	PRIMASK, r3
}
 8005180:	46c0      	nop			@ (mov r8, r8)
#if (TRC_KERNEL_PORT_KERNEL_CAN_SWITCH_TO_SAME_TASK == 1)
	xTraceTaskGetCurrent(&pvCurrent);
	if (pvCurrent != pvTask)
#endif
	{
		xTraceTaskSetCurrent(pvTask);
 8005182:	4b0f      	ldr	r3, [pc, #60]	@ (80051c0 <xTraceTaskSwitch+0x98>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	601a      	str	r2, [r3, #0]

		xResult = xTraceEventCreate2(PSF_EVENT_TASK_ACTIVATE, (TraceUnsignedBaseType_t)pvTask, uxPriority);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	683a      	ldr	r2, [r7, #0]
 800518e:	0019      	movs	r1, r3
 8005190:	2037      	movs	r0, #55	@ 0x37
 8005192:	f7fe fe3d 	bl	8003e10 <xTraceEventCreate2>
 8005196:	0003      	movs	r3, r0
 8005198:	61fb      	str	r3, [r7, #28]
	}

	xTraceStateSet(TRC_STATE_IN_APPLICATION);
 800519a:	4b08      	ldr	r3, [pc, #32]	@ (80051bc <xTraceTaskSwitch+0x94>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2202      	movs	r2, #2
 80051a0:	609a      	str	r2, [r3, #8]
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f383 8810 	msr	PRIMASK, r3
}
 80051ac:	46c0      	nop			@ (mov r8, r8)

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 80051ae:	69fb      	ldr	r3, [r7, #28]
}
 80051b0:	0018      	movs	r0, r3
 80051b2:	46bd      	mov	sp, r7
 80051b4:	b008      	add	sp, #32
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	20003000 	.word	0x20003000
 80051bc:	20002ff8 	.word	0x20002ff8
 80051c0:	20003004 	.word	0x20003004

080051c4 <xTraceTimestampInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceTimestampData_t *pxTraceTimestamp TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceTimestampInitialize(TraceTimestampData_t *pxBuffer)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceTimestamp = pxBuffer;
 80051cc:	4b16      	ldr	r3, [pc, #88]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	601a      	str	r2, [r3, #0]

	/* These will be set when tracing is enabled */
	pxTraceTimestamp->frequency = 0u;
 80051d2:	4b15      	ldr	r3, [pc, #84]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2200      	movs	r2, #0
 80051d8:	609a      	str	r2, [r3, #8]
	pxTraceTimestamp->period = 0u;
 80051da:	4b13      	ldr	r3, [pc, #76]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2200      	movs	r2, #0
 80051e0:	605a      	str	r2, [r3, #4]

	pxTraceTimestamp->osTickHz = TRC_TICK_RATE_HZ;
 80051e2:	4b11      	ldr	r3, [pc, #68]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2264      	movs	r2, #100	@ 0x64
 80051e8:	611a      	str	r2, [r3, #16]
	pxTraceTimestamp->osTickCount = 0u;
 80051ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2200      	movs	r2, #0
 80051f0:	619a      	str	r2, [r3, #24]
	pxTraceTimestamp->wraparounds = 0u;
 80051f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2200      	movs	r2, #0
 80051f8:	60da      	str	r2, [r3, #12]
	pxTraceTimestamp->type = TRC_HWTC_TYPE;
 80051fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2204      	movs	r2, #4
 8005200:	601a      	str	r2, [r3, #0]

#if (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR || TRC_HWTC_TYPE == TRC_CUSTOM_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_INCR)
	pxTraceTimestamp->latestTimestamp = 0u;
#elif (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_DECR || TRC_HWTC_TYPE == TRC_CUSTOM_TIMER_DECR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)
	pxTraceTimestamp->latestTimestamp = pxTraceTimestamp->period - 1u;
 8005202:	4b09      	ldr	r3, [pc, #36]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	4b07      	ldr	r3, [pc, #28]	@ (8005228 <xTraceTimestampInitialize+0x64>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	3a01      	subs	r2, #1
 800520e:	615a      	str	r2, [r3, #20]
#endif

	xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_TIMESTAMP);
 8005210:	4b06      	ldr	r3, [pc, #24]	@ (800522c <xTraceTimestampInitialize+0x68>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2280      	movs	r2, #128	@ 0x80
 8005216:	0392      	lsls	r2, r2, #14
 8005218:	431a      	orrs	r2, r3
 800521a:	4b04      	ldr	r3, [pc, #16]	@ (800522c <xTraceTimestampInitialize+0x68>)
 800521c:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 800521e:	2300      	movs	r3, #0
}
 8005220:	0018      	movs	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	b002      	add	sp, #8
 8005226:	bd80      	pop	{r7, pc}
 8005228:	20003008 	.word	0x20003008
 800522c:	20003000 	.word	0x20003000

08005230 <main>:
// Kernel objects
xSemaphoreHandle xSem;

// Main function
int main()
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af02      	add	r7, sp, #8
	uint32_t	free_heap_size;

	// Configure System Clock
	SystemClock_Config();
 8005236:	f000 f899 	bl	800536c <SystemClock_Config>

	// Initialize LED pin
	BSP_LED_Init();
 800523a:	f000 fc8d 	bl	8005b58 <BSP_LED_Init>

	// Initialize the user Push-Button
	BSP_PB_Init();
 800523e:	f000 fcd7 	bl	8005bf0 <BSP_PB_Init>

    // Initialize NVIC
    BSP_NVIC_Init();
 8005242:	f000 fd8d 	bl	8005d60 <BSP_NVIC_Init>

    myPrintfInit();
 8005246:	f000 f92b 	bl	80054a0 <myPrintfInit>
	// Initialize Debug Console
	BSP_Console_Init();
 800524a:	f000 fd1f 	bl	8005c8c <BSP_Console_Init>
	// my_printf("Console Ready!\r\n");


	// Start Trace Recording
	xTraceEnable(TRC_START);		// xTraceEnable(TRC_START);
 800524e:	2001      	movs	r0, #1
 8005250:	f7ff fcdc 	bl	8004c0c <xTraceEnable>



	// Create Semaphore
	// my_printf("\r\nNow creating Binary Semaphore...\r\n");
    xSem = xSemaphoreCreateBinary();
 8005254:	2203      	movs	r2, #3
 8005256:	2100      	movs	r1, #0
 8005258:	2001      	movs	r0, #1
 800525a:	f7fb f8ff 	bl	800045c <xQueueGenericCreate>
 800525e:	0002      	movs	r2, r0
 8005260:	4b15      	ldr	r3, [pc, #84]	@ (80052b8 <main+0x88>)
 8005262:	601a      	str	r2, [r3, #0]
    vTraceSetSemaphoreName(xSem, "xSem");
 8005264:	4b14      	ldr	r3, [pc, #80]	@ (80052b8 <main+0x88>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a14      	ldr	r2, [pc, #80]	@ (80052bc <main+0x8c>)
 800526a:	0011      	movs	r1, r2
 800526c:	0018      	movs	r0, r3
 800526e:	f7ff f9be 	bl	80045ee <vTraceSetSemaphoreName>
    // xSem2 = xSemaphoreCreateBinary();
    // vTraceSetSemaphoreName(xSem2, "xSem2");

	// Report Free Heap Size
	free_heap_size = xPortGetFreeHeapSize();
 8005272:	f7fd fe6f 	bl	8002f54 <xPortGetFreeHeapSize>
 8005276:	0003      	movs	r3, r0
 8005278:	607b      	str	r3, [r7, #4]
	// my_printf("Free Heap Size is %d bytes\r\n", free_heap_size);

	// Create Tasks
	// my_printf("Creating Tasks...");
    xTaskCreate(vTask1, "Task_1", 128, NULL, 1, &vTask1_handle);
 800527a:	4911      	ldr	r1, [pc, #68]	@ (80052c0 <main+0x90>)
 800527c:	4811      	ldr	r0, [pc, #68]	@ (80052c4 <main+0x94>)
 800527e:	4b12      	ldr	r3, [pc, #72]	@ (80052c8 <main+0x98>)
 8005280:	9301      	str	r3, [sp, #4]
 8005282:	2301      	movs	r3, #1
 8005284:	9300      	str	r3, [sp, #0]
 8005286:	2300      	movs	r3, #0
 8005288:	2280      	movs	r2, #128	@ 0x80
 800528a:	f7fc f904 	bl	8001496 <xTaskCreate>
    xTaskCreate(vTask2, "Task_2", 128, NULL, 1, &vTask2_handle);
 800528e:	490f      	ldr	r1, [pc, #60]	@ (80052cc <main+0x9c>)
 8005290:	480f      	ldr	r0, [pc, #60]	@ (80052d0 <main+0xa0>)
 8005292:	4b10      	ldr	r3, [pc, #64]	@ (80052d4 <main+0xa4>)
 8005294:	9301      	str	r3, [sp, #4]
 8005296:	2301      	movs	r3, #1
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	2300      	movs	r3, #0
 800529c:	2280      	movs	r2, #128	@ 0x80
 800529e:	f7fc f8fa 	bl	8001496 <xTaskCreate>
    //vTaskPubInit();
    writeTaskInit();
 80052a2:	f000 fb83 	bl	80059ac <writeTaskInit>
	// my_printf("OK\r\n");

	// Report Free Heap Size
	free_heap_size = xPortGetFreeHeapSize();
 80052a6:	f7fd fe55 	bl	8002f54 <xPortGetFreeHeapSize>
 80052aa:	0003      	movs	r3, r0
 80052ac:	607b      	str	r3, [r7, #4]
	// my_printf("Free Heap Size is %d bytes\r\n", free_heap_size);

	// Start the Scheduler
	// my_printf("Now Starting Scheduler...\r\n");
	vTaskStartScheduler();
 80052ae:	f7fc faa3 	bl	80017f8 <vTaskStartScheduler>
	while(1)
 80052b2:	46c0      	nop			@ (mov r8, r8)
 80052b4:	e7fd      	b.n	80052b2 <main+0x82>
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	20003014 	.word	0x20003014
 80052bc:	08006200 	.word	0x08006200
 80052c0:	08006208 	.word	0x08006208
 80052c4:	080052d9 	.word	0x080052d9
 80052c8:	2000300c 	.word	0x2000300c
 80052cc:	08006210 	.word	0x08006210
 80052d0:	08005305 	.word	0x08005305
 80052d4:	20003010 	.word	0x20003010

080052d8 <vTask1>:
 */

/*
 * Task_1
 */
void vTask1(void *pvParameters) {
 80052d8:	b590      	push	{r4, r7, lr}
 80052da:	b089      	sub	sp, #36	@ 0x24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
	command_message_t msgTask1;

    while (1) {
    	// vTask1_Pub();

    	my_sprintf((char *) msgTask1, "Arthour ! Pas changer assiette pour fromage !");
 80052e0:	4a07      	ldr	r2, [pc, #28]	@ (8005300 <vTask1+0x28>)
 80052e2:	2408      	movs	r4, #8
 80052e4:	193b      	adds	r3, r7, r4
 80052e6:	0011      	movs	r1, r2
 80052e8:	0018      	movs	r0, r3
 80052ea:	f000 faf0 	bl	80058ce <my_sprintf>
    	sendMessage(&msgTask1);
 80052ee:	193b      	adds	r3, r7, r4
 80052f0:	0018      	movs	r0, r3
 80052f2:	f000 fb7d 	bl	80059f0 <sendMessage>
		vTaskDelay(100 / portTICK_PERIOD_MS);
 80052f6:	200a      	movs	r0, #10
 80052f8:	f7fc fa4c 	bl	8001794 <vTaskDelay>
    	my_sprintf((char *) msgTask1, "Arthour ! Pas changer assiette pour fromage !");
 80052fc:	46c0      	nop			@ (mov r8, r8)
 80052fe:	e7ef      	b.n	80052e0 <vTask1+0x8>
 8005300:	08006218 	.word	0x08006218

08005304 <vTask2>:
}

/*
 * Task_2
 */
void vTask2(void *pvParameters) {
 8005304:	b590      	push	{r4, r7, lr}
 8005306:	b089      	sub	sp, #36	@ 0x24
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
	command_message_t msgTask2;

    while(1){
    	// vTask2_Pub();

    	my_sprintf((char *) msgTask2, "Arthour ! Couhillere !");
 800530c:	4a07      	ldr	r2, [pc, #28]	@ (800532c <vTask2+0x28>)
 800530e:	2408      	movs	r4, #8
 8005310:	193b      	adds	r3, r7, r4
 8005312:	0011      	movs	r1, r2
 8005314:	0018      	movs	r0, r3
 8005316:	f000 fada 	bl	80058ce <my_sprintf>
    	sendMessage(&msgTask2);
 800531a:	193b      	adds	r3, r7, r4
 800531c:	0018      	movs	r0, r3
 800531e:	f000 fb67 	bl	80059f0 <sendMessage>
    	vTaskDelay(100 / portTICK_PERIOD_MS);
 8005322:	200a      	movs	r0, #10
 8005324:	f7fc fa36 	bl	8001794 <vTaskDelay>
    	my_sprintf((char *) msgTask2, "Arthour ! Couhillere !");
 8005328:	46c0      	nop			@ (mov r8, r8)
 800532a:	e7ef      	b.n	800530c <vTask2+0x8>
 800532c:	08006248 	.word	0x08006248

08005330 <vAssertCalled>:

/*
 * Assertion Handler
 */
void vAssertCalled( char *file, int line )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
	taskDISABLE_INTERRUPTS();
 800533a:	b672      	cpsid	i

	my_printf("Assertion Failed\r\n");
 800533c:	4b08      	ldr	r3, [pc, #32]	@ (8005360 <vAssertCalled+0x30>)
 800533e:	0018      	movs	r0, r3
 8005340:	f000 fab0 	bl	80058a4 <my_printf>
	my_printf("File %s\r\n", file);
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	4b07      	ldr	r3, [pc, #28]	@ (8005364 <vAssertCalled+0x34>)
 8005348:	0011      	movs	r1, r2
 800534a:	0018      	movs	r0, r3
 800534c:	f000 faaa 	bl	80058a4 <my_printf>
	my_printf("Line %d\r\n", line);
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	4b05      	ldr	r3, [pc, #20]	@ (8005368 <vAssertCalled+0x38>)
 8005354:	0011      	movs	r1, r2
 8005356:	0018      	movs	r0, r3
 8005358:	f000 faa4 	bl	80058a4 <my_printf>

	while(1);
 800535c:	46c0      	nop			@ (mov r8, r8)
 800535e:	e7fd      	b.n	800535c <vAssertCalled+0x2c>
 8005360:	08006260 	.word	0x08006260
 8005364:	08006274 	.word	0x08006274
 8005368:	08006280 	.word	0x08006280

0800536c <SystemClock_Config>:
{
	while(1);
}

static void SystemClock_Config()
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
	uint32_t	HSE_Status;
	uint32_t	PLL_Status;
	uint32_t	SW_Status;
	uint32_t	timeout = 0;
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
	timeout = 1000000;
 8005376:	4b44      	ldr	r3, [pc, #272]	@ (8005488 <SystemClock_Config+0x11c>)
 8005378:	60fb      	str	r3, [r7, #12]

	// Start HSE in Bypass Mode
	RCC->CR |= RCC_CR_HSEBYP;
 800537a:	4b44      	ldr	r3, [pc, #272]	@ (800548c <SystemClock_Config+0x120>)
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	4b43      	ldr	r3, [pc, #268]	@ (800548c <SystemClock_Config+0x120>)
 8005380:	2180      	movs	r1, #128	@ 0x80
 8005382:	02c9      	lsls	r1, r1, #11
 8005384:	430a      	orrs	r2, r1
 8005386:	601a      	str	r2, [r3, #0]
	RCC->CR |= RCC_CR_HSEON;
 8005388:	4b40      	ldr	r3, [pc, #256]	@ (800548c <SystemClock_Config+0x120>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b3f      	ldr	r3, [pc, #252]	@ (800548c <SystemClock_Config+0x120>)
 800538e:	2180      	movs	r1, #128	@ 0x80
 8005390:	0249      	lsls	r1, r1, #9
 8005392:	430a      	orrs	r2, r1
 8005394:	601a      	str	r2, [r3, #0]

	// Wait until HSE is ready
	do
	{
		HSE_Status = RCC->CR & RCC_CR_HSERDY_Msk;
 8005396:	4b3d      	ldr	r3, [pc, #244]	@ (800548c <SystemClock_Config+0x120>)
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	2380      	movs	r3, #128	@ 0x80
 800539c:	029b      	lsls	r3, r3, #10
 800539e:	4013      	ands	r3, r2
 80053a0:	60bb      	str	r3, [r7, #8]
		timeout--;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	60fb      	str	r3, [r7, #12]
	} while ((HSE_Status == 0) && (timeout > 0));
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d102      	bne.n	80053b4 <SystemClock_Config+0x48>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1f0      	bne.n	8005396 <SystemClock_Config+0x2a>

	// Select HSE as PLL input source
	RCC->CFGR &= ~RCC_CFGR_PLLSRC_Msk;
 80053b4:	4b35      	ldr	r3, [pc, #212]	@ (800548c <SystemClock_Config+0x120>)
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	4b34      	ldr	r3, [pc, #208]	@ (800548c <SystemClock_Config+0x120>)
 80053ba:	4935      	ldr	r1, [pc, #212]	@ (8005490 <SystemClock_Config+0x124>)
 80053bc:	400a      	ands	r2, r1
 80053be:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x02 <<RCC_CFGR_PLLSRC_Pos);
 80053c0:	4b32      	ldr	r3, [pc, #200]	@ (800548c <SystemClock_Config+0x120>)
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	4b31      	ldr	r3, [pc, #196]	@ (800548c <SystemClock_Config+0x120>)
 80053c6:	2180      	movs	r1, #128	@ 0x80
 80053c8:	0249      	lsls	r1, r1, #9
 80053ca:	430a      	orrs	r2, r1
 80053cc:	605a      	str	r2, [r3, #4]

	// Set PLL PREDIV to /1
	RCC->CFGR2 = 0x00000000;
 80053ce:	4b2f      	ldr	r3, [pc, #188]	@ (800548c <SystemClock_Config+0x120>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Set PLL MUL to x6
	RCC->CFGR &= ~RCC_CFGR_PLLMUL_Msk;
 80053d4:	4b2d      	ldr	r3, [pc, #180]	@ (800548c <SystemClock_Config+0x120>)
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	4b2c      	ldr	r3, [pc, #176]	@ (800548c <SystemClock_Config+0x120>)
 80053da:	492e      	ldr	r1, [pc, #184]	@ (8005494 <SystemClock_Config+0x128>)
 80053dc:	400a      	ands	r2, r1
 80053de:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (0x04 <<RCC_CFGR_PLLMUL_Pos);
 80053e0:	4b2a      	ldr	r3, [pc, #168]	@ (800548c <SystemClock_Config+0x120>)
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	4b29      	ldr	r3, [pc, #164]	@ (800548c <SystemClock_Config+0x120>)
 80053e6:	2180      	movs	r1, #128	@ 0x80
 80053e8:	0349      	lsls	r1, r1, #13
 80053ea:	430a      	orrs	r2, r1
 80053ec:	605a      	str	r2, [r3, #4]

	// Enable the main PLL
	RCC-> CR |= RCC_CR_PLLON;
 80053ee:	4b27      	ldr	r3, [pc, #156]	@ (800548c <SystemClock_Config+0x120>)
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	4b26      	ldr	r3, [pc, #152]	@ (800548c <SystemClock_Config+0x120>)
 80053f4:	2180      	movs	r1, #128	@ 0x80
 80053f6:	0449      	lsls	r1, r1, #17
 80053f8:	430a      	orrs	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]
	// Wait until PLL is ready
	do
	{
		PLL_Status = RCC->CR & RCC_CR_PLLRDY_Msk;
 80053fc:	4b23      	ldr	r3, [pc, #140]	@ (800548c <SystemClock_Config+0x120>)
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	2380      	movs	r3, #128	@ 0x80
 8005402:	049b      	lsls	r3, r3, #18
 8005404:	4013      	ands	r3, r2
 8005406:	607b      	str	r3, [r7, #4]
		timeout--;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	3b01      	subs	r3, #1
 800540c:	60fb      	str	r3, [r7, #12]
	} while ((PLL_Status == 0) && (timeout > 0));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d102      	bne.n	800541a <SystemClock_Config+0xae>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1f0      	bne.n	80053fc <SystemClock_Config+0x90>

	// Set AHB prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_HPRE_Msk;
 800541a:	4b1c      	ldr	r3, [pc, #112]	@ (800548c <SystemClock_Config+0x120>)
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	4b1b      	ldr	r3, [pc, #108]	@ (800548c <SystemClock_Config+0x120>)
 8005420:	21f0      	movs	r1, #240	@ 0xf0
 8005422:	438a      	bics	r2, r1
 8005424:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8005426:	4a19      	ldr	r2, [pc, #100]	@ (800548c <SystemClock_Config+0x120>)
 8005428:	4b18      	ldr	r3, [pc, #96]	@ (800548c <SystemClock_Config+0x120>)
 800542a:	6852      	ldr	r2, [r2, #4]
 800542c:	605a      	str	r2, [r3, #4]

	//Set APB1 prescaler to /1
	RCC->CFGR &= ~RCC_CFGR_PPRE_Msk;
 800542e:	4b17      	ldr	r3, [pc, #92]	@ (800548c <SystemClock_Config+0x120>)
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	4b16      	ldr	r3, [pc, #88]	@ (800548c <SystemClock_Config+0x120>)
 8005434:	4918      	ldr	r1, [pc, #96]	@ (8005498 <SystemClock_Config+0x12c>)
 8005436:	400a      	ands	r2, r1
 8005438:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_PPRE_DIV1;
 800543a:	4a14      	ldr	r2, [pc, #80]	@ (800548c <SystemClock_Config+0x120>)
 800543c:	4b13      	ldr	r3, [pc, #76]	@ (800548c <SystemClock_Config+0x120>)
 800543e:	6852      	ldr	r2, [r2, #4]
 8005440:	605a      	str	r2, [r3, #4]

	// Enable FLASH Prefetch Buffer and set Flash Latency
	FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 8005442:	4b16      	ldr	r3, [pc, #88]	@ (800549c <SystemClock_Config+0x130>)
 8005444:	2211      	movs	r2, #17
 8005446:	601a      	str	r2, [r3, #0]

	// Select the main PLL as system clock source
	RCC->CFGR &= ~RCC_CFGR_SW;
 8005448:	4b10      	ldr	r3, [pc, #64]	@ (800548c <SystemClock_Config+0x120>)
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	4b0f      	ldr	r3, [pc, #60]	@ (800548c <SystemClock_Config+0x120>)
 800544e:	2103      	movs	r1, #3
 8005450:	438a      	bics	r2, r1
 8005452:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8005454:	4b0d      	ldr	r3, [pc, #52]	@ (800548c <SystemClock_Config+0x120>)
 8005456:	685a      	ldr	r2, [r3, #4]
 8005458:	4b0c      	ldr	r3, [pc, #48]	@ (800548c <SystemClock_Config+0x120>)
 800545a:	2102      	movs	r1, #2
 800545c:	430a      	orrs	r2, r1
 800545e:	605a      	str	r2, [r3, #4]

	// Wait until PLL becomes main switch input
	do
	{
		SW_Status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 8005460:	4b0a      	ldr	r3, [pc, #40]	@ (800548c <SystemClock_Config+0x120>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	220c      	movs	r2, #12
 8005466:	4013      	ands	r3, r2
 8005468:	603b      	str	r3, [r7, #0]
		timeout--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	3b01      	subs	r3, #1
 800546e:	60fb      	str	r3, [r7, #12]
	} while ((SW_Status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	2b08      	cmp	r3, #8
 8005474:	d002      	beq.n	800547c <SystemClock_Config+0x110>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f1      	bne.n	8005460 <SystemClock_Config+0xf4>

	// Update SystemCoreClock global variable
	SystemCoreClockUpdate();
 800547c:	f000 fcb2 	bl	8005de4 <SystemCoreClockUpdate>
}
 8005480:	46c0      	nop			@ (mov r8, r8)
 8005482:	46bd      	mov	sp, r7
 8005484:	b004      	add	sp, #16
 8005486:	bd80      	pop	{r7, pc}
 8005488:	000f4240 	.word	0x000f4240
 800548c:	40021000 	.word	0x40021000
 8005490:	fffe7fff 	.word	0xfffe7fff
 8005494:	ffc3ffff 	.word	0xffc3ffff
 8005498:	fffff8ff 	.word	0xfffff8ff
 800549c:	40022000 	.word	0x40022000

080054a0 <myPrintfInit>:

#include "printf-stdarg.h"

xSemaphoreHandle xSem_UART_TC;

BaseType_t myPrintfInit(){
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
	 xSem_UART_TC = xSemaphoreCreateBinary();
 80054a4:	2203      	movs	r2, #3
 80054a6:	2100      	movs	r1, #0
 80054a8:	2001      	movs	r0, #1
 80054aa:	f7fa ffd7 	bl	800045c <xQueueGenericCreate>
 80054ae:	0002      	movs	r2, r0
 80054b0:	4b05      	ldr	r3, [pc, #20]	@ (80054c8 <myPrintfInit+0x28>)
 80054b2:	601a      	str	r2, [r3, #0]
	 if (xSem_UART_TC == NULL) {
 80054b4:	4b04      	ldr	r3, [pc, #16]	@ (80054c8 <myPrintfInit+0x28>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d101      	bne.n	80054c0 <myPrintfInit+0x20>
		 return pdFAIL;
 80054bc:	2300      	movs	r3, #0
 80054be:	e000      	b.n	80054c2 <myPrintfInit+0x22>
	 }
	 return pdPASS;
 80054c0:	2301      	movs	r3, #1
}
 80054c2:	0018      	movs	r0, r3
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	20003018 	.word	0x20003018

080054cc <printchar>:


static void printchar(char **str, int c){
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
	portBASE_TYPE xStatus;

	if (str) {
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00a      	beq.n	80054f2 <printchar+0x26>
		**str = c;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	683a      	ldr	r2, [r7, #0]
 80054e2:	b2d2      	uxtb	r2, r2
 80054e4:	701a      	strb	r2, [r3, #0]
		++(*str);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	1c5a      	adds	r2, r3, #1
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	601a      	str	r2, [r3, #0]
		} else {
			while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
			USART2->TDR = c;
		}
	}
}
 80054f0:	e01a      	b.n	8005528 <printchar+0x5c>
		xStatus = xSemaphoreTake(xSem_UART_TC, 100);
 80054f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005530 <printchar+0x64>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2164      	movs	r1, #100	@ 0x64
 80054f8:	0018      	movs	r0, r3
 80054fa:	f7fb fc77 	bl	8000dec <xQueueSemaphoreTake>
 80054fe:	0003      	movs	r3, r0
 8005500:	60fb      	str	r3, [r7, #12]
		if (xStatus == pdPASS){
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2b01      	cmp	r3, #1
 8005506:	d104      	bne.n	8005512 <printchar+0x46>
			USART2->TDR = c;
 8005508:	4b0a      	ldr	r3, [pc, #40]	@ (8005534 <printchar+0x68>)
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	b292      	uxth	r2, r2
 800550e:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8005510:	e00a      	b.n	8005528 <printchar+0x5c>
			while ( (USART2->ISR & USART_ISR_TC) != USART_ISR_TC);
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	4b07      	ldr	r3, [pc, #28]	@ (8005534 <printchar+0x68>)
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	2240      	movs	r2, #64	@ 0x40
 800551a:	4013      	ands	r3, r2
 800551c:	2b40      	cmp	r3, #64	@ 0x40
 800551e:	d1f9      	bne.n	8005514 <printchar+0x48>
			USART2->TDR = c;
 8005520:	4b04      	ldr	r3, [pc, #16]	@ (8005534 <printchar+0x68>)
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	b292      	uxth	r2, r2
 8005526:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8005528:	46c0      	nop			@ (mov r8, r8)
 800552a:	46bd      	mov	sp, r7
 800552c:	b004      	add	sp, #16
 800552e:	bd80      	pop	{r7, pc}
 8005530:	20003018 	.word	0x20003018
 8005534:	40004400 	.word	0x40004400

08005538 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 8005538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800553a:	46c6      	mov	lr, r8
 800553c:	b500      	push	{lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 800554a:	2400      	movs	r4, #0
 800554c:	2320      	movs	r3, #32
 800554e:	4698      	mov	r8, r3

	if (width > 0) {
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	dd16      	ble.n	8005584 <prints+0x4c>
		register int len = 0;
 8005556:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 8005558:	68be      	ldr	r6, [r7, #8]
 800555a:	e001      	b.n	8005560 <prints+0x28>
 800555c:	3501      	adds	r5, #1
 800555e:	3601      	adds	r6, #1
 8005560:	7833      	ldrb	r3, [r6, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1fa      	bne.n	800555c <prints+0x24>
		if (len >= width) width = 0;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	429d      	cmp	r5, r3
 800556a:	db02      	blt.n	8005572 <prints+0x3a>
 800556c:	2300      	movs	r3, #0
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	e002      	b.n	8005578 <prints+0x40>
		else width -= len;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	1b5b      	subs	r3, r3, r5
 8005576:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	2202      	movs	r2, #2
 800557c:	4013      	ands	r3, r2
 800557e:	d001      	beq.n	8005584 <prints+0x4c>
 8005580:	2330      	movs	r3, #48	@ 0x30
 8005582:	4698      	mov	r8, r3
	}
	if (!(pad & PAD_RIGHT)) {
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	2201      	movs	r2, #1
 8005588:	4013      	ands	r3, r2
 800558a:	d119      	bne.n	80055c0 <prints+0x88>
		for ( ; width > 0; --width) {
 800558c:	e008      	b.n	80055a0 <prints+0x68>
			printchar (out, padchar);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	4641      	mov	r1, r8
 8005592:	0018      	movs	r0, r3
 8005594:	f7ff ff9a 	bl	80054cc <printchar>
			++pc;
 8005598:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	3b01      	subs	r3, #1
 800559e:	607b      	str	r3, [r7, #4]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	dcf3      	bgt.n	800558e <prints+0x56>
		}
	}
	for ( ; *string ; ++string) {
 80055a6:	e00b      	b.n	80055c0 <prints+0x88>
		printchar (out, *string);
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	001a      	movs	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	0011      	movs	r1, r2
 80055b2:	0018      	movs	r0, r3
 80055b4:	f7ff ff8a 	bl	80054cc <printchar>
		++pc;
 80055b8:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	3301      	adds	r3, #1
 80055be:	60bb      	str	r3, [r7, #8]
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1ef      	bne.n	80055a8 <prints+0x70>
	}
	for ( ; width > 0; --width) {
 80055c8:	e008      	b.n	80055dc <prints+0xa4>
		printchar (out, padchar);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	4641      	mov	r1, r8
 80055ce:	0018      	movs	r0, r3
 80055d0:	f7ff ff7c 	bl	80054cc <printchar>
		++pc;
 80055d4:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	3b01      	subs	r3, #1
 80055da:	607b      	str	r3, [r7, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	dcf3      	bgt.n	80055ca <prints+0x92>
	}

	return pc;
 80055e2:	0023      	movs	r3, r4
}
 80055e4:	0018      	movs	r0, r3
 80055e6:	46bd      	mov	sp, r7
 80055e8:	b004      	add	sp, #16
 80055ea:	bc80      	pop	{r7}
 80055ec:	46b8      	mov	r8, r7
 80055ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055f0 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 80055f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055f2:	46ce      	mov	lr, r9
 80055f4:	4647      	mov	r7, r8
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b089      	sub	sp, #36	@ 0x24
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	60f8      	str	r0, [r7, #12]
 80055fe:	60b9      	str	r1, [r7, #8]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 8005604:	2300      	movs	r3, #0
 8005606:	4699      	mov	r9, r3
 8005608:	2600      	movs	r6, #0
	register unsigned int u = i;
 800560a:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d10e      	bne.n	8005630 <printi+0x40>
		print_buf[0] = '0';
 8005612:	2114      	movs	r1, #20
 8005614:	187b      	adds	r3, r7, r1
 8005616:	2230      	movs	r2, #48	@ 0x30
 8005618:	701a      	strb	r2, [r3, #0]
		print_buf[1] = '\0';
 800561a:	187b      	adds	r3, r7, r1
 800561c:	2200      	movs	r2, #0
 800561e:	705a      	strb	r2, [r3, #1]
		return prints (out, print_buf, width, pad);
 8005620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005622:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005624:	1879      	adds	r1, r7, r1
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f7ff ff86 	bl	8005538 <prints>
 800562c:	0003      	movs	r3, r0
 800562e:	e04e      	b.n	80056ce <printi+0xde>
	}

	if (sg && b == 10 && i < 0) {
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00a      	beq.n	800564c <printi+0x5c>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b0a      	cmp	r3, #10
 800563a:	d107      	bne.n	800564c <printi+0x5c>
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	da04      	bge.n	800564c <printi+0x5c>
		neg = 1;
 8005642:	2301      	movs	r3, #1
 8005644:	4699      	mov	r9, r3
		u = -i;
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	425b      	negs	r3, r3
 800564a:	001d      	movs	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 800564c:	2314      	movs	r3, #20
 800564e:	18fc      	adds	r4, r7, r3
 8005650:	340b      	adds	r4, #11
	*s = '\0';
 8005652:	2300      	movs	r3, #0
 8005654:	7023      	strb	r3, [r4, #0]

	while (u) {
 8005656:	e019      	b.n	800568c <printi+0x9c>
		t = u % b;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	0019      	movs	r1, r3
 800565c:	0028      	movs	r0, r5
 800565e:	f7fa fdd9 	bl	8000214 <__aeabi_uidivmod>
 8005662:	000b      	movs	r3, r1
 8005664:	4698      	mov	r8, r3
		if( t >= 10 )
 8005666:	4643      	mov	r3, r8
 8005668:	2b09      	cmp	r3, #9
 800566a:	dd02      	ble.n	8005672 <printi+0x82>
			t += letbase - '0' - 10;
 800566c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800566e:	3b3a      	subs	r3, #58	@ 0x3a
 8005670:	4498      	add	r8, r3
		*--s = t + '0';
 8005672:	4643      	mov	r3, r8
 8005674:	b2db      	uxtb	r3, r3
 8005676:	3c01      	subs	r4, #1
 8005678:	3330      	adds	r3, #48	@ 0x30
 800567a:	b2db      	uxtb	r3, r3
 800567c:	7023      	strb	r3, [r4, #0]
		u /= b;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	0019      	movs	r1, r3
 8005682:	0028      	movs	r0, r5
 8005684:	f7fa fd40 	bl	8000108 <__udivsi3>
 8005688:	0003      	movs	r3, r0
 800568a:	001d      	movs	r5, r3
	while (u) {
 800568c:	2d00      	cmp	r5, #0
 800568e:	d1e3      	bne.n	8005658 <printi+0x68>
	}

	if (neg) {
 8005690:	464b      	mov	r3, r9
 8005692:	2b00      	cmp	r3, #0
 8005694:	d013      	beq.n	80056be <printi+0xce>
		if( width && (pad & PAD_ZERO) ) {
 8005696:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00d      	beq.n	80056b8 <printi+0xc8>
 800569c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800569e:	2202      	movs	r2, #2
 80056a0:	4013      	ands	r3, r2
 80056a2:	d009      	beq.n	80056b8 <printi+0xc8>
			printchar (out, '-');
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	212d      	movs	r1, #45	@ 0x2d
 80056a8:	0018      	movs	r0, r3
 80056aa:	f7ff ff0f 	bl	80054cc <printchar>
			++pc;
 80056ae:	3601      	adds	r6, #1
			--width;
 80056b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056b2:	3b01      	subs	r3, #1
 80056b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80056b6:	e002      	b.n	80056be <printi+0xce>
		}
		else {
			*--s = '-';
 80056b8:	3c01      	subs	r4, #1
 80056ba:	232d      	movs	r3, #45	@ 0x2d
 80056bc:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 80056be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056c2:	68f8      	ldr	r0, [r7, #12]
 80056c4:	0021      	movs	r1, r4
 80056c6:	f7ff ff37 	bl	8005538 <prints>
 80056ca:	0003      	movs	r3, r0
 80056cc:	18f3      	adds	r3, r6, r3
}
 80056ce:	0018      	movs	r0, r3
 80056d0:	46bd      	mov	sp, r7
 80056d2:	b009      	add	sp, #36	@ 0x24
 80056d4:	bcc0      	pop	{r6, r7}
 80056d6:	46b9      	mov	r9, r7
 80056d8:	46b0      	mov	r8, r6
 80056da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056dc <print>:

static int print(char **out, const char *format, va_list args )
{
 80056dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056de:	b08b      	sub	sp, #44	@ 0x2c
 80056e0:	af04      	add	r7, sp, #16
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 80056e8:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80056ea:	e0c6      	b.n	800587a <print+0x19e>
		if (*format == '%') {
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	2b25      	cmp	r3, #37	@ 0x25
 80056f2:	d000      	beq.n	80056f6 <print+0x1a>
 80056f4:	e0b2      	b.n	800585c <print+0x180>
			++format;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	3301      	adds	r3, #1
 80056fa:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 80056fc:	2600      	movs	r6, #0
 80056fe:	0035      	movs	r5, r6
			if (*format == '\0') break;
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d100      	bne.n	800570a <print+0x2e>
 8005708:	e0bd      	b.n	8005886 <print+0x1aa>
			if (*format == '%') goto out;
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	2b25      	cmp	r3, #37	@ 0x25
 8005710:	d100      	bne.n	8005714 <print+0x38>
 8005712:	e0a5      	b.n	8005860 <print+0x184>
			if (*format == '-') {
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	2b2d      	cmp	r3, #45	@ 0x2d
 800571a:	d10a      	bne.n	8005732 <print+0x56>
				++format;
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	3301      	adds	r3, #1
 8005720:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 8005722:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 8005724:	e005      	b.n	8005732 <print+0x56>
				++format;
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	3301      	adds	r3, #1
 800572a:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 800572c:	2302      	movs	r3, #2
 800572e:	4333      	orrs	r3, r6
 8005730:	001e      	movs	r6, r3
			while (*format == '0') {
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	781b      	ldrb	r3, [r3, #0]
 8005736:	2b30      	cmp	r3, #48	@ 0x30
 8005738:	d0f5      	beq.n	8005726 <print+0x4a>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800573a:	e00b      	b.n	8005754 <print+0x78>
				width *= 10;
 800573c:	002b      	movs	r3, r5
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	195b      	adds	r3, r3, r5
 8005742:	005b      	lsls	r3, r3, #1
 8005744:	001d      	movs	r5, r3
				width += *format - '0';
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	3b30      	subs	r3, #48	@ 0x30
 800574c:	18ed      	adds	r5, r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3301      	adds	r3, #1
 8005752:	60bb      	str	r3, [r7, #8]
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	2b2f      	cmp	r3, #47	@ 0x2f
 800575a:	d903      	bls.n	8005764 <print+0x88>
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	2b39      	cmp	r3, #57	@ 0x39
 8005762:	d9eb      	bls.n	800573c <print+0x60>
			}
			if( *format == 's' ) {
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	2b73      	cmp	r3, #115	@ 0x73
 800576a:	d10f      	bne.n	800578c <print+0xb0>
				register char *s = (char *)va_arg( args, int );
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	1d1a      	adds	r2, r3, #4
 8005770:	607a      	str	r2, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	1e19      	subs	r1, r3, #0
				pc += prints (out, s?s:"(null)", width, pad);
 8005776:	d000      	beq.n	800577a <print+0x9e>
 8005778:	e000      	b.n	800577c <print+0xa0>
 800577a:	4949      	ldr	r1, [pc, #292]	@ (80058a0 <print+0x1c4>)
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	0033      	movs	r3, r6
 8005780:	002a      	movs	r2, r5
 8005782:	f7ff fed9 	bl	8005538 <prints>
 8005786:	0003      	movs	r3, r0
 8005788:	18e4      	adds	r4, r4, r3
				continue;
 800578a:	e073      	b.n	8005874 <print+0x198>
			}
			if( *format == 'd' ) {
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b64      	cmp	r3, #100	@ 0x64
 8005792:	d10f      	bne.n	80057b4 <print+0xd8>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	1d1a      	adds	r2, r3, #4
 8005798:	607a      	str	r2, [r7, #4]
 800579a:	6819      	ldr	r1, [r3, #0]
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	2361      	movs	r3, #97	@ 0x61
 80057a0:	9302      	str	r3, [sp, #8]
 80057a2:	9601      	str	r6, [sp, #4]
 80057a4:	9500      	str	r5, [sp, #0]
 80057a6:	2301      	movs	r3, #1
 80057a8:	220a      	movs	r2, #10
 80057aa:	f7ff ff21 	bl	80055f0 <printi>
 80057ae:	0003      	movs	r3, r0
 80057b0:	18e4      	adds	r4, r4, r3
				continue;
 80057b2:	e05f      	b.n	8005874 <print+0x198>
			}
			if( *format == 'x' ) {
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	2b78      	cmp	r3, #120	@ 0x78
 80057ba:	d10f      	bne.n	80057dc <print+0x100>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	1d1a      	adds	r2, r3, #4
 80057c0:	607a      	str	r2, [r7, #4]
 80057c2:	6819      	ldr	r1, [r3, #0]
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	2361      	movs	r3, #97	@ 0x61
 80057c8:	9302      	str	r3, [sp, #8]
 80057ca:	9601      	str	r6, [sp, #4]
 80057cc:	9500      	str	r5, [sp, #0]
 80057ce:	2300      	movs	r3, #0
 80057d0:	2210      	movs	r2, #16
 80057d2:	f7ff ff0d 	bl	80055f0 <printi>
 80057d6:	0003      	movs	r3, r0
 80057d8:	18e4      	adds	r4, r4, r3
				continue;
 80057da:	e04b      	b.n	8005874 <print+0x198>
			}
			if( *format == 'X' ) {
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	2b58      	cmp	r3, #88	@ 0x58
 80057e2:	d10f      	bne.n	8005804 <print+0x128>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	1d1a      	adds	r2, r3, #4
 80057e8:	607a      	str	r2, [r7, #4]
 80057ea:	6819      	ldr	r1, [r3, #0]
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	2341      	movs	r3, #65	@ 0x41
 80057f0:	9302      	str	r3, [sp, #8]
 80057f2:	9601      	str	r6, [sp, #4]
 80057f4:	9500      	str	r5, [sp, #0]
 80057f6:	2300      	movs	r3, #0
 80057f8:	2210      	movs	r2, #16
 80057fa:	f7ff fef9 	bl	80055f0 <printi>
 80057fe:	0003      	movs	r3, r0
 8005800:	18e4      	adds	r4, r4, r3
				continue;
 8005802:	e037      	b.n	8005874 <print+0x198>
			}
			if( *format == 'u' ) {
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	2b75      	cmp	r3, #117	@ 0x75
 800580a:	d10f      	bne.n	800582c <print+0x150>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	1d1a      	adds	r2, r3, #4
 8005810:	607a      	str	r2, [r7, #4]
 8005812:	6819      	ldr	r1, [r3, #0]
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	2361      	movs	r3, #97	@ 0x61
 8005818:	9302      	str	r3, [sp, #8]
 800581a:	9601      	str	r6, [sp, #4]
 800581c:	9500      	str	r5, [sp, #0]
 800581e:	2300      	movs	r3, #0
 8005820:	220a      	movs	r2, #10
 8005822:	f7ff fee5 	bl	80055f0 <printi>
 8005826:	0003      	movs	r3, r0
 8005828:	18e4      	adds	r4, r4, r3
				continue;
 800582a:	e023      	b.n	8005874 <print+0x198>
			}
			if( *format == 'c' ) {
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2b63      	cmp	r3, #99	@ 0x63
 8005832:	d11f      	bne.n	8005874 <print+0x198>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	1d1a      	adds	r2, r3, #4
 8005838:	607a      	str	r2, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	b2da      	uxtb	r2, r3
 800583e:	2114      	movs	r1, #20
 8005840:	187b      	adds	r3, r7, r1
 8005842:	701a      	strb	r2, [r3, #0]
				scr[1] = '\0';
 8005844:	187b      	adds	r3, r7, r1
 8005846:	2200      	movs	r2, #0
 8005848:	705a      	strb	r2, [r3, #1]
				pc += prints (out, scr, width, pad);
 800584a:	1879      	adds	r1, r7, r1
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	0033      	movs	r3, r6
 8005850:	002a      	movs	r2, r5
 8005852:	f7ff fe71 	bl	8005538 <prints>
 8005856:	0003      	movs	r3, r0
 8005858:	18e4      	adds	r4, r4, r3
				continue;
 800585a:	e00b      	b.n	8005874 <print+0x198>
			}
		}
		else {
		out:
 800585c:	46c0      	nop			@ (mov r8, r8)
 800585e:	e000      	b.n	8005862 <print+0x186>
			if (*format == '%') goto out;
 8005860:	46c0      	nop			@ (mov r8, r8)
			printchar (out, *format);
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	001a      	movs	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	0011      	movs	r1, r2
 800586c:	0018      	movs	r0, r3
 800586e:	f7ff fe2d 	bl	80054cc <printchar>
			++pc;
 8005872:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	3301      	adds	r3, #1
 8005878:	60bb      	str	r3, [r7, #8]
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d000      	beq.n	8005884 <print+0x1a8>
 8005882:	e733      	b.n	80056ec <print+0x10>
 8005884:	e000      	b.n	8005888 <print+0x1ac>
			if (*format == '\0') break;
 8005886:	46c0      	nop			@ (mov r8, r8)
		}
	}
	if (out) **out = '\0';
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <print+0x1ba>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2200      	movs	r2, #0
 8005894:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 8005896:	0023      	movs	r3, r4
}
 8005898:	0018      	movs	r0, r3
 800589a:	46bd      	mov	sp, r7
 800589c:	b007      	add	sp, #28
 800589e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058a0:	0800628c 	.word	0x0800628c

080058a4 <my_printf>:

int my_printf(const char *format, ...)
{
 80058a4:	b40f      	push	{r0, r1, r2, r3}
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b082      	sub	sp, #8
 80058aa:	af00      	add	r7, sp, #0
        va_list args;
        va_start( args, format );
 80058ac:	2314      	movs	r3, #20
 80058ae:	18fb      	adds	r3, r7, r3
 80058b0:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	0019      	movs	r1, r3
 80058b8:	2000      	movs	r0, #0
 80058ba:	f7ff ff0f 	bl	80056dc <print>
 80058be:	0003      	movs	r3, r0
}
 80058c0:	0018      	movs	r0, r3
 80058c2:	46bd      	mov	sp, r7
 80058c4:	b002      	add	sp, #8
 80058c6:	bc80      	pop	{r7}
 80058c8:	bc08      	pop	{r3}
 80058ca:	b004      	add	sp, #16
 80058cc:	4718      	bx	r3

080058ce <my_sprintf>:

int my_sprintf(char *out, const char *format, ...)
{
 80058ce:	b40e      	push	{r1, r2, r3}
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
        va_list args;
        va_start( args, format );
 80058d8:	2320      	movs	r3, #32
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	60fb      	str	r3, [r7, #12]
        return print( &out, format, args );
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	69f9      	ldr	r1, [r7, #28]
 80058e2:	1d3b      	adds	r3, r7, #4
 80058e4:	0018      	movs	r0, r3
 80058e6:	f7ff fef9 	bl	80056dc <print>
 80058ea:	0003      	movs	r3, r0
}
 80058ec:	0018      	movs	r0, r3
 80058ee:	46bd      	mov	sp, r7
 80058f0:	b005      	add	sp, #20
 80058f2:	bc80      	pop	{r7}
 80058f4:	bc08      	pop	{r3}
 80058f6:	b003      	add	sp, #12
 80058f8:	4718      	bx	r3

080058fa <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	af00      	add	r7, sp, #0
}
 80058fe:	46c0      	nop			@ (mov r8, r8)
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005908:	46c0      	nop			@ (mov r8, r8)
 800590a:	e7fd      	b.n	8005908 <HardFault_Handler+0x4>

0800590c <EXTI4_15_IRQHandler>:
  * This function handles EXTI line 13 interrupt request.
  */

extern xSemaphoreHandle xSem/*, xSem2*/;

void EXTI4_15_IRQHandler() {
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
    portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8005912:	2300      	movs	r3, #0
 8005914:	607b      	str	r3, [r7, #4]

    if ((EXTI->PR & EXTI_PR_PR13_Msk) != 0) {
 8005916:	4b0e      	ldr	r3, [pc, #56]	@ (8005950 <EXTI4_15_IRQHandler+0x44>)
 8005918:	695a      	ldr	r2, [r3, #20]
 800591a:	2380      	movs	r3, #128	@ 0x80
 800591c:	019b      	lsls	r3, r3, #6
 800591e:	4013      	ands	r3, r2
 8005920:	d011      	beq.n	8005946 <EXTI4_15_IRQHandler+0x3a>
        EXTI->PR = EXTI_PR_PR13;
 8005922:	4b0b      	ldr	r3, [pc, #44]	@ (8005950 <EXTI4_15_IRQHandler+0x44>)
 8005924:	2280      	movs	r2, #128	@ 0x80
 8005926:	0192      	lsls	r2, r2, #6
 8005928:	615a      	str	r2, [r3, #20]
        xSemaphoreGiveFromISR(xSem, &xHigherPriorityTaskWoken);
 800592a:	4b0a      	ldr	r3, [pc, #40]	@ (8005954 <EXTI4_15_IRQHandler+0x48>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	1d3a      	adds	r2, r7, #4
 8005930:	0011      	movs	r1, r2
 8005932:	0018      	movs	r0, r3
 8005934:	f7fa fffc 	bl	8000930 <xQueueGiveFromISR>
        portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d003      	beq.n	8005946 <EXTI4_15_IRQHandler+0x3a>
 800593e:	4b06      	ldr	r3, [pc, #24]	@ (8005958 <EXTI4_15_IRQHandler+0x4c>)
 8005940:	2280      	movs	r2, #128	@ 0x80
 8005942:	0552      	lsls	r2, r2, #21
 8005944:	601a      	str	r2, [r3, #0]
        portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
    }
     *
     */

}
 8005946:	46c0      	nop			@ (mov r8, r8)
 8005948:	46bd      	mov	sp, r7
 800594a:	b002      	add	sp, #8
 800594c:	bd80      	pop	{r7, pc}
 800594e:	46c0      	nop			@ (mov r8, r8)
 8005950:	40010400 	.word	0x40010400
 8005954:	20003014 	.word	0x20003014
 8005958:	e000ed04 	.word	0xe000ed04

0800595c <USART2_IRQHandler>:

extern xSemaphoreHandle xSem_UART_TC;

void USART2_IRQHandler(){
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8005962:	2300      	movs	r3, #0
 8005964:	607b      	str	r3, [r7, #4]
	// Test for TC pending interrupt
	if ( USART2->ISR & USART_ISR_TC ) {
 8005966:	4b0e      	ldr	r3, [pc, #56]	@ (80059a0 <USART2_IRQHandler+0x44>)
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	2240      	movs	r2, #64	@ 0x40
 800596c:	4013      	ands	r3, r2
 800596e:	d013      	beq.n	8005998 <USART2_IRQHandler+0x3c>
		// Clear pending bit by writing a '1'
		// USART2->CR1 = USART_ISR_TCIE;
		USART2->ICR |= USART_ICR_TCCF;
 8005970:	4b0b      	ldr	r3, [pc, #44]	@ (80059a0 <USART2_IRQHandler+0x44>)
 8005972:	6a1a      	ldr	r2, [r3, #32]
 8005974:	4b0a      	ldr	r3, [pc, #40]	@ (80059a0 <USART2_IRQHandler+0x44>)
 8005976:	2140      	movs	r1, #64	@ 0x40
 8005978:	430a      	orrs	r2, r1
 800597a:	621a      	str	r2, [r3, #32]
		// Release the semaphore
		xSemaphoreGiveFromISR(xSem_UART_TC, &xHigherPriorityTaskWoken);
 800597c:	4b09      	ldr	r3, [pc, #36]	@ (80059a4 <USART2_IRQHandler+0x48>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	1d3a      	adds	r2, r7, #4
 8005982:	0011      	movs	r1, r2
 8005984:	0018      	movs	r0, r3
 8005986:	f7fa ffd3 	bl	8000930 <xQueueGiveFromISR>
		// Perform a context switch to the waiting task
		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d003      	beq.n	8005998 <USART2_IRQHandler+0x3c>
 8005990:	4b05      	ldr	r3, [pc, #20]	@ (80059a8 <USART2_IRQHandler+0x4c>)
 8005992:	2280      	movs	r2, #128	@ 0x80
 8005994:	0552      	lsls	r2, r2, #21
 8005996:	601a      	str	r2, [r3, #0]
	}
}
 8005998:	46c0      	nop			@ (mov r8, r8)
 800599a:	46bd      	mov	sp, r7
 800599c:	b002      	add	sp, #8
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	40004400 	.word	0x40004400
 80059a4:	20003018 	.word	0x20003018
 80059a8:	e000ed04 	.word	0xe000ed04

080059ac <writeTaskInit>:
static void vTaskWrite(void *pvParameters);

static xTaskHandle vTaskWrite_handle;
static xQueueHandle xWriteQueue;

void writeTaskInit(void *pvParameters){
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af02      	add	r7, sp, #8
 80059b2:	6078      	str	r0, [r7, #4]
    // Create the subscription queue
    xWriteQueue = xQueueCreate(WRITE_QUEUE_LENGTH, sizeof(command_message_t));
 80059b4:	2200      	movs	r2, #0
 80059b6:	2117      	movs	r1, #23
 80059b8:	2005      	movs	r0, #5
 80059ba:	f7fa fd4f 	bl	800045c <xQueueGenericCreate>
 80059be:	0002      	movs	r2, r0
 80059c0:	4b07      	ldr	r3, [pc, #28]	@ (80059e0 <writeTaskInit+0x34>)
 80059c2:	601a      	str	r2, [r3, #0]

    xTaskCreate(vTaskWrite, "vTask_Write", 128, NULL, 1, &vTaskWrite_handle);
 80059c4:	4907      	ldr	r1, [pc, #28]	@ (80059e4 <writeTaskInit+0x38>)
 80059c6:	4808      	ldr	r0, [pc, #32]	@ (80059e8 <writeTaskInit+0x3c>)
 80059c8:	4b08      	ldr	r3, [pc, #32]	@ (80059ec <writeTaskInit+0x40>)
 80059ca:	9301      	str	r3, [sp, #4]
 80059cc:	2301      	movs	r3, #1
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	2300      	movs	r3, #0
 80059d2:	2280      	movs	r2, #128	@ 0x80
 80059d4:	f7fb fd5f 	bl	8001496 <xTaskCreate>

    // my_printf("WRITE TASK DEFINED\r\n");
}
 80059d8:	46c0      	nop			@ (mov r8, r8)
 80059da:	46bd      	mov	sp, r7
 80059dc:	b002      	add	sp, #8
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	20003020 	.word	0x20003020
 80059e4:	08006294 	.word	0x08006294
 80059e8:	08005a15 	.word	0x08005a15
 80059ec:	2000301c 	.word	0x2000301c

080059f0 <sendMessage>:

BaseType_t sendMessage(command_message_t *message){
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
	return xQueueSendToBack(xWriteQueue, &message, 0);
 80059f8:	4b05      	ldr	r3, [pc, #20]	@ (8005a10 <sendMessage+0x20>)
 80059fa:	6818      	ldr	r0, [r3, #0]
 80059fc:	1d39      	adds	r1, r7, #4
 80059fe:	2300      	movs	r3, #0
 8005a00:	2200      	movs	r2, #0
 8005a02:	f7fa fe0b 	bl	800061c <xQueueGenericSend>
 8005a06:	0003      	movs	r3, r0
}
 8005a08:	0018      	movs	r0, r3
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	b002      	add	sp, #8
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	20003020 	.word	0x20003020

08005a14 <vTaskWrite>:

void vTaskWrite(void *pvParameters){
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
	command_message_t *msgQueue;
	while(1){
		xQueueReceive((xWriteQueue), &msgQueue, portMAX_DELAY);
 8005a1c:	4b08      	ldr	r3, [pc, #32]	@ (8005a40 <vTaskWrite+0x2c>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2201      	movs	r2, #1
 8005a22:	4252      	negs	r2, r2
 8005a24:	210c      	movs	r1, #12
 8005a26:	1879      	adds	r1, r7, r1
 8005a28:	0018      	movs	r0, r3
 8005a2a:	f7fb f863 	bl	8000af4 <xQueueReceive>

		my_printf("%s\r\n", msgQueue);
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	4b04      	ldr	r3, [pc, #16]	@ (8005a44 <vTaskWrite+0x30>)
 8005a32:	0011      	movs	r1, r2
 8005a34:	0018      	movs	r0, r3
 8005a36:	f7ff ff35 	bl	80058a4 <my_printf>
		xQueueReceive((xWriteQueue), &msgQueue, portMAX_DELAY);
 8005a3a:	46c0      	nop			@ (mov r8, r8)
 8005a3c:	e7ee      	b.n	8005a1c <vTaskWrite+0x8>
 8005a3e:	46c0      	nop			@ (mov r8, r8)
 8005a40:	20003020 	.word	0x20003020
 8005a44:	080062a0 	.word	0x080062a0

08005a48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	0002      	movs	r2, r0
 8005a50:	1dfb      	adds	r3, r7, #7
 8005a52:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005a54:	1dfb      	adds	r3, r7, #7
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a5a:	d809      	bhi.n	8005a70 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a5c:	1dfb      	adds	r3, r7, #7
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	001a      	movs	r2, r3
 8005a62:	231f      	movs	r3, #31
 8005a64:	401a      	ands	r2, r3
 8005a66:	4b04      	ldr	r3, [pc, #16]	@ (8005a78 <__NVIC_EnableIRQ+0x30>)
 8005a68:	2101      	movs	r1, #1
 8005a6a:	4091      	lsls	r1, r2
 8005a6c:	000a      	movs	r2, r1
 8005a6e:	601a      	str	r2, [r3, #0]
  }
}
 8005a70:	46c0      	nop			@ (mov r8, r8)
 8005a72:	46bd      	mov	sp, r7
 8005a74:	b002      	add	sp, #8
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	e000e100 	.word	0xe000e100

08005a7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a7c:	b590      	push	{r4, r7, lr}
 8005a7e:	b083      	sub	sp, #12
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	0002      	movs	r2, r0
 8005a84:	6039      	str	r1, [r7, #0]
 8005a86:	1dfb      	adds	r3, r7, #7
 8005a88:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005a8a:	1dfb      	adds	r3, r7, #7
 8005a8c:	781b      	ldrb	r3, [r3, #0]
 8005a8e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a90:	d828      	bhi.n	8005ae4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005a92:	4a2f      	ldr	r2, [pc, #188]	@ (8005b50 <__NVIC_SetPriority+0xd4>)
 8005a94:	1dfb      	adds	r3, r7, #7
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	b25b      	sxtb	r3, r3
 8005a9a:	089b      	lsrs	r3, r3, #2
 8005a9c:	33c0      	adds	r3, #192	@ 0xc0
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	589b      	ldr	r3, [r3, r2]
 8005aa2:	1dfa      	adds	r2, r7, #7
 8005aa4:	7812      	ldrb	r2, [r2, #0]
 8005aa6:	0011      	movs	r1, r2
 8005aa8:	2203      	movs	r2, #3
 8005aaa:	400a      	ands	r2, r1
 8005aac:	00d2      	lsls	r2, r2, #3
 8005aae:	21ff      	movs	r1, #255	@ 0xff
 8005ab0:	4091      	lsls	r1, r2
 8005ab2:	000a      	movs	r2, r1
 8005ab4:	43d2      	mvns	r2, r2
 8005ab6:	401a      	ands	r2, r3
 8005ab8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	019b      	lsls	r3, r3, #6
 8005abe:	22ff      	movs	r2, #255	@ 0xff
 8005ac0:	401a      	ands	r2, r3
 8005ac2:	1dfb      	adds	r3, r7, #7
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	2303      	movs	r3, #3
 8005aca:	4003      	ands	r3, r0
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ad0:	481f      	ldr	r0, [pc, #124]	@ (8005b50 <__NVIC_SetPriority+0xd4>)
 8005ad2:	1dfb      	adds	r3, r7, #7
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	b25b      	sxtb	r3, r3
 8005ad8:	089b      	lsrs	r3, r3, #2
 8005ada:	430a      	orrs	r2, r1
 8005adc:	33c0      	adds	r3, #192	@ 0xc0
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005ae2:	e031      	b.n	8005b48 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b54 <__NVIC_SetPriority+0xd8>)
 8005ae6:	1dfb      	adds	r3, r7, #7
 8005ae8:	781b      	ldrb	r3, [r3, #0]
 8005aea:	0019      	movs	r1, r3
 8005aec:	230f      	movs	r3, #15
 8005aee:	400b      	ands	r3, r1
 8005af0:	3b08      	subs	r3, #8
 8005af2:	089b      	lsrs	r3, r3, #2
 8005af4:	3306      	adds	r3, #6
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	18d3      	adds	r3, r2, r3
 8005afa:	3304      	adds	r3, #4
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	1dfa      	adds	r2, r7, #7
 8005b00:	7812      	ldrb	r2, [r2, #0]
 8005b02:	0011      	movs	r1, r2
 8005b04:	2203      	movs	r2, #3
 8005b06:	400a      	ands	r2, r1
 8005b08:	00d2      	lsls	r2, r2, #3
 8005b0a:	21ff      	movs	r1, #255	@ 0xff
 8005b0c:	4091      	lsls	r1, r2
 8005b0e:	000a      	movs	r2, r1
 8005b10:	43d2      	mvns	r2, r2
 8005b12:	401a      	ands	r2, r3
 8005b14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	019b      	lsls	r3, r3, #6
 8005b1a:	22ff      	movs	r2, #255	@ 0xff
 8005b1c:	401a      	ands	r2, r3
 8005b1e:	1dfb      	adds	r3, r7, #7
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	0018      	movs	r0, r3
 8005b24:	2303      	movs	r3, #3
 8005b26:	4003      	ands	r3, r0
 8005b28:	00db      	lsls	r3, r3, #3
 8005b2a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005b2c:	4809      	ldr	r0, [pc, #36]	@ (8005b54 <__NVIC_SetPriority+0xd8>)
 8005b2e:	1dfb      	adds	r3, r7, #7
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	001c      	movs	r4, r3
 8005b34:	230f      	movs	r3, #15
 8005b36:	4023      	ands	r3, r4
 8005b38:	3b08      	subs	r3, #8
 8005b3a:	089b      	lsrs	r3, r3, #2
 8005b3c:	430a      	orrs	r2, r1
 8005b3e:	3306      	adds	r3, #6
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	18c3      	adds	r3, r0, r3
 8005b44:	3304      	adds	r3, #4
 8005b46:	601a      	str	r2, [r3, #0]
}
 8005b48:	46c0      	nop			@ (mov r8, r8)
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	b003      	add	sp, #12
 8005b4e:	bd90      	pop	{r4, r7, pc}
 8005b50:	e000e100 	.word	0xe000e100
 8005b54:	e000ed00 	.word	0xe000ed00

08005b58 <BSP_LED_Init>:
 * Initialize LED pin (PA5) as a High-Speed Push-Pull output
 * Set LED initial state to OFF
 */

void BSP_LED_Init()
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8005b5c:	4b22      	ldr	r3, [pc, #136]	@ (8005be8 <BSP_LED_Init+0x90>)
 8005b5e:	695a      	ldr	r2, [r3, #20]
 8005b60:	4b21      	ldr	r3, [pc, #132]	@ (8005be8 <BSP_LED_Init+0x90>)
 8005b62:	2180      	movs	r1, #128	@ 0x80
 8005b64:	0289      	lsls	r1, r1, #10
 8005b66:	430a      	orrs	r2, r1
 8005b68:	615a      	str	r2, [r3, #20]

	// Configure PA5 as output
	GPIOA->MODER &= ~GPIO_MODER_MODER5_Msk;
 8005b6a:	2390      	movs	r3, #144	@ 0x90
 8005b6c:	05db      	lsls	r3, r3, #23
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	2390      	movs	r3, #144	@ 0x90
 8005b72:	05db      	lsls	r3, r3, #23
 8005b74:	491d      	ldr	r1, [pc, #116]	@ (8005bec <BSP_LED_Init+0x94>)
 8005b76:	400a      	ands	r2, r1
 8005b78:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x01 <<GPIO_MODER_MODER5_Pos);
 8005b7a:	2390      	movs	r3, #144	@ 0x90
 8005b7c:	05db      	lsls	r3, r3, #23
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	2390      	movs	r3, #144	@ 0x90
 8005b82:	05db      	lsls	r3, r3, #23
 8005b84:	2180      	movs	r1, #128	@ 0x80
 8005b86:	00c9      	lsls	r1, r1, #3
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	601a      	str	r2, [r3, #0]

	// Configure PA5 as Push-Pull output
	GPIOA->OTYPER &= ~GPIO_OTYPER_OT_5;
 8005b8c:	2390      	movs	r3, #144	@ 0x90
 8005b8e:	05db      	lsls	r3, r3, #23
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	2390      	movs	r3, #144	@ 0x90
 8005b94:	05db      	lsls	r3, r3, #23
 8005b96:	2120      	movs	r1, #32
 8005b98:	438a      	bics	r2, r1
 8005b9a:	605a      	str	r2, [r3, #4]

	// Configure PA5 as High-Speed Output
	GPIOA->OSPEEDR &= ~GPIO_OSPEEDR_OSPEEDR5_Msk;
 8005b9c:	2390      	movs	r3, #144	@ 0x90
 8005b9e:	05db      	lsls	r3, r3, #23
 8005ba0:	689a      	ldr	r2, [r3, #8]
 8005ba2:	2390      	movs	r3, #144	@ 0x90
 8005ba4:	05db      	lsls	r3, r3, #23
 8005ba6:	4911      	ldr	r1, [pc, #68]	@ (8005bec <BSP_LED_Init+0x94>)
 8005ba8:	400a      	ands	r2, r1
 8005baa:	609a      	str	r2, [r3, #8]
	GPIOA->OSPEEDR |= (0x03 <<GPIO_OSPEEDR_OSPEEDR5_Pos);
 8005bac:	2390      	movs	r3, #144	@ 0x90
 8005bae:	05db      	lsls	r3, r3, #23
 8005bb0:	689a      	ldr	r2, [r3, #8]
 8005bb2:	2390      	movs	r3, #144	@ 0x90
 8005bb4:	05db      	lsls	r3, r3, #23
 8005bb6:	21c0      	movs	r1, #192	@ 0xc0
 8005bb8:	0109      	lsls	r1, r1, #4
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	609a      	str	r2, [r3, #8]

	// Disable PA5 Pull-up/Pull-down
	GPIOA->PUPDR &= ~GPIO_PUPDR_PUPDR5_Msk;
 8005bbe:	2390      	movs	r3, #144	@ 0x90
 8005bc0:	05db      	lsls	r3, r3, #23
 8005bc2:	68da      	ldr	r2, [r3, #12]
 8005bc4:	2390      	movs	r3, #144	@ 0x90
 8005bc6:	05db      	lsls	r3, r3, #23
 8005bc8:	4908      	ldr	r1, [pc, #32]	@ (8005bec <BSP_LED_Init+0x94>)
 8005bca:	400a      	ands	r2, r1
 8005bcc:	60da      	str	r2, [r3, #12]

	// Set Initial State OFF
	GPIOA->BSRR |= GPIO_BSRR_BR_5;
 8005bce:	2390      	movs	r3, #144	@ 0x90
 8005bd0:	05db      	lsls	r3, r3, #23
 8005bd2:	699a      	ldr	r2, [r3, #24]
 8005bd4:	2390      	movs	r3, #144	@ 0x90
 8005bd6:	05db      	lsls	r3, r3, #23
 8005bd8:	2180      	movs	r1, #128	@ 0x80
 8005bda:	0389      	lsls	r1, r1, #14
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	619a      	str	r2, [r3, #24]
}
 8005be0:	46c0      	nop			@ (mov r8, r8)
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	46c0      	nop			@ (mov r8, r8)
 8005be8:	40021000 	.word	0x40021000
 8005bec:	fffff3ff 	.word	0xfffff3ff

08005bf0 <BSP_PB_Init>:
 * BSP_PB_Init()
 * - Initialize Push-Button pin (PC13) as input without Pull-up/Pull-down
 * - Enable EXTI13 interrupt on PC13 falling edge
 */
void BSP_PB_Init()
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	af00      	add	r7, sp, #0
	// Enable GPIOC clock
	RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8005bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8005c74 <BSP_PB_Init+0x84>)
 8005bf6:	695a      	ldr	r2, [r3, #20]
 8005bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8005c74 <BSP_PB_Init+0x84>)
 8005bfa:	2180      	movs	r1, #128	@ 0x80
 8005bfc:	0309      	lsls	r1, r1, #12
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	615a      	str	r2, [r3, #20]

	// Configure PC13 as input
	GPIOC->MODER &= ~GPIO_MODER_MODER13_Msk;
 8005c02:	4b1d      	ldr	r3, [pc, #116]	@ (8005c78 <BSP_PB_Init+0x88>)
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4b1c      	ldr	r3, [pc, #112]	@ (8005c78 <BSP_PB_Init+0x88>)
 8005c08:	491c      	ldr	r1, [pc, #112]	@ (8005c7c <BSP_PB_Init+0x8c>)
 8005c0a:	400a      	ands	r2, r1
 8005c0c:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= (0x00 <<GPIO_MODER_MODER13_Pos);
 8005c0e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c78 <BSP_PB_Init+0x88>)
 8005c10:	4b19      	ldr	r3, [pc, #100]	@ (8005c78 <BSP_PB_Init+0x88>)
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	601a      	str	r2, [r3, #0]

	// Disable PC13 Pull-up/Pull-down
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPDR13_Msk;
 8005c16:	4b18      	ldr	r3, [pc, #96]	@ (8005c78 <BSP_PB_Init+0x88>)
 8005c18:	68da      	ldr	r2, [r3, #12]
 8005c1a:	4b17      	ldr	r3, [pc, #92]	@ (8005c78 <BSP_PB_Init+0x88>)
 8005c1c:	4917      	ldr	r1, [pc, #92]	@ (8005c7c <BSP_PB_Init+0x8c>)
 8005c1e:	400a      	ands	r2, r1
 8005c20:	60da      	str	r2, [r3, #12]

	// Enable SYSCFG clock
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005c22:	4b14      	ldr	r3, [pc, #80]	@ (8005c74 <BSP_PB_Init+0x84>)
 8005c24:	699a      	ldr	r2, [r3, #24]
 8005c26:	4b13      	ldr	r3, [pc, #76]	@ (8005c74 <BSP_PB_Init+0x84>)
 8005c28:	2101      	movs	r1, #1
 8005c2a:	430a      	orrs	r2, r1
 8005c2c:	619a      	str	r2, [r3, #24]

	// Select Port C as interrupt source for EXTI line 13
	SYSCFG->EXTICR[3] &= ~ SYSCFG_EXTICR4_EXTI13_Msk;
 8005c2e:	4b14      	ldr	r3, [pc, #80]	@ (8005c80 <BSP_PB_Init+0x90>)
 8005c30:	695a      	ldr	r2, [r3, #20]
 8005c32:	4b13      	ldr	r3, [pc, #76]	@ (8005c80 <BSP_PB_Init+0x90>)
 8005c34:	21f0      	movs	r1, #240	@ 0xf0
 8005c36:	438a      	bics	r2, r1
 8005c38:	615a      	str	r2, [r3, #20]
	SYSCFG->EXTICR[3] |=   SYSCFG_EXTICR4_EXTI13_PC;
 8005c3a:	4b11      	ldr	r3, [pc, #68]	@ (8005c80 <BSP_PB_Init+0x90>)
 8005c3c:	695a      	ldr	r2, [r3, #20]
 8005c3e:	4b10      	ldr	r3, [pc, #64]	@ (8005c80 <BSP_PB_Init+0x90>)
 8005c40:	2120      	movs	r1, #32
 8005c42:	430a      	orrs	r2, r1
 8005c44:	615a      	str	r2, [r3, #20]

	// Enable EXTI line 13
	EXTI->IMR |= EXTI_IMR_IM13;
 8005c46:	4b0f      	ldr	r3, [pc, #60]	@ (8005c84 <BSP_PB_Init+0x94>)
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8005c84 <BSP_PB_Init+0x94>)
 8005c4c:	2180      	movs	r1, #128	@ 0x80
 8005c4e:	0189      	lsls	r1, r1, #6
 8005c50:	430a      	orrs	r2, r1
 8005c52:	601a      	str	r2, [r3, #0]

	// Disable Rising / Enable Falling trigger
	EXTI->RTSR &= ~EXTI_RTSR_RT13;
 8005c54:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <BSP_PB_Init+0x94>)
 8005c56:	689a      	ldr	r2, [r3, #8]
 8005c58:	4b0a      	ldr	r3, [pc, #40]	@ (8005c84 <BSP_PB_Init+0x94>)
 8005c5a:	490b      	ldr	r1, [pc, #44]	@ (8005c88 <BSP_PB_Init+0x98>)
 8005c5c:	400a      	ands	r2, r1
 8005c5e:	609a      	str	r2, [r3, #8]
	EXTI->FTSR |=  EXTI_FTSR_FT13;
 8005c60:	4b08      	ldr	r3, [pc, #32]	@ (8005c84 <BSP_PB_Init+0x94>)
 8005c62:	68da      	ldr	r2, [r3, #12]
 8005c64:	4b07      	ldr	r3, [pc, #28]	@ (8005c84 <BSP_PB_Init+0x94>)
 8005c66:	2180      	movs	r1, #128	@ 0x80
 8005c68:	0189      	lsls	r1, r1, #6
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	60da      	str	r2, [r3, #12]
}
 8005c6e:	46c0      	nop			@ (mov r8, r8)
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	40021000 	.word	0x40021000
 8005c78:	48000800 	.word	0x48000800
 8005c7c:	f3ffffff 	.word	0xf3ffffff
 8005c80:	40010000 	.word	0x40010000
 8005c84:	40010400 	.word	0x40010400
 8005c88:	ffffdfff 	.word	0xffffdfff

08005c8c <BSP_Console_Init>:
 * TX -> PA2 (AF1)
 * RX -> PA3 (AF1)
 */

void BSP_Console_Init()
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8005c90:	4b2d      	ldr	r3, [pc, #180]	@ (8005d48 <BSP_Console_Init+0xbc>)
 8005c92:	695a      	ldr	r2, [r3, #20]
 8005c94:	4b2c      	ldr	r3, [pc, #176]	@ (8005d48 <BSP_Console_Init+0xbc>)
 8005c96:	2180      	movs	r1, #128	@ 0x80
 8005c98:	0289      	lsls	r1, r1, #10
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	615a      	str	r2, [r3, #20]

	// Configure PA2 and PA3 as Alternate function
	GPIOA->MODER &= ~(GPIO_MODER_MODER2_Msk | GPIO_MODER_MODER3_Msk);
 8005c9e:	2390      	movs	r3, #144	@ 0x90
 8005ca0:	05db      	lsls	r3, r3, #23
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	2390      	movs	r3, #144	@ 0x90
 8005ca6:	05db      	lsls	r3, r3, #23
 8005ca8:	21f0      	movs	r1, #240	@ 0xf0
 8005caa:	438a      	bics	r2, r1
 8005cac:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0x02 <<GPIO_MODER_MODER2_Pos) | (0x02 <<GPIO_MODER_MODER3_Pos);
 8005cae:	2390      	movs	r3, #144	@ 0x90
 8005cb0:	05db      	lsls	r3, r3, #23
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	2390      	movs	r3, #144	@ 0x90
 8005cb6:	05db      	lsls	r3, r3, #23
 8005cb8:	21a0      	movs	r1, #160	@ 0xa0
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	601a      	str	r2, [r3, #0]

	// Set PA2 and PA3 to AF1 (USART2)
	GPIOA->AFR[0] &= ~(0x0000FF00);
 8005cbe:	2390      	movs	r3, #144	@ 0x90
 8005cc0:	05db      	lsls	r3, r3, #23
 8005cc2:	6a1a      	ldr	r2, [r3, #32]
 8005cc4:	2390      	movs	r3, #144	@ 0x90
 8005cc6:	05db      	lsls	r3, r3, #23
 8005cc8:	4920      	ldr	r1, [pc, #128]	@ (8005d4c <BSP_Console_Init+0xc0>)
 8005cca:	400a      	ands	r2, r1
 8005ccc:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0] |=  (0x00001100);
 8005cce:	2390      	movs	r3, #144	@ 0x90
 8005cd0:	05db      	lsls	r3, r3, #23
 8005cd2:	6a1a      	ldr	r2, [r3, #32]
 8005cd4:	2390      	movs	r3, #144	@ 0x90
 8005cd6:	05db      	lsls	r3, r3, #23
 8005cd8:	2188      	movs	r1, #136	@ 0x88
 8005cda:	0149      	lsls	r1, r1, #5
 8005cdc:	430a      	orrs	r2, r1
 8005cde:	621a      	str	r2, [r3, #32]

	// Enable USART2 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 8005ce0:	4b19      	ldr	r3, [pc, #100]	@ (8005d48 <BSP_Console_Init+0xbc>)
 8005ce2:	69da      	ldr	r2, [r3, #28]
 8005ce4:	4b18      	ldr	r3, [pc, #96]	@ (8005d48 <BSP_Console_Init+0xbc>)
 8005ce6:	2180      	movs	r1, #128	@ 0x80
 8005ce8:	0289      	lsls	r1, r1, #10
 8005cea:	430a      	orrs	r2, r1
 8005cec:	61da      	str	r2, [r3, #28]

	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART2->CR1 = 0x00000000;
 8005cee:	4b18      	ldr	r3, [pc, #96]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	601a      	str	r2, [r3, #0]
	USART2->CR2 = 0x00000000;
 8005cf4:	4b16      	ldr	r3, [pc, #88]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	605a      	str	r2, [r3, #4]
	USART2->CR3 = 0x00000000;
 8005cfa:	4b15      	ldr	r3, [pc, #84]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	609a      	str	r2, [r3, #8]

	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->CFGR3 &= ~RCC_CFGR3_USART2SW_Msk;
 8005d00:	4b11      	ldr	r3, [pc, #68]	@ (8005d48 <BSP_Console_Init+0xbc>)
 8005d02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d04:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <BSP_Console_Init+0xbc>)
 8005d06:	4913      	ldr	r1, [pc, #76]	@ (8005d54 <BSP_Console_Init+0xc8>)
 8005d08:	400a      	ands	r2, r1
 8005d0a:	631a      	str	r2, [r3, #48]	@ 0x30
	// USART2->BRR = 833;

	// Baud Rate = 9600
	// With OVER8=0 and Fck=48MHz, USARTDIV = 48E6/9600 = 5000
	// BRR = 5000
	USART2->CR1 &= ~USART_CR1_OVER8;
 8005d0c:	4b10      	ldr	r3, [pc, #64]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	4b0f      	ldr	r3, [pc, #60]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d12:	4911      	ldr	r1, [pc, #68]	@ (8005d58 <BSP_Console_Init+0xcc>)
 8005d14:	400a      	ands	r2, r1
 8005d16:	601a      	str	r2, [r3, #0]
	USART2->BRR = 5000;
 8005d18:	4b0d      	ldr	r3, [pc, #52]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d1a:	4a10      	ldr	r2, [pc, #64]	@ (8005d5c <BSP_Console_Init+0xd0>)
 8005d1c:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8005d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	4b0b      	ldr	r3, [pc, #44]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d24:	210c      	movs	r1, #12
 8005d26:	430a      	orrs	r2, r1
 8005d28:	601a      	str	r2, [r3, #0]

	// Enable TX (TC) interrupt
	USART2->CR1 |= USART_CR1_TCIE;
 8005d2a:	4b09      	ldr	r3, [pc, #36]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	4b08      	ldr	r3, [pc, #32]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d30:	2140      	movs	r1, #64	@ 0x40
 8005d32:	430a      	orrs	r2, r1
 8005d34:	601a      	str	r2, [r3, #0]

	// Enable USART2
	USART2->CR1 |= USART_CR1_UE;
 8005d36:	4b06      	ldr	r3, [pc, #24]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d38:	681a      	ldr	r2, [r3, #0]
 8005d3a:	4b05      	ldr	r3, [pc, #20]	@ (8005d50 <BSP_Console_Init+0xc4>)
 8005d3c:	2101      	movs	r1, #1
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	601a      	str	r2, [r3, #0]
}
 8005d42:	46c0      	nop			@ (mov r8, r8)
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	40021000 	.word	0x40021000
 8005d4c:	ffff00ff 	.word	0xffff00ff
 8005d50:	40004400 	.word	0x40004400
 8005d54:	fffcffff 	.word	0xfffcffff
 8005d58:	ffff7fff 	.word	0xffff7fff
 8005d5c:	00001388 	.word	0x00001388

08005d60 <BSP_NVIC_Init>:
/*
 * BSP_NVIC_Init()
 * Setup NVIC controller for desired interrupts
 */
void BSP_NVIC_Init()
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	af00      	add	r7, sp, #0
    EXTI->IMR |= EXTI_IMR_MR14;                     // Habilita a interrupcao para a linha 14
    EXTI->RTSR |= EXTI_RTSR_TR14;                   // Habilita trigger na borda de subida

	*/
	// Set maximum priority for EXTI line 4 to 15 interrupts
	NVIC_SetPriority(EXTI4_15_IRQn,configMAX_API_CALL_INTERRUPT_PRIORITY + 1);
 8005d64:	2106      	movs	r1, #6
 8005d66:	2007      	movs	r0, #7
 8005d68:	f7ff fe88 	bl	8005a7c <__NVIC_SetPriority>

	// Enable EXTI line 4 to 15 (user button on line 13) interrupts
	NVIC_EnableIRQ(EXTI4_15_IRQn);
 8005d6c:	2007      	movs	r0, #7
 8005d6e:	f7ff fe6b 	bl	8005a48 <__NVIC_EnableIRQ>

	NVIC_SetPriority(USART2_IRQn, configMAX_API_CALL_INTERRUPT_PRIORITY + 1);
 8005d72:	2106      	movs	r1, #6
 8005d74:	201c      	movs	r0, #28
 8005d76:	f7ff fe81 	bl	8005a7c <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8005d7a:	201c      	movs	r0, #28
 8005d7c:	f7ff fe64 	bl	8005a48 <__NVIC_EnableIRQ>
}
 8005d80:	46c0      	nop			@ (mov r8, r8)
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005d88:	480d      	ldr	r0, [pc, #52]	@ (8005dc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005d8a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005d8c:	f000 f825 	bl	8005dda <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d90:	480c      	ldr	r0, [pc, #48]	@ (8005dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8005d92:	490d      	ldr	r1, [pc, #52]	@ (8005dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005d94:	4a0d      	ldr	r2, [pc, #52]	@ (8005dcc <LoopForever+0xe>)
  movs r3, #0
 8005d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d98:	e002      	b.n	8005da0 <LoopCopyDataInit>

08005d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d9e:	3304      	adds	r3, #4

08005da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005da4:	d3f9      	bcc.n	8005d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005da6:	4a0a      	ldr	r2, [pc, #40]	@ (8005dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005da8:	4c0a      	ldr	r4, [pc, #40]	@ (8005dd4 <LoopForever+0x16>)
  movs r3, #0
 8005daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005dac:	e001      	b.n	8005db2 <LoopFillZerobss>

08005dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005db0:	3204      	adds	r2, #4

08005db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005db4:	d3fb      	bcc.n	8005dae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005db6:	f000 f8a3 	bl	8005f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005dba:	f7ff fa39 	bl	8005230 <main>

08005dbe <LoopForever>:

LoopForever:
    b LoopForever
 8005dbe:	e7fe      	b.n	8005dbe <LoopForever>
  ldr   r0, =_estack
 8005dc0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8005dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005dc8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8005dcc:	08006338 	.word	0x08006338
  ldr r2, =_sbss
 8005dd0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8005dd4:	20003024 	.word	0x20003024

08005dd8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005dd8:	e7fe      	b.n	8005dd8 <ADC1_COMP_IRQHandler>

08005dda <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8005dde:	46c0      	nop			@ (mov r8, r8)
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b084      	sub	sp, #16
 8005de8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 8005dea:	2300      	movs	r3, #0
 8005dec:	60fb      	str	r3, [r7, #12]
 8005dee:	2300      	movs	r3, #0
 8005df0:	60bb      	str	r3, [r7, #8]
 8005df2:	2300      	movs	r3, #0
 8005df4:	607b      	str	r3, [r7, #4]
 8005df6:	2300      	movs	r3, #0
 8005df8:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005dfa:	4b38      	ldr	r3, [pc, #224]	@ (8005edc <SystemCoreClockUpdate+0xf8>)
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	220c      	movs	r2, #12
 8005e00:	4013      	ands	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b08      	cmp	r3, #8
 8005e08:	d011      	beq.n	8005e2e <SystemCoreClockUpdate+0x4a>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d84f      	bhi.n	8005eb0 <SystemCoreClockUpdate+0xcc>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d003      	beq.n	8005e1e <SystemCoreClockUpdate+0x3a>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2b04      	cmp	r3, #4
 8005e1a:	d004      	beq.n	8005e26 <SystemCoreClockUpdate+0x42>
 8005e1c:	e048      	b.n	8005eb0 <SystemCoreClockUpdate+0xcc>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8005e1e:	4b30      	ldr	r3, [pc, #192]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005e20:	4a30      	ldr	r2, [pc, #192]	@ (8005ee4 <SystemCoreClockUpdate+0x100>)
 8005e22:	601a      	str	r2, [r3, #0]
      break;
 8005e24:	e048      	b.n	8005eb8 <SystemCoreClockUpdate+0xd4>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8005e26:	4b2e      	ldr	r3, [pc, #184]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005e28:	4a2e      	ldr	r2, [pc, #184]	@ (8005ee4 <SystemCoreClockUpdate+0x100>)
 8005e2a:	601a      	str	r2, [r3, #0]
      break;
 8005e2c:	e044      	b.n	8005eb8 <SystemCoreClockUpdate+0xd4>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 8005e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8005edc <SystemCoreClockUpdate+0xf8>)
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	23f0      	movs	r3, #240	@ 0xf0
 8005e34:	039b      	lsls	r3, r3, #14
 8005e36:	4013      	ands	r3, r2
 8005e38:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8005e3a:	4b28      	ldr	r3, [pc, #160]	@ (8005edc <SystemCoreClockUpdate+0xf8>)
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	23c0      	movs	r3, #192	@ 0xc0
 8005e40:	025b      	lsls	r3, r3, #9
 8005e42:	4013      	ands	r3, r2
 8005e44:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	0c9b      	lsrs	r3, r3, #18
 8005e4a:	3302      	adds	r3, #2
 8005e4c:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8005e4e:	4b23      	ldr	r3, [pc, #140]	@ (8005edc <SystemCoreClockUpdate+0xf8>)
 8005e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e52:	220f      	movs	r2, #15
 8005e54:	4013      	ands	r3, r2
 8005e56:	3301      	adds	r3, #1
 8005e58:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	025b      	lsls	r3, r3, #9
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d10a      	bne.n	8005e7a <SystemCoreClockUpdate+0x96>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8005e64:	6839      	ldr	r1, [r7, #0]
 8005e66:	481f      	ldr	r0, [pc, #124]	@ (8005ee4 <SystemCoreClockUpdate+0x100>)
 8005e68:	f7fa f94e 	bl	8000108 <__udivsi3>
 8005e6c:	0003      	movs	r3, r0
 8005e6e:	001a      	movs	r2, r3
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	435a      	muls	r2, r3
 8005e74:	4b1a      	ldr	r3, [pc, #104]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005e76:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
	  }
      break;
 8005e78:	e01e      	b.n	8005eb8 <SystemCoreClockUpdate+0xd4>
      else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	23c0      	movs	r3, #192	@ 0xc0
 8005e7e:	025b      	lsls	r3, r3, #9
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d10a      	bne.n	8005e9a <SystemCoreClockUpdate+0xb6>
        SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 8005e84:	6839      	ldr	r1, [r7, #0]
 8005e86:	4818      	ldr	r0, [pc, #96]	@ (8005ee8 <SystemCoreClockUpdate+0x104>)
 8005e88:	f7fa f93e 	bl	8000108 <__udivsi3>
 8005e8c:	0003      	movs	r3, r0
 8005e8e:	001a      	movs	r2, r3
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	435a      	muls	r2, r3
 8005e94:	4b12      	ldr	r3, [pc, #72]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005e96:	601a      	str	r2, [r3, #0]
      break;
 8005e98:	e00e      	b.n	8005eb8 <SystemCoreClockUpdate+0xd4>
        SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 8005e9a:	6839      	ldr	r1, [r7, #0]
 8005e9c:	4811      	ldr	r0, [pc, #68]	@ (8005ee4 <SystemCoreClockUpdate+0x100>)
 8005e9e:	f7fa f933 	bl	8000108 <__udivsi3>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	001a      	movs	r2, r3
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	435a      	muls	r2, r3
 8005eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005eac:	601a      	str	r2, [r3, #0]
      break;
 8005eae:	e003      	b.n	8005eb8 <SystemCoreClockUpdate+0xd4>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8005eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005eb2:	4a0c      	ldr	r2, [pc, #48]	@ (8005ee4 <SystemCoreClockUpdate+0x100>)
 8005eb4:	601a      	str	r2, [r3, #0]
      break;
 8005eb6:	46c0      	nop			@ (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005eb8:	4b08      	ldr	r3, [pc, #32]	@ (8005edc <SystemCoreClockUpdate+0xf8>)
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	091b      	lsrs	r3, r3, #4
 8005ebe:	220f      	movs	r2, #15
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8005eec <SystemCoreClockUpdate+0x108>)
 8005ec4:	5cd3      	ldrb	r3, [r2, r3]
 8005ec6:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8005ec8:	4b05      	ldr	r3, [pc, #20]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	40da      	lsrs	r2, r3
 8005ed0:	4b03      	ldr	r3, [pc, #12]	@ (8005ee0 <SystemCoreClockUpdate+0xfc>)
 8005ed2:	601a      	str	r2, [r3, #0]
}
 8005ed4:	46c0      	nop			@ (mov r8, r8)
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	b004      	add	sp, #16
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	40021000 	.word	0x40021000
 8005ee0:	20000008 	.word	0x20000008
 8005ee4:	007a1200 	.word	0x007a1200
 8005ee8:	02dc6c00 	.word	0x02dc6c00
 8005eec:	08006320 	.word	0x08006320

08005ef0 <memset>:
 8005ef0:	0003      	movs	r3, r0
 8005ef2:	1882      	adds	r2, r0, r2
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d100      	bne.n	8005efa <memset+0xa>
 8005ef8:	4770      	bx	lr
 8005efa:	7019      	strb	r1, [r3, #0]
 8005efc:	3301      	adds	r3, #1
 8005efe:	e7f9      	b.n	8005ef4 <memset+0x4>

08005f00 <__libc_init_array>:
 8005f00:	b570      	push	{r4, r5, r6, lr}
 8005f02:	2600      	movs	r6, #0
 8005f04:	4c0c      	ldr	r4, [pc, #48]	@ (8005f38 <__libc_init_array+0x38>)
 8005f06:	4d0d      	ldr	r5, [pc, #52]	@ (8005f3c <__libc_init_array+0x3c>)
 8005f08:	1b64      	subs	r4, r4, r5
 8005f0a:	10a4      	asrs	r4, r4, #2
 8005f0c:	42a6      	cmp	r6, r4
 8005f0e:	d109      	bne.n	8005f24 <__libc_init_array+0x24>
 8005f10:	2600      	movs	r6, #0
 8005f12:	f000 f823 	bl	8005f5c <_init>
 8005f16:	4c0a      	ldr	r4, [pc, #40]	@ (8005f40 <__libc_init_array+0x40>)
 8005f18:	4d0a      	ldr	r5, [pc, #40]	@ (8005f44 <__libc_init_array+0x44>)
 8005f1a:	1b64      	subs	r4, r4, r5
 8005f1c:	10a4      	asrs	r4, r4, #2
 8005f1e:	42a6      	cmp	r6, r4
 8005f20:	d105      	bne.n	8005f2e <__libc_init_array+0x2e>
 8005f22:	bd70      	pop	{r4, r5, r6, pc}
 8005f24:	00b3      	lsls	r3, r6, #2
 8005f26:	58eb      	ldr	r3, [r5, r3]
 8005f28:	4798      	blx	r3
 8005f2a:	3601      	adds	r6, #1
 8005f2c:	e7ee      	b.n	8005f0c <__libc_init_array+0xc>
 8005f2e:	00b3      	lsls	r3, r6, #2
 8005f30:	58eb      	ldr	r3, [r5, r3]
 8005f32:	4798      	blx	r3
 8005f34:	3601      	adds	r6, #1
 8005f36:	e7f2      	b.n	8005f1e <__libc_init_array+0x1e>
 8005f38:	08006330 	.word	0x08006330
 8005f3c:	08006330 	.word	0x08006330
 8005f40:	08006334 	.word	0x08006334
 8005f44:	08006330 	.word	0x08006330

08005f48 <memcpy>:
 8005f48:	2300      	movs	r3, #0
 8005f4a:	b510      	push	{r4, lr}
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d100      	bne.n	8005f52 <memcpy+0xa>
 8005f50:	bd10      	pop	{r4, pc}
 8005f52:	5ccc      	ldrb	r4, [r1, r3]
 8005f54:	54c4      	strb	r4, [r0, r3]
 8005f56:	3301      	adds	r3, #1
 8005f58:	e7f8      	b.n	8005f4c <memcpy+0x4>
	...

08005f5c <_init>:
 8005f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5e:	46c0      	nop			@ (mov r8, r8)
 8005f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f62:	bc08      	pop	{r3}
 8005f64:	469e      	mov	lr, r3
 8005f66:	4770      	bx	lr

08005f68 <_fini>:
 8005f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f6a:	46c0      	nop			@ (mov r8, r8)
 8005f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6e:	bc08      	pop	{r3}
 8005f70:	469e      	mov	lr, r3
 8005f72:	4770      	bx	lr
