# Advanced-Digital-VHDL
 
This project's objective is to create an 8-bit comparator for signed 2's complement representation numbers, develop a complete code for functional verification, and deal with glitches and wrong outputs.
