INFO-FLOW: Workspace /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1 opened at Sat Nov 18 15:58:42 EST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
Execute       create_platform xcvu9p-flga2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
Command       create_platform done; 2.52 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 2.66 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 2.8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 2.8 -name default 
Execute       ap_set_clock -name default -period 2.8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.8ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 0.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/tau_nn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling firmware/tau_nn.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/tau_nn.cpp -foptimization-record-file=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.cpp.clang.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top tau_nn -name=tau_nn 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/clang.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.19 sec.
WARNING: [HLS 207-5555] Unsupported interface port data type in '#pragma HLS interface ap_vld' (firmware/tau_nn.cpp:15:59)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp std=c++0x -target fpga  -directive=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.18 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp std=c++0x -target fpga  -directive=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.55 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 2.41 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.65 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 1.08 sec.
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.clang.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.27 sec.
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.39 seconds. CPU system time: 1.22 seconds. Elapsed time: 11 seconds; current allocated memory: 459.141 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.g.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.45 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.45 sec.
Execute         run_link_or_opt -opt -out /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tau_nn -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tau_nn -reflow-float-conversion -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.9 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.9 sec.
Execute         run_link_or_opt -out /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tau_nn 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tau_nn -mllvm -hls-db-dir -mllvm /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 > /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 94.47 sec.
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:72:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17::weight_t*, config17::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:88:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' into 'tau_nn(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/tau_nn.cpp:92:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:86:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:82:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:78:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:74:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:70:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:66:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:62:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:58:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:54:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:50:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/tau_nn.cpp:46:11)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:18:32)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:114:23)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:99:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:86:15) in function 'tau_nn' completely with a factor of 1 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:82:15) in function 'tau_nn' completely with a factor of 10 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:78:15) in function 'tau_nn' completely with a factor of 10 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:74:15) in function 'tau_nn' completely with a factor of 15 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:70:15) in function 'tau_nn' completely with a factor of 15 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:66:15) in function 'tau_nn' completely with a factor of 15 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:62:14) in function 'tau_nn' completely with a factor of 15 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:58:14) in function 'tau_nn' completely with a factor of 25 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:54:14) in function 'tau_nn' completely with a factor of 25 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:50:14) in function 'tau_nn' completely with a factor of 25 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/tau_nn.cpp:46:11) in function 'tau_nn' completely with a factor of 25 (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (firmware/nnet_utils/nnet_activation.h:114:23) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config19>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_activation.h:99:32) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config19>' completely with a factor of 1024 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 150 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 15 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 225 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config10>' completely with a factor of 15 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 15 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 375 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 25 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 625 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 25 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 80 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 80 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:18:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_dense_latency.h:17:32) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2000 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(config2::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(config5::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(config14::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(config17::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(config20::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'layer20_out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/tau_nn.cpp:14:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'layer19_out'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/tau_nn.cpp:13:9)
INFO: [HLS 214-248] Applying array_partition to 'b20': Complete partitioning on dimension 1. (firmware/weights/b20.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b17': Complete partitioning on dimension 1. (firmware/weights/b17.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:46:11)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:50:14)
INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:54:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:58:14)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:62:14)
INFO: [HLS 214-248] Applying array_partition to 'layer10_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:66:15)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:74:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:78:15)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:82:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/tau_nn.cpp:86:15)
INFO: [HLS 214-241] Aggregating scalar variable 'layer20_out' with compact=bit mode in 16-bits (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-241] Aggregating scalar variable 'layer19_out' with compact=bit mode in 16-bits (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-241] Aggregating bram variable 'model_input' with compact=bit mode in 16-bits (firmware/tau_nn.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'model_input': Complete reshaping on dimension 1. (firmware/tau_nn.cpp:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 101.04 seconds. CPU system time: 1.32 seconds. Elapsed time: 102.59 seconds; current allocated memory: 459.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 459.141 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tau_nn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.0.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 1.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.2 seconds; current allocated memory: 587.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.1.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.03 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.73 seconds; current allocated memory: 795.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.g.1.bc to /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.1.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 1.74 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:109:9) to (firmware/nnet_utils/nnet_activation.h:123:1) in function 'nnet::sigmoid<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, sigmoid_config19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config7>'... converting 101 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config4>'... converting 101 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config16>'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 57 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config10>'... converting 61 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...150 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...249 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:33:9)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:33:9)...78 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...795 expression(s) balanced.
Command           transform done; 1.2 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.81 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.95 seconds; current allocated memory: 1019.496 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.2.bc -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 2.47 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.246 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.37 sec.
Command       elaborate done; 121.97 sec.
Execute       ap_eval exec zip -j /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.28 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tau_nn' ...
Execute         ap_set_top_model tau_nn 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>' to 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>' to 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' to 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>' to 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>' to 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>' to 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s'.
Execute         get_model_list tau_nn -filter all-wo-channel -topdown 
Execute         preproc_iomode -model tau_nn 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         preproc_iomode -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         get_model_list tau_nn -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>} tau_nn
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> ...
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
INFO-FLOW: Configuring Module : tau_nn ...
Execute         set_default_model tau_nn 
Execute         apply_spec_resource_limit tau_nn 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>} tau_nn
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> ...
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
INFO-FLOW: Preprocessing Module: tau_nn ...
Execute         set_default_model tau_nn 
Execute         cdfg_preprocess -model tau_nn 
Execute         rtl_gen_preprocess tau_nn 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>} tau_nn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.69 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.01 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.94 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.11 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.93 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.43 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.41 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.83 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.74 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.06 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         schedule -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>.
Execute         set_default_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         bind -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         schedule -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>.
Execute         set_default_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         bind -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tau_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tau_nn 
Execute         schedule -model tau_nn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'tau_nn'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, function 'tau_nn'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.sched.adb -f 
INFO-FLOW: Finish scheduling tau_nn.
Execute         set_default_model tau_nn 
Execute         bind -model tau_nn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.08 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.308 GB.
Execute         syn_report -verbosereport -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.05 sec.
Execute         db_write -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.bind.adb -f 
INFO-FLOW: Finish binding tau_nn.
Execute         get_model_list tau_nn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> 
Execute         rtl_gen_preprocess tau_nn 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>} tau_nn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s' is 9010 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_0': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_0': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_22_1_0': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_0': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7ns_22_1_0': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_7s_22_1_0': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_22_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8s_22_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 1.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.29 seconds; current allocated memory: 1.371 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.68 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 1.32 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.38 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Command         db_write done; 1.56 sec.
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.76 sec.
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.38 seconds. CPU system time: 0.14 seconds. Elapsed time: 13.57 seconds; current allocated memory: 1.433 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.98 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5ns_13_1_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5s_14_1_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_0': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_0': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_0': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8ns_16_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8s_17_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.433 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.93 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.46 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.2 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.adb 
Command         db_write done; 0.55 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.8 seconds; current allocated memory: 1.433 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.97 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5ns_13_1_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5s_14_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_0': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_0': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_0': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.433 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.56 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.35 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.adb 
Command         db_write done; 0.33 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.98 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.59 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5ns_13_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_0': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_0': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8ns_16_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.74 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.54 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_0': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_12s_21_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s' pipeline 'sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s 
Execute         gen_rtl sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.adb 
Execute         db_write -model sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -top_prefix tau_nn_ -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_10ns_18_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_10s_19_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20> -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tau_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model tau_nn -top_prefix  -sub_prefix tau_nn_ -mg_file /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'tau_nn/model_input' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tau_nn/layer19_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tau_nn/layer20_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tau_nn' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tau_nn' pipeline 'tau_nn' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'tau_nn' is 11490 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp25))
INFO: [RTGEN 206-100] Finished creating RTL model for 'tau_nn'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.496 GB.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         gen_rtl tau_nn -istop -style xilinx -f -lang vhdl -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/vhdl/tau_nn 
Execute         gen_rtl tau_nn -istop -style xilinx -f -lang vlog -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/verilog/tau_nn 
Execute         syn_report -csynth -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/tau_nn_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/tau_nn_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 9.05 sec.
Execute         db_write -model tau_nn -f -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.adb 
Execute         db_write -model tau_nn -bindview -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tau_nn -p /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn 
Execute         export_constraint_db -f -tool general -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.constraint.tcl 
Execute         syn_report -designview -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.design.xml 
Command         syn_report done; 6.13 sec.
Execute         syn_report -csynthDesign -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model tau_nn -o /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks tau_nn 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain tau_nn 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config4>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config5>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config7>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config10>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config13>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<9, 0, 4, 0, 0>, relu_config16>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config17>} {sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19>} {dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20>} tau_nn
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component tau_nn_mul_16s_6s_22_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_6s_22_1_0
INFO-FLOW: Found component tau_nn_mul_16s_7s_22_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_7s_22_1_0
INFO-FLOW: Found component tau_nn_mul_16s_6ns_22_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_6ns_22_1_0
INFO-FLOW: Found component tau_nn_mul_16s_5ns_21_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_5ns_21_1_0
INFO-FLOW: Found component tau_nn_mul_16s_5s_21_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_5s_21_1_0
INFO-FLOW: Found component tau_nn_mul_16s_7ns_22_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_7ns_22_1_0
INFO-FLOW: Found component tau_nn_mul_16s_8s_22_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_8s_22_1_0
INFO-FLOW: Found component tau_nn_mul_16s_8ns_22_1_0.
INFO-FLOW: Append model tau_nn_mul_16s_8ns_22_1_0
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
INFO-FLOW: Found component tau_nn_mul_9ns_5s_14_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_5s_14_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_6ns_14_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_6ns_14_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_8ns_16_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_8ns_16_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_7ns_15_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_7ns_15_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_5ns_13_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_5ns_13_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_7s_16_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_7s_16_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_6s_15_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_6s_15_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_8s_17_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_8s_17_1_0
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.compgen.tcl 
INFO-FLOW: Found component tau_nn_mul_9ns_11ns_19_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_11ns_19_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_12s_21_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_12s_21_1_0
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.compgen.tcl 
INFO-FLOW: Found component tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb.
INFO-FLOW: Append model tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.compgen.tcl 
INFO-FLOW: Found component tau_nn_mul_9ns_10s_19_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_10s_19_1_0
INFO-FLOW: Found component tau_nn_mul_9ns_10ns_18_1_0.
INFO-FLOW: Append model tau_nn_mul_9ns_10ns_18_1_0
INFO-FLOW: Handling components in module [tau_nn] ... 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s
INFO-FLOW: Append model sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s
INFO-FLOW: Append model tau_nn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tau_nn_mul_16s_6s_22_1_0 tau_nn_mul_16s_7s_22_1_0 tau_nn_mul_16s_6ns_22_1_0 tau_nn_mul_16s_5ns_21_1_0 tau_nn_mul_16s_5s_21_1_0 tau_nn_mul_16s_7ns_22_1_0 tau_nn_mul_16s_8s_22_1_0 tau_nn_mul_16s_8ns_22_1_0 tau_nn_mul_9ns_5s_14_1_0 tau_nn_mul_9ns_6ns_14_1_0 tau_nn_mul_9ns_8ns_16_1_0 tau_nn_mul_9ns_7ns_15_1_0 tau_nn_mul_9ns_5ns_13_1_0 tau_nn_mul_9ns_7s_16_1_0 tau_nn_mul_9ns_6s_15_1_0 tau_nn_mul_9ns_8s_17_1_0 tau_nn_mul_9ns_11ns_19_1_0 tau_nn_mul_9ns_12s_21_1_0 tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb tau_nn_mul_9ns_10s_19_1_0 tau_nn_mul_9ns_10ns_18_1_0 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s tau_nn
INFO-FLOW: Generating /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tau_nn_mul_16s_6s_22_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_7s_22_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_6ns_22_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_5ns_21_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_5s_21_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_7ns_22_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_8s_22_1_0
INFO-FLOW: To file: write model tau_nn_mul_16s_8ns_22_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_5s_14_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_6ns_14_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_8ns_16_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_7ns_15_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_5ns_13_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_7s_16_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_6s_15_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_8s_17_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_11ns_19_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_12s_21_1_0
INFO-FLOW: To file: write model tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb
INFO-FLOW: To file: write model tau_nn_mul_9ns_10s_19_1_0
INFO-FLOW: To file: write model tau_nn_mul_9ns_10ns_18_1_0
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s
INFO-FLOW: To file: write model tau_nn
INFO-FLOW: Generating /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=2.800 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/vlog' tclDir='/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db' modelList='tau_nn_mul_16s_6s_22_1_0
tau_nn_mul_16s_7s_22_1_0
tau_nn_mul_16s_6ns_22_1_0
tau_nn_mul_16s_5ns_21_1_0
tau_nn_mul_16s_5s_21_1_0
tau_nn_mul_16s_7ns_22_1_0
tau_nn_mul_16s_8s_22_1_0
tau_nn_mul_16s_8ns_22_1_0
tau_nn_mul_9ns_5s_14_1_0
tau_nn_mul_9ns_6ns_14_1_0
tau_nn_mul_9ns_8ns_16_1_0
tau_nn_mul_9ns_7ns_15_1_0
tau_nn_mul_9ns_5ns_13_1_0
tau_nn_mul_9ns_7s_16_1_0
tau_nn_mul_9ns_6s_15_1_0
tau_nn_mul_9ns_8s_17_1_0
tau_nn_mul_9ns_11ns_19_1_0
tau_nn_mul_9ns_12s_21_1_0
tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb
tau_nn_mul_9ns_10s_19_1_0
tau_nn_mul_9ns_10ns_18_1_0
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s
sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s
tau_nn
' expOnly='0'
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb' using auto ROMs.
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.compgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 15.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 15.68 seconds; current allocated memory: 1.496 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tau_nn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name tau_nn
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tau_nn_mul_16s_6s_22_1_0
tau_nn_mul_16s_7s_22_1_0
tau_nn_mul_16s_6ns_22_1_0
tau_nn_mul_16s_5ns_21_1_0
tau_nn_mul_16s_5s_21_1_0
tau_nn_mul_16s_7ns_22_1_0
tau_nn_mul_16s_8s_22_1_0
tau_nn_mul_16s_8ns_22_1_0
tau_nn_mul_9ns_5s_14_1_0
tau_nn_mul_9ns_6ns_14_1_0
tau_nn_mul_9ns_8ns_16_1_0
tau_nn_mul_9ns_7ns_15_1_0
tau_nn_mul_9ns_5ns_13_1_0
tau_nn_mul_9ns_7s_16_1_0
tau_nn_mul_9ns_6s_15_1_0
tau_nn_mul_9ns_8s_17_1_0
tau_nn_mul_9ns_11ns_19_1_0
tau_nn_mul_9ns_12s_21_1_0
tau_nn_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_sigmoid_tabkb
tau_nn_mul_9ns_10s_19_1_0
tau_nn_mul_9ns_10ns_18_1_0
dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s
relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s
sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s
dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s
tau_nn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.rtl_wrap.cfg.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.tbgen.tcl 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/tau_nn.constraint.tcl 
Execute         sc_get_clocks tau_nn 
Execute         source /home/ofoo/Tau_L1/HLS_IP/hardwareII_COM/testing60_pruned/hls4ml_prj/tau_nn_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST tau_nn MODULE2INSTS {tau_nn tau_nn dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_76 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s call_ret2_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s_fu_82 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_111 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s call_ret4_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s_fu_140 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_169 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s call_ret6_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s_fu_198 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_217 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s call_ret8_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s_fu_236 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s_fu_254 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s call_ret10_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s_fu_272 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_283 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_291 sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_fu_299} INST2MODULE {tau_nn tau_nn grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_76 dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s call_ret2_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s_fu_82 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_111 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s call_ret4_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s_fu_140 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_169 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s call_ret6_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s_fu_198 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_217 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s call_ret8_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s_fu_236 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s_fu_254 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s call_ret10_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s_fu_272 relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_283 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_291 dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_fu_299 sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s} INSTDATA {tau_nn {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_76 call_ret2_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s_fu_82 grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_111 call_ret4_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s_fu_140 grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_169 call_ret6_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s_fu_198 grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_217 call_ret8_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s_fu_236 grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s_fu_254 call_ret10_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s_fu_272 grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_283 grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_291 grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_fu_299}} grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_76 {DEPTH 2 CHILDREN {}} call_ret2_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s_fu_82 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s_fu_111 {DEPTH 2 CHILDREN {}} call_ret4_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s_fu_140 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_169 {DEPTH 2 CHILDREN {}} call_ret6_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s_fu_198 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_217 {DEPTH 2 CHILDREN {}} call_ret8_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s_fu_236 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s_fu_254 {DEPTH 2 CHILDREN {}} call_ret10_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s_fu_272 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_283 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_291 {DEPTH 2 CHILDREN {}} grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s_fu_299 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_fu_644727_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_236_fu_644758_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_237_fu_644778_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_238_fu_644820_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_239_fu_644840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_240_fu_626197_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U110 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U111 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_22_1_0_U46 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U189 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U185 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U139 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_244_fu_626313_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U89 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U11 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_22_1_0_U25 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_22_1_0_U193 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U145 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_247_fu_626428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_249_fu_626456_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_248_fu_626474_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_250_fu_626516_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_251_fu_626536_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U97 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U73 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U68 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_252_fu_626646_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U121 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U15 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_255_fu_626698_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_257_fu_626714_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_256_fu_626720_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U157 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_258_fu_626802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_259_fu_626842_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U47 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_262_fu_626894_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_263_fu_626934_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_264_fu_626950_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U171 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U20 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_266_fu_644928_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_267_fu_644955_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_270_fu_645042_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U172 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U107 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U80 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_273_fu_645127_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_274_fu_645143_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U104 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_275_fu_627146_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_276_fu_627162_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U18 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_277_fu_645178_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_278_fu_645194_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_279_fu_645214_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_280_fu_645234_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U180 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U162 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U54 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_284_fu_627270_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U12 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_287_fu_627358_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_288_fu_627386_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U163 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_289_fu_627430_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_290_fu_627491_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_292_fu_627541_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U132 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_293_fu_627579_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_294_fu_627599_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_295_fu_627649_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U24 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_297_fu_627750_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U83 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U128 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_299_fu_627812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_300_fu_627844_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_302_fu_627963_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_303_fu_627991_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U78 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_305_fu_628031_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_306_fu_628051_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_307_fu_628071_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U8 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_309_fu_628139_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_310_fu_628175_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_311_fu_628203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_312_fu_628235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U146 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_313_fu_628265_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U99 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U147 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_315_fu_628379_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U53 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_319_fu_628493_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U51 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_321_fu_628519_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_171_fu_628583_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_322_fu_628601_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_323_fu_628633_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8ns_22_1_0_U49 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U156 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_325_fu_628669_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_326_fu_628701_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U133 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U94 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_328_fu_628737_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_329_fu_645346_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_330_fu_645362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U26 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_336_fu_645380_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_332_fu_645386_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U179 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U191 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_337_fu_645473_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U95 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_339_fu_645515_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_340_fu_645557_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_342_fu_628993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U184 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_345_fu_629049_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U138 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_347_fu_629079_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_348_fu_629095_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_349_fu_629137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_350_fu_629181_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_351_fu_629211_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U135 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_354_fu_629334_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_355_fu_629409_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U52 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U118 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U56 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_359_fu_629485_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_360_fu_629517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_362_fu_629585_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_364_fu_629688_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_365_fu_629746_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U57 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_367_fu_629772_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_370_fu_629792_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_368_fu_629810_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_369_fu_629826_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U58 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_372_fu_629862_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U124 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_374_fu_629892_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_375_fu_645632_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_376_fu_645652_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U67 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_377_fu_629978_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_378_fu_630006_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U66 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_379_fu_630044_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U62 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U88 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_381_fu_630092_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U37 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U153 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_384_fu_630169_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U154 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U174 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_387_fu_630269_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_388_fu_630301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U152 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_390_fu_630353_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_391_fu_630373_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_392_fu_630453_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U105 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U149 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U100 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_397_fu_630549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U116 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_399_fu_630575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_400_fu_630683_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U181 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_402_fu_630741_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U86 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_404_fu_630781_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_405_fu_630801_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_406_fu_630874_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_407_fu_630904_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U27 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_409_fu_630942_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_410_fu_631019_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_411_fu_631069_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_412_fu_631093_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_413_fu_631125_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_415_fu_631171_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U159 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_417_fu_631263_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U131 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_419_fu_631289_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_420_fu_631309_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_421_fu_631357_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U175 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_423_fu_631399_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_424_fu_631442_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_425_fu_631504_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_426_fu_631520_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_427_fu_631548_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U173 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_428_fu_631586_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_429_fu_631618_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_430_fu_631642_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U127 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_431 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_432_fu_631729_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_433_fu_631769_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_434_fu_631789_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_436_fu_631905_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_438_fu_631985_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_439_fu_632005_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_440_fu_632081_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U31 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U69 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_248_fu_632121_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_443_fu_632139_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_444_fu_632159_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_446_fu_632293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U16 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U168 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_449_fu_632333_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_450_fu_632353_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_451_fu_645770_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U72 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_452 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_453_fu_645812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U137 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_454 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U182 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_455 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U87 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_457_fu_645846_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_458_fu_645866_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_459_fu_645908_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_460_fu_645924_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_461_fu_645944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_462_fu_645964_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_463_fu_645984_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_464_fu_646004_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_465_fu_632517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_466_fu_632549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_467_fu_632581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U5 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_468 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_470_fu_632629_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_471_fu_632657_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_472_fu_632673_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_473_fu_632689_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U55 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_474 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U44 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_475 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_476_fu_632785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_477_fu_632817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_478_fu_632837_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_479_fu_632853_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_480_fu_632897_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_482 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_483_fu_633010_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_484_fu_633042_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_485_fu_633078_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U45 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_486 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U122 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_487 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U188 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_488 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_489_fu_633140_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_490_fu_633168_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U60 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_491 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_492_fu_646078_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_493_fu_646124_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_495_fu_633224_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U93 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_496 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_497_fu_646166_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_498_fu_633311_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U134 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_499 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_500_fu_633367_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_501_fu_633383_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U148 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_502 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_503_fu_633460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_504_fu_646218_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_505_fu_646238_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_510_fu_633496_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_506_fu_646257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_507_fu_646276_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_508_fu_633514_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_509_fu_633530_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U33 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U187 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_512 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_514_fu_633669_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_515_fu_633717_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_516_fu_633733_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U140 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_517 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_520_fu_633785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_519_fu_633791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U169 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_521 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U194 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_523 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_524_fu_633953_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_525_fu_633981_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_527_fu_634092_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_528_fu_634108_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_530_fu_634174_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_531_fu_634190_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_532_fu_634210_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_533_fu_634240_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_534_fu_634260_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U123 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_535 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_536_fu_634286_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_537_fu_634302_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_538_fu_634378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_539_fu_634406_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_540_fu_634434_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_541_fu_634466_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_542_fu_634486_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_543_fu_634502_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_544_fu_634522_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U65 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_545 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U61 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_546 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_547_fu_634613_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U119 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_548 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_549_fu_634663_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U74 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U170 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_550 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_551_fu_634699_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_553_fu_634808_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_554_fu_634840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U17 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_555 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_556_fu_634896_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U155 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_558 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U1 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_559 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_560_fu_634962_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U79 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_561 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_562_fu_635050_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_563_fu_635082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_564_fu_635110_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_565_fu_635126_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_566_fu_635146_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_567_fu_635166_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U76 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_569 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_331_fu_635258_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_570_fu_635264_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_571_fu_635292_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_572_fu_635336_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_573_fu_635352_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_574_fu_635372_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_575_fu_635392_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_576_fu_635408_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_577_fu_635424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_578_fu_635494_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_579_fu_635526_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_580_fu_635556_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_581_fu_635584_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_583_fu_635692_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_584_fu_635722_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U142 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_585 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U34 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_586 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_587_fu_635786_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_588_fu_635802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_589_fu_635818_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_590_fu_635846_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_597_fu_635934_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_591_fu_635940_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_592_fu_635982_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_593_fu_636010_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U50 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_594 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_599_fu_636050_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_595_fu_636072_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_596_fu_636088_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U113 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_598 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_600_fu_636158_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U160 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_601 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_602_fu_636242_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_603_fu_636258_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U178 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_604 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_605_fu_636302_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_607_fu_636386_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_608_fu_646469_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_609_fu_646495_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_610_fu_646529_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_611_fu_646548_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_612_fu_646567_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U6 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U3 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U82 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_614 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_615_fu_636530_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U126 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_617_fu_646583_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_618_fu_636623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_619_fu_636643_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_620_fu_636691_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U19 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U143 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U35 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_622 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_623_fu_636741_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_367_fu_636757_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_624_fu_636763_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_625_fu_636783_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_626_fu_636839_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_627_fu_636889_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_628_fu_636947_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_629_fu_636963_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_630_fu_636983_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_632_fu_637049_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_631_fu_637055_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U36 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_633 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U117 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_634 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_636_fu_637161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_637_fu_637189_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_639_fu_637292_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_640_fu_637336_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_641_fu_637364_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U183 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_642 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_643_fu_637394_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_644_fu_637414_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_646_fu_637472_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_647_fu_637549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_648_fu_637577_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U9 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_649 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_650_fu_637615_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_652_fu_637653_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_653_fu_637681_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_654_fu_637697_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_655_fu_637777_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_662_fu_637809_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_656_fu_637815_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U7 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_657 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U4 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_658 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U96 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_659 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_660_fu_637865_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_661_fu_637917_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U130 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_663 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_664_fu_637971_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_396_fu_638066_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_666_fu_638084_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_667_fu_638104_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U21 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_668 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_672_fu_638146_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_669_fu_638152_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U22 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_670 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U144 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_671 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_673_fu_638214_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U141 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_674 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U59 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_675 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_677_fu_638280_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_678_fu_638379_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_679_fu_638411_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_680_fu_646688_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_681_fu_638445_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U92 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_682 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U28 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_683 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U161 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_684 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_685_fu_638491_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U114 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_686 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_687_fu_638521_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U10 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_688 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_690_fu_638634_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_691_fu_638670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_693_fu_638728_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7ns_22_1_0_U115 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U42 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_694 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U40 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_695 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_696_fu_638778_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U166 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_697 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U192 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_698 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U106 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_700 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_412_fu_638909_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_701_fu_638915_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_702_fu_638963_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_703_fu_638979_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_705_fu_639033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_706_fu_639067_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U38 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_707 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U103 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_708 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_709_fu_639121_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_711_fu_639235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_712_fu_639267_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U150 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_713 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_714_fu_639297_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_715_fu_639317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U41 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_716 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_717_fu_639359_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U108 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_718 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U129 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_719 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_720_fu_639399_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U196 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_721 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_722_fu_639477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U102 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_723 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_724_fu_639515_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_725_fu_639531_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U70 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_727 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U71 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_729 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_730_fu_639659_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_731_fu_639675_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U23 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_732 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U176 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_733 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_734_fu_639779_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_735_fu_639807_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U85 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_736 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_737_fu_639849_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_738_fu_639877_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_739_fu_639911_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_740_fu_639931_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U177 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_741 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_742_fu_639957_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_743_fu_639973_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_744_fu_640007_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_745_fu_640094_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U48 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_746 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_747_fu_640120_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_749_fu_640198_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U84 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_750 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_751_fu_640246_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_752_fu_640266_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U81 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_754 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_755_fu_640322_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_756_fu_640384_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_757_fu_640438_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U101 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_758 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_759_fu_640468_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_760_fu_640504_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U120 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_761 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_762_fu_640548_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_763_fu_640564_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_764_fu_640650_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U164 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_765 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_766_fu_640676_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_767_fu_640716_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_768_fu_640736_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_771_fu_640752_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_769_fu_640758_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U165 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_773 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U64 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_774 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U13 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_775 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_776_fu_640916_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_777_fu_640932_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U14 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_778 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_779_fu_641021_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_780_fu_641051_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_463_fu_641067_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_781_fu_641073_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_782_fu_641109_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_783_fu_641137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U158 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_784 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_22_1_0_U112 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_785_fu_641242_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U125 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_786 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_787_fu_641294_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_788_fu_641314_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_789_fu_641366_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U151 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_790 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_791_fu_641392_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U43 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_792 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_793_fu_641422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_799_fu_641571_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_796_fu_641577_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U195 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_797 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_798_fu_641607_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_800_fu_641649_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_801_fu_641665_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_802_fu_641685_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_803_fu_641766_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U167 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_804 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_805_fu_641816_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_806_fu_641844_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_807_fu_641860_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_808_fu_641890_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_809_fu_641910_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_810_fu_641930_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_811_fu_641946_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_812_fu_641966_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_813_fu_641986_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_814_fu_642069_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_815_fu_642113_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U190 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_816 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U186 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_817 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U32 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_818 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_819_fu_642177_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_820_fu_642209_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_821_fu_642243_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_486_fu_642314_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_822_fu_642336_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_823_fu_642364_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_824_fu_642396_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U91 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_825_fu_642422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U109 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_826 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_827_fu_642452_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_828_fu_642486_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_829_fu_642510_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_830_fu_642530_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U136 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_831 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_832_fu_642560_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_833_fu_642580_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_834_fu_642662_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_1_0_U29 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_835 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_836_fu_642704_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_837_fu_642732_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_1_0_U90 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_838 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_839_fu_642762_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_840_fu_642782_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_841_fu_642798_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_842_fu_642818_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_843_fu_642884_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U30 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_844 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_845_fu_642922_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6ns_22_1_0_U75 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_846 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U39 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_8s_22_1_0_U98 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_6s_22_1_0_U63 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_847 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_849_fu_643020_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_7s_22_1_0_U77 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1316 VARIABLE mul_ln1316_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_646890_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_524_fu_646917_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_526_fu_643050_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_531_fu_643056_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_532_fu_643066_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_536_fu_643084_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_538_fu_643096_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_539_fu_643106_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_540_fu_643116_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_545_fu_643132_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_547_fu_643138_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_551_fu_646994_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_552_fu_643160_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_555_fu_643166_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_556_fu_643176_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_561_fu_643182_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_563_fu_643188_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_564_fu_647047_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_568_fu_647071_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_569_fu_643194_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_570_fu_643204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_573_fu_643216_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_574_fu_643226_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_578_fu_647097_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_579_fu_643242_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_586_fu_647136_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_587_fu_647142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_596_fu_643254_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_603_fu_643266_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_604_fu_647207_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_607_fu_643272_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_608_fu_643282_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_613_fu_647244_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_622_fu_643288_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_637_fu_643318_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_638_fu_647352_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_641_fu_643324_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_642_fu_643330_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_643_fu_647376_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_645_fu_643336_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_647_fu_643352_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_648_fu_643362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_653_fu_647402_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_654_fu_643378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_657_fu_647416_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_660_fu_647433_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_661_fu_647438_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_664_fu_643384_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_669_fu_647472_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_672_fu_647488_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_675_fu_647505_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_676_fu_643390_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_678_fu_643396_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_679_fu_643406_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_680_fu_643416_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_681_fu_643426_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_689_fu_647537_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_690_fu_647547_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_694_fu_647564_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_698_fu_643444_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_705_fu_647614_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_714_fu_647651_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_718_fu_647674_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_729_fu_647722_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_735_fu_643474_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_736_fu_643480_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_737_fu_643490_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_741_fu_643512_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_742_fu_643522_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_743_fu_643532_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_747_fu_647771_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_748_fu_647776_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_751_fu_643544_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_754_fu_647793_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_755_fu_647798_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_764_fu_643574_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_767_fu_643590_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_770_fu_647841_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_771_fu_643596_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_773_fu_643602_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_774_fu_643612_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_775_fu_643622_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_776_fu_643632_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_789_fu_647880_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_790_fu_643678_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_791_fu_643688_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_794_fu_643700_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_795_fu_643710_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_799_fu_647906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_800_fu_643726_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_807_fu_643732_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_821_fu_643738_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_822_fu_643744_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_826_fu_648039_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_830_fu_643762_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_831_fu_643772_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_832_fu_643782_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_833_fu_643792_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_837_fu_648063_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_840_fu_648079_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_843_fu_648096_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_846_fu_648114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_853_fu_643804_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_853 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_856_fu_648148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_859_fu_643822_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_864_fu_648175_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_865_fu_648180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_872_fu_648218_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_873_fu_643838_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_874_fu_648226_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_883_fu_643868_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_890_fu_648283_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_895_fu_643880_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_896_fu_643890_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_901_fu_648321_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_905_fu_643906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_911_fu_643924_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_915_fu_648380_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_926_fu_648434_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_932_fu_643930_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_936_fu_643948_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_937_fu_643958_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_938_fu_643968_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_939_fu_643978_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_940_fu_643988_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_944_fu_643994_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_945_fu_648492_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_952_fu_644000_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_957_fu_644006_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_958_fu_648564_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_963_fu_644012_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_964_fu_644022_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_971_fu_644052_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_971 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_976_fu_644064_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_976 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_977_fu_644074_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_982_fu_648623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_982 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_983_fu_648628_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_986_fu_648642_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_989_fu_644090_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_990_fu_644096_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_993_fu_648668_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_998_fu_644102_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1001_fu_644108_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1004_fu_644114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1005_fu_648713_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1008_fu_644126_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1013_fu_648734_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1014_fu_648739_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1017_fu_644142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1020_fu_648766_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1021_fu_648771_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1024_fu_648786_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1029_fu_644148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1031_fu_644154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1035_fu_648833_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1036_fu_648838_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1038_fu_644160_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1039_fu_644170_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1040_fu_644180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1041_fu_644190_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1049_fu_648880_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1050_fu_648890_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1054_fu_648907_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1058_fu_648930_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1060_fu_644196_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1061_fu_644206_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1065_fu_648953_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1074_fu_649005_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1078_fu_644212_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1094_fu_649072_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1095_fu_644254_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1096_fu_644264_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1096 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1098_fu_644270_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1099_fu_644280_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1100_fu_644290_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1101_fu_644300_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1102_fu_644310_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1106_fu_649097_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1111_fu_644316_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1113_fu_644322_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1123_fu_649162_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1126_fu_644350_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1131_fu_649187_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1133_fu_644366_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1134_fu_644376_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1136_fu_649202_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1139_fu_649218_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1148_fu_644382_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1151_fu_644394_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1156_fu_644410_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1157_fu_649289_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1161_fu_649306_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1172_fu_649351_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1175_fu_644428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1180_fu_649385_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1185_fu_649411_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1187_fu_644434_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1188_fu_649425_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1193_fu_644452_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1194_fu_644462_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1196_fu_649440_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1199_fu_644474_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1205_fu_644490_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1206_fu_649466_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1213_fu_649502_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1214_fu_649507_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1215_fu_649517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1218_fu_644496_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1219_fu_644506_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1223_fu_649550_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1224_fu_649560_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1227_fu_644512_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1228_fu_649580_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1232_fu_644518_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1237_fu_644542_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1238_fu_644552_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1243_fu_644568_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1252_fu_644598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1271_fu_649729_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1276_fu_644616_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1277_fu_644626_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1282_fu_649774_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1283_fu_649780_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1285_fu_644632_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1289_fu_649817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1290_fu_649822_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1292_fu_644638_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1298_fu_644644_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1301_fu_644656_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1304_fu_649870_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1305_fu_644668_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1307_fu_644674_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1308_fu_644684_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1309_fu_644694_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1310_fu_644704_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_1310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 196 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_50_fu_382_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_52_fu_492_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_54_fu_602_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_56_fu_712_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_58_fu_822_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_60_fu_932_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_62_fu_1042_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_64_fu_1152_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_66_fu_1262_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_68_fu_1372_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_70_fu_1482_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_72_fu_1592_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_74_fu_1702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_76_fu_1812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_78_fu_1922_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_80_fu_2032_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_82_fu_2142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_84_fu_2252_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_86_fu_2362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_88_fu_2472_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_90_fu_2582_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_92_fu_2692_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_94_fu_2802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_96_fu_2912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_98_fu_3022_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U323 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_fu_94375_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U296 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U284 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_94411_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_71_fu_94433_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U285 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_39_fu_94475_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_72_fu_94497_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_73_fu_94517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U268 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U253 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U297 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U247 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_fu_94624_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_41_fu_94640_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_76_fu_94654_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_43_fu_94686_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_77_fu_94712_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_78_fu_94746_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_46_fu_94800_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_79_fu_94822_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_20_fu_94858_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U282 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U283 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U272 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U274 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8s_17_1_0_U267 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_16_fu_94952_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_83_fu_94968_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U234 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U239 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_17_fu_95047_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_84_fu_95075_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_21_fu_95099_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_85_fu_95131_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U241 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_22_fu_95169_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U321 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U316 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U244 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U269 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_88_fu_95287_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_23_fu_95307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U261 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_90_fu_95353_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_91_fu_95385_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U298 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_92_fu_95452_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U265 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_24_fu_95502_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_25_fu_95534_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U279 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U280 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U302 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_26_fu_95637_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U277 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_95_fu_95675_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_55_fu_95707_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_96_fu_95733_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_57_fu_95753_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_97_fu_95763_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U237 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_18_fu_95797_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U303 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_27_fu_95835_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U257 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_28_fu_95896_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_99_fu_95948_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U254 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_60_fu_95978_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_100_fu_95988_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_101_fu_96008_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_102_fu_96028_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_29_fu_96060_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U320 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U311 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_19_fu_96146_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U238 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_20_fu_96196_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_103_fu_96212_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_63_fu_96244_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_104_fu_96262_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U242 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_105_fu_96296_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_106_fu_96328_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U318 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U259 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_108_fu_96376_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U312 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_110_fu_96432_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_21_fu_96476_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_69_fu_96500_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_111_fu_96526_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U313 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U319 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U243 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U295 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U258 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_71_fu_96624_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_114_fu_96634_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_22_fu_96666_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U305 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_121_fu_96716_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_116_fu_96738_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_23_fu_96774_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U281 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_30_fu_96828_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U275 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U262 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_120_fu_96876_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U314 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_24_fu_96946_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_25_fu_96995_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U294 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_31_fu_97062_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U235 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_123_fu_97096_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_125_fu_97116_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_124_fu_97142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_26_fu_97172_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_126_fu_97188_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_32_fu_97242_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U240 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U252 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_128_fu_97312_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U273 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_131_fu_97356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_130_fu_97366_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_132_fu_97404_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_133_fu_97424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U315 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_27_fu_97470_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_135_fu_97494_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_28_fu_97542_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_33_fu_97558_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_82_fu_97578_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_136_fu_97600_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_29_fu_97644_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_137_fu_97698_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_138_fu_97730_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U271 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U255 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8ns_16_1_0_U233 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_30_fu_97794_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_34_fu_97830_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U317 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_140_fu_97891_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U309 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U246 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_31_fu_97971_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_87_fu_98007_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_143_fu_98017_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_35_fu_98037_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_36_fu_98053_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_144_fu_98077_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U322 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_32_fu_98137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_37_fu_98165_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_90_fu_98185_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_145_fu_98207_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U286 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U248 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U292 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_33_fu_98308_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U260 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_34_fu_98376_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_35_fu_98412_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_148_fu_98448_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U256 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U308 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U266 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_151_fu_98552_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U310 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_38_fu_98596_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_152_fu_98636_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_36_fu_98652_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_39_fu_98680_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U291 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_154_fu_98730_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U231 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U232 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U299 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U307 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U270 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_40_fu_98844_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_37_fu_98876_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U293 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U289 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U290 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_41_fu_98957_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_158_fu_98977_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_38_fu_98997_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U278 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U300 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8s_17_1_0_U250 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_160_fu_99098_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_39_fu_99134_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_161_fu_99158_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_40_fu_99178_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_42_fu_99214_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U306 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_162_fu_99248_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U251 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U245 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_164_fu_99319_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U288 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U263 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_165_fu_99388_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U264 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U249 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U304 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U301 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_168_fu_99488_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_101_fu_99528_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_169_fu_99550_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U276 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_41_fu_99614_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U287 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_43_fu_99644_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_170_fu_99668_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_172_fu_99688_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_171_fu_99698_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_42_fu_99760_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_173_fu_99781_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_174_fu_99821_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U236 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_44_fu_99855_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_45_fu_99879_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_99895_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_150_fu_99901_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_153_fu_99907_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_155_fu_99913_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_156_fu_99923_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_158_fu_100993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_159_fu_99929_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_160_fu_101006_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_161_fu_99935_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_164_fu_99941_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_165_fu_101038_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_166_fu_99947_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_167_fu_99957_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_168_fu_101051_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_169_fu_101061_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_171_fu_99963_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_172_fu_101080_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_174_fu_99969_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_175_fu_101103_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_176_fu_99975_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_177_fu_99985_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_178_fu_101116_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_179_fu_101126_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_184_fu_101142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_185_fu_100015_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_186_fu_100021_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_189_fu_100027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_194_fu_101173_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_195_fu_100065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_196_fu_100071_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_199_fu_100077_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_200_fu_100083_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_201_fu_100093_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_202_fu_101211_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_203_fu_101221_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_207_fu_100117_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_209_fu_101237_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_210_fu_100133_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_211_fu_100139_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_214_fu_100145_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_215_fu_100151_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_216_fu_101271_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_217_fu_101281_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_218_fu_101291_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_219_fu_100157_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_220_fu_100163_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_221_fu_101307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_225_fu_100181_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_226_fu_100191_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_227_fu_101329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_229_fu_100197_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_230_fu_100203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_233_fu_100209_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_234_fu_101370_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_237_fu_101392_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_242_fu_101408_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_243_fu_100239_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_245_fu_100245_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_246_fu_101430_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_248_fu_101450_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_249_fu_100251_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_250_fu_101463_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_251_fu_100257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_252_fu_100263_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_253_fu_101479_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_254_fu_101489_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_255_fu_100269_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_256_fu_100275_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_257_fu_101505_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_258_fu_100281_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_259_fu_100287_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_260_fu_101521_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_261_fu_101531_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_262_fu_101541_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_263_fu_100293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_264_fu_100303_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_265_fu_100309_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_266_fu_101557_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_267_fu_101567_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_270_fu_100327_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_271_fu_101583_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_272_fu_101593_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_273_fu_101603_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_274_fu_100333_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_275_fu_100339_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_276_fu_101619_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_277_fu_101629_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_278_fu_100345_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_279_fu_100351_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_280_fu_100361_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_281_fu_101645_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_282_fu_101655_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_285_fu_100379_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_286_fu_101671_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_287_fu_101681_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_288_fu_100385_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_289_fu_101694_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_290_fu_100391_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_291_fu_100401_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_292_fu_101707_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_293_fu_101717_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_294_fu_101727_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_295_fu_100407_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_296_fu_101740_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_297_fu_101750_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_300_fu_100425_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_301_fu_100435_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_302_fu_101766_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_303_fu_101776_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_304_fu_100441_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_305_fu_101789_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_306_fu_100447_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_307_fu_100457_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_308_fu_101802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_309_fu_100463_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_310_fu_101815_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_311_fu_100469_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_312_fu_100479_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_313_fu_101828_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_314_fu_101838_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_317_fu_100497_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_318_fu_100503_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_319_fu_101857_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_320_fu_101867_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_321_fu_100509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_325_fu_100521_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_327_fu_101899_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_328_fu_101909_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_329_fu_100537_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_330_fu_100547_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_331_fu_100553_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_332_fu_101925_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_334_fu_100559_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_335_fu_101944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_338_fu_101957_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_340_fu_100577_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_345_fu_100595_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_346_fu_102002_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_347_fu_100601_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_348_fu_102015_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_349_fu_102025_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_352_fu_100607_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_355_fu_100613_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_358_fu_102076_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_359_fu_102086_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_360_fu_102096_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_361_fu_100631_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_362_fu_102109_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_363_fu_102119_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_364_fu_100637_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_367_fu_102135_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_368_fu_102145_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_371_fu_100667_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_372_fu_102161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_378_fu_100705_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_380_fu_100711_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_381_fu_102193_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_383_fu_100723_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_385_fu_102206_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_386_fu_100739_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_387_fu_102219_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_388_fu_100745_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_389_fu_102232_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_391_fu_100751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_392_fu_102251_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_393_fu_100757_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_394_fu_102264_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1_fu_382_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_3_fu_492_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_5_fu_602_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_7_fu_712_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_9_fu_822_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_11_fu_932_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_13_fu_1042_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_15_fu_1152_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_17_fu_1262_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_19_fu_1372_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_21_fu_1482_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_23_fu_1592_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_25_fu_1702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_27_fu_1812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_29_fu_1922_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_31_fu_2032_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_33_fu_2142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_35_fu_2252_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_37_fu_2362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_39_fu_2472_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_41_fu_2582_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_43_fu_2692_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_45_fu_2802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_47_fu_2912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_49_fu_3022_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_fu_35131_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_fu_35179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_1_fu_35195_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_1_fu_35215_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_fu_35235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_2_fu_35275_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U430 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_3_fu_35350_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_35370_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_4_fu_35380_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_1_fu_35412_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U384 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U424 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U434 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U433 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U421 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U388 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_8_fu_35525_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_9_fu_35569_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_3_fu_35589_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U429 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_4_fu_35672_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U383 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_3_fu_35702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_11_fu_35712_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U436 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U437 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U395 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_14_fu_35813_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_5_fu_35845_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U390 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U403 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U416 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_15_fu_35936_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U428 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_17_fu_35982_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U412 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_19_fu_36020_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_8_fu_36040_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_20_fu_36062_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U423 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U398 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U396 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U426 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U431 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_2_fu_36201_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_3_fu_36237_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_24_fu_36261_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U410 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U411 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U399 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U419 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U435 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_10_fu_36379_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_27_fu_36401_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_28_fu_36421_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_4_fu_36459_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_6_fu_36499_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_29_fu_36531_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_30_fu_36563_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_5_fu_36616_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_31_fu_36657_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_6_fu_36693_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_15_fu_36709_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_32_fu_36719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U394 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_7_fu_36753_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_17_fu_36773_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_34_fu_36795_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_8_fu_36815_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U427 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_7_fu_36845_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_8_fu_36902_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_9_fu_36950_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U415 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_9_fu_36992_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_10_fu_37046_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_35_fu_37075_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_10_fu_37095_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U406 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U418 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U405 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_37_fu_37199_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_20_fu_37219_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_38_fu_37229_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_39_fu_37257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_11_fu_37316_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_12_fu_37352_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U389 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_13_fu_37398_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_40_fu_37414_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_11_fu_37434_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_23_fu_37475_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_41_fu_37501_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_14_fu_37533_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_42_fu_37577_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U386 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_44_fu_37615_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_12_fu_37631_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U387 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_0_U382 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U409 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_47_fu_37733_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U397 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U391 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U385 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_13_fu_37857_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_28_fu_37903_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_49_fu_37925_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_14_fu_37957_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_50_fu_37993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U393 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U420 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_15_fu_38068_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U438 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_52_fu_38102_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U432 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U400 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U392 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U407 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U413 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U425 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_58_fu_38252_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_16_fu_38300_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_17_fu_38324_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U422 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_18_fu_38397_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_15_fu_38413_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U402 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U408 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_61_fu_38457_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_62_fu_38492_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U414 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U404 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U417 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_19_fu_38562_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_65_fu_38603_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U401 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_67_fu_38637_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_68_fu_38681_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_69_fu_38713_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_2_fu_38741_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_3_fu_39300_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_10_fu_39328_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_13_fu_38783_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_14_fu_39344_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_17_fu_39370_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_20_fu_38801_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_23_fu_38807_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_24_fu_39397_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_25_fu_38813_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_26_fu_38819_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_27_fu_39413_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_28_fu_39423_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_29_fu_39433_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_34_fu_39445_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_35_fu_38849_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_38_fu_38855_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_39_fu_38865_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_40_fu_38875_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_41_fu_39473_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_42_fu_38881_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_43_fu_39482_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_44_fu_38887_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_45_fu_39495_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_46_fu_39505_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_47_fu_38893_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_48_fu_39518_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_49_fu_38899_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_50_fu_38905_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_51_fu_39534_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_52_fu_39544_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_53_fu_39554_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_54_fu_38911_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_57_fu_38917_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_58_fu_39582_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_61_fu_39608_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_62_fu_38923_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_63_fu_39617_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_66_fu_39630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_69_fu_38953_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_70_fu_38963_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_71_fu_39646_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_72_fu_39656_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_73_fu_38969_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_74_fu_38975_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_75_fu_39668_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_76_fu_38981_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_77_fu_39681_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_78_fu_39691_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_79_fu_39701_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_81_fu_38987_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_82_fu_39716_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_84_fu_38993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_85_fu_38999_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_86_fu_39009_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_87_fu_39742_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_88_fu_39752_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_89_fu_39015_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_92_fu_39037_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_93_fu_39043_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_96_fu_39783_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_97_fu_39049_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_98_fu_39055_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_99_fu_39795_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_100_fu_39061_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_101_fu_39067_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_102_fu_39811_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_103_fu_39821_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_104_fu_39831_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_105_fu_40132_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_106_fu_39073_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_107_fu_39083_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_108_fu_39089_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_109_fu_39095_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_110_fu_39846_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_111_fu_39856_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_112_fu_39101_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_113_fu_39869_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_114_fu_39107_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_115_fu_39113_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_116_fu_39885_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_117_fu_39895_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_118_fu_39905_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_119_fu_39119_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_120_fu_39914_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_121_fu_39125_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_122_fu_39131_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_123_fu_39930_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_124_fu_39940_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_125_fu_39137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_126_fu_39143_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_127_fu_39956_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_128_fu_39149_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_129_fu_39155_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_130_fu_39972_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_131_fu_39982_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_132_fu_39992_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_133_fu_39161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_134_fu_39167_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_141_fu_40035_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_142_fu_40045_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_143_fu_39185_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_144_fu_39191_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_145_fu_40057_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_146_fu_39197_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_147_fu_40070_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_148_fu_40080_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_149_fu_40090_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config10_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_139_fu_262_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_141_fu_372_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_143_fu_482_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_145_fu_592_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_147_fu_702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_149_fu_812_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_151_fu_922_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_153_fu_1032_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_155_fu_1142_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_157_fu_1252_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_159_fu_1362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_161_fu_1472_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_163_fu_1582_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_165_fu_1692_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_167_fu_1802_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U497 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_fu_18001_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U485 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8ns_16_1_0_U522 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U495 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_48_fu_18075_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U496 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U511 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_200_fu_18159_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_49_fu_18203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U483 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U494 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U512 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U502 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_fu_18300_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_18329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_204_fu_18343_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_0_U493 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U510 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_206_fu_18391_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U486 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U508 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_47_fu_18471_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U480 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U507 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U517 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_210_fu_18582_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U514 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U481 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U515 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_115_fu_18644_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_212_fu_18654_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U488 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_117_fu_18696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_213_fu_18718_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_50_fu_18750_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_214_fu_18794_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U489 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_216_fu_18857_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U519 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U525 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U520 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_219_fu_18939_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U505 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_48_fu_18999_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U504 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U509 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U484 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U479 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U491 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U518 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U492 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U482 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_49_fu_19173_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_50_fu_19221_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_51_fu_19257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_121_fu_19285_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_225_fu_19295_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U499 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_51_fu_20037_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U523 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U503 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U526 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_228_fu_19403_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_52_fu_19423_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U516 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_53_fu_20093_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U506 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U500 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_125_fu_19500_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_230_fu_19522_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U513 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_52_fu_19591_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_127_fu_19623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_232_fu_19633_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U487 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U498 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U524 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U490 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_53_fu_19721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U501 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U521 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_19757_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_443_fu_19763_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_444_fu_20138_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_447_fu_20151_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_448_fu_20161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_449_fu_20171_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_450_fu_19781_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_451_fu_19791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_454_fu_20187_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_457_fu_19821_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_458_fu_19831_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_459_fu_20203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_461_fu_19837_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_463_fu_19843_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_464_fu_20234_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_465_fu_20244_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_466_fu_20254_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_467_fu_19849_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_468_fu_19855_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_469_fu_20270_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_470_fu_19861_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_471_fu_20283_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_472_fu_20293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_473_fu_20303_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_474_fu_19867_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_477_fu_19873_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_478_fu_20335_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_479_fu_20345_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_480_fu_20355_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_481_fu_19879_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_482_fu_20368_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_483_fu_19885_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_484_fu_20381_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_485_fu_20391_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_486_fu_20401_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_487_fu_19891_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_488_fu_19897_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_489_fu_20417_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_490_fu_19903_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_491_fu_20430_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_492_fu_20440_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_493_fu_20450_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_496_fu_19921_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_497_fu_20466_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_498_fu_20476_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_499_fu_19927_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_500_fu_20489_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_503_fu_20502_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_505_fu_19951_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_507_fu_19967_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_510_fu_20534_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_511_fu_20544_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_512_fu_20554_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_513_fu_20564_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_514_fu_19973_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_515_fu_20577_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_516_fu_19979_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_517_fu_20590_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_518_fu_20600_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_519_fu_20610_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_112_fu_250_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_114_fu_360_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_116_fu_470_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_118_fu_580_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_120_fu_690_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_122_fu_800_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_124_fu_910_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_126_fu_1020_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_128_fu_1130_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_130_fu_1240_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_132_fu_1350_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_134_fu_1460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_136_fu_1570_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_138_fu_1680_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U570 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_6487_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_182_fu_6509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_fu_6545_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U561 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_fu_6605_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U559 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U579 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_108_fu_6670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_184_fu_6692_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U574 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U557 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U571 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U572 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U563 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U567 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_43_fu_6834_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U578 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_188_fu_6898_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U569 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_189_fu_6950_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U564 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U575 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_0_U558 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U576 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U577 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_46_fu_7072_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_47_fu_7100_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE add_ln864_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U556 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U568 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_44_fu_7170_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U580 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_0_U565 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_196_fu_7247_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U562 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_45_fu_7296_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_0_U560 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE mul_ln864_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln864_46_fu_7334_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:864 VARIABLE sub_ln864_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U573 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_0_U566 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_7387_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_404_fu_7531_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_405_fu_7541_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_406_fu_7551_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_407_fu_7561_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_408_fu_7393_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_409_fu_7399_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_410_fu_7577_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_411_fu_7405_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_412_fu_7590_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_413_fu_7600_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_414_fu_7610_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_415_fu_7411_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_416_fu_7623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_417_fu_7417_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_418_fu_7427_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_419_fu_7636_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_420_fu_7433_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_421_fu_7649_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_423_fu_7665_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_425_fu_7685_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_426_fu_7439_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_427_fu_7698_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_428_fu_7708_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_429_fu_7718_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_430_fu_7445_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_431_fu_7455_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_432_fu_7461_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_433_fu_7734_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_434_fu_7744_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_435_fu_7754_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_436_fu_7467_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_437_fu_7767_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_439_fu_7473_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_440_fu_7786_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_441_fu_7796_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_99_fu_166_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_101_fu_276_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_103_fu_386_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_105_fu_496_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_107_fu_606_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_109_fu_716_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_111_fu_826_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:423 VARIABLE p_Val2_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_0_U603 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_0_U605 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_0_U602 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_12s_21_1_0_U604 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_237_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_403_fu_263_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config19_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_119_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:501 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_145_p2 SOURCE firmware/nnet_utils/nnet_activation.h:116 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_151_p2 SOURCE firmware/nnet_utils/nnet_activation.h:113 VARIABLE add_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sigmoid_table_U SOURCE {} VARIABLE sigmoid_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_0_U615 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_0_U617 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_10s_19_1_0_U614 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_10ns_18_1_0_U616 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE r_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_237_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_398_fu_247_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_399_fu_257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_400_fu_267_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} tau_nn {AREA {DSP 202 BRAM 1 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.558 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for tau_nn.
INFO: [VLOG 209-307] Generating Verilog RTL for tau_nn.
Execute         syn_report -model tau_nn -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 415.21 MHz
Command       autosyn done; 93.69 sec.
Command     csynth_design done; 215.96 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 213.23 seconds. CPU system time: 3.7 seconds. Elapsed time: 215.96 seconds; current allocated memory: 102.699 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.21 sec.
