

================================================================
== Vitis HLS Report for 'store_block_C_proc30'
================================================================
* Date:           Mon Sep  4 09:41:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.291 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      143|      143|  1.901 us|  1.901 us|  143|  143|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.36>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%jj_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %jj_read, i4 0"   --->   Operation 5 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl"   --->   Operation 6 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %jj_read, i2 0"   --->   Operation 7 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2"   --->   Operation 8 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%empty = sub i11 %p_shl_cast, i11 %p_shl2_cast"   --->   Operation 9 'sub' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_1446 = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty_1446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (6.91ns)   --->   "%call_ln0 = call void @store_block_C_proc30_Pipeline_store_block_C, i32 %C_0_11, i6 %jj_read, i32 %C_0_10, i32 %C_0_9, i32 %C_0_8, i32 %C_0_7, i32 %C_0_6, i32 %C_0_5, i32 %C_0_4, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_11_11, i32 %C_11_10, i32 %C_11_9, i32 %C_11_8, i32 %C_11_7, i32 %C_11_6, i32 %C_11_5, i32 %C_11_4, i32 %C_11_3, i32 %C_11_2, i32 %C_11_1, i32 %C_11_0, i32 %C_10_11, i32 %C_10_10, i32 %C_10_9, i32 %C_10_8, i32 %C_10_7, i32 %C_10_6, i32 %C_10_5, i32 %C_10_4, i32 %C_10_3, i32 %C_10_2, i32 %C_10_1, i32 %C_10_0, i32 %C_9_11, i32 %C_9_10, i32 %C_9_9, i32 %C_9_8, i32 %C_9_7, i32 %C_9_6, i32 %C_9_5, i32 %C_9_4, i32 %C_9_3, i32 %C_9_2, i32 %C_9_1, i32 %C_9_0, i32 %C_8_11, i32 %C_8_10, i32 %C_8_9, i32 %C_8_8, i32 %C_8_7, i32 %C_8_6, i32 %C_8_5, i32 %C_8_4, i32 %C_8_3, i32 %C_8_2, i32 %C_8_1, i32 %C_8_0, i32 %C_7_11, i32 %C_7_10, i32 %C_7_9, i32 %C_7_8, i32 %C_7_7, i32 %C_7_6, i32 %C_7_5, i32 %C_7_4, i32 %C_7_3, i32 %C_7_2, i32 %C_7_1, i32 %C_7_0, i32 %C_6_11, i32 %C_6_10, i32 %C_6_9, i32 %C_6_8, i32 %C_6_7, i32 %C_6_6, i32 %C_6_5, i32 %C_6_4, i32 %C_6_3, i32 %C_6_2, i32 %C_6_1, i32 %C_6_0, i32 %C_5_11, i32 %C_5_10, i32 %C_5_9, i32 %C_5_8, i32 %C_5_7, i32 %C_5_6, i32 %C_5_5, i32 %C_5_4, i32 %C_5_3, i32 %C_5_2, i32 %C_5_1, i32 %C_5_0, i32 %C_4_11, i32 %C_4_10, i32 %C_4_9, i32 %C_4_8, i32 %C_4_7, i32 %C_4_6, i32 %C_4_5, i32 %C_4_4, i32 %C_4_3, i32 %C_4_2, i32 %C_4_1, i32 %C_4_0, i32 %C_3_11, i32 %C_3_10, i32 %C_3_9, i32 %C_3_8, i32 %C_3_7, i32 %C_3_6, i32 %C_3_5, i32 %C_3_4, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_11, i32 %C_2_10, i32 %C_2_9, i32 %C_2_8, i32 %C_2_7, i32 %C_2_6, i32 %C_2_5, i32 %C_2_4, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_11, i32 %C_1_10, i32 %C_1_9, i32 %C_1_8, i32 %C_1_7, i32 %C_1_6, i32 %C_1_5, i32 %C_1_4, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_0, i32 %block_C_drainer_126, i32 %block_C_drainer_227, i32 %block_C_drainer_328, i32 %block_C_drainer_429, i32 %block_C_drainer_530, i32 %block_C_drainer_631, i32 %block_C_drainer_732, i32 %block_C_drainer_833, i32 %block_C_drainer_934, i32 %block_C_drainer_1035, i32 %block_C_drainer_1136, i11 %empty, i32 %block_C_drainer_025"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1136, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1035, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_934, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_833, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_732, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_631, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_530, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_429, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_328, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_227, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_126, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_025, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @store_block_C_proc30_Pipeline_store_block_C, i32 %C_0_11, i6 %jj_read, i32 %C_0_10, i32 %C_0_9, i32 %C_0_8, i32 %C_0_7, i32 %C_0_6, i32 %C_0_5, i32 %C_0_4, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_11_11, i32 %C_11_10, i32 %C_11_9, i32 %C_11_8, i32 %C_11_7, i32 %C_11_6, i32 %C_11_5, i32 %C_11_4, i32 %C_11_3, i32 %C_11_2, i32 %C_11_1, i32 %C_11_0, i32 %C_10_11, i32 %C_10_10, i32 %C_10_9, i32 %C_10_8, i32 %C_10_7, i32 %C_10_6, i32 %C_10_5, i32 %C_10_4, i32 %C_10_3, i32 %C_10_2, i32 %C_10_1, i32 %C_10_0, i32 %C_9_11, i32 %C_9_10, i32 %C_9_9, i32 %C_9_8, i32 %C_9_7, i32 %C_9_6, i32 %C_9_5, i32 %C_9_4, i32 %C_9_3, i32 %C_9_2, i32 %C_9_1, i32 %C_9_0, i32 %C_8_11, i32 %C_8_10, i32 %C_8_9, i32 %C_8_8, i32 %C_8_7, i32 %C_8_6, i32 %C_8_5, i32 %C_8_4, i32 %C_8_3, i32 %C_8_2, i32 %C_8_1, i32 %C_8_0, i32 %C_7_11, i32 %C_7_10, i32 %C_7_9, i32 %C_7_8, i32 %C_7_7, i32 %C_7_6, i32 %C_7_5, i32 %C_7_4, i32 %C_7_3, i32 %C_7_2, i32 %C_7_1, i32 %C_7_0, i32 %C_6_11, i32 %C_6_10, i32 %C_6_9, i32 %C_6_8, i32 %C_6_7, i32 %C_6_6, i32 %C_6_5, i32 %C_6_4, i32 %C_6_3, i32 %C_6_2, i32 %C_6_1, i32 %C_6_0, i32 %C_5_11, i32 %C_5_10, i32 %C_5_9, i32 %C_5_8, i32 %C_5_7, i32 %C_5_6, i32 %C_5_5, i32 %C_5_4, i32 %C_5_3, i32 %C_5_2, i32 %C_5_1, i32 %C_5_0, i32 %C_4_11, i32 %C_4_10, i32 %C_4_9, i32 %C_4_8, i32 %C_4_7, i32 %C_4_6, i32 %C_4_5, i32 %C_4_4, i32 %C_4_3, i32 %C_4_2, i32 %C_4_1, i32 %C_4_0, i32 %C_3_11, i32 %C_3_10, i32 %C_3_9, i32 %C_3_8, i32 %C_3_7, i32 %C_3_6, i32 %C_3_5, i32 %C_3_4, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_11, i32 %C_2_10, i32 %C_2_9, i32 %C_2_8, i32 %C_2_7, i32 %C_2_6, i32 %C_2_5, i32 %C_2_4, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_11, i32 %C_1_10, i32 %C_1_9, i32 %C_1_8, i32 %C_1_7, i32 %C_1_6, i32 %C_1_5, i32 %C_1_4, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_0, i32 %block_C_drainer_126, i32 %block_C_drainer_227, i32 %block_C_drainer_328, i32 %block_C_drainer_429, i32 %block_C_drainer_530, i32 %block_C_drainer_631, i32 %block_C_drainer_732, i32 %block_C_drainer_833, i32 %block_C_drainer_934, i32 %block_C_drainer_1035, i32 %block_C_drainer_1136, i11 %empty, i32 %block_C_drainer_025"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.37ns
The critical path consists of the following:
	fifo read operation ('jj_read') on port 'jj' [159]  (3.63 ns)
	'sub' operation ('empty') [176]  (1.73 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'store_block_C_proc30_Pipeline_store_block_C' [178]  (6.91 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
