DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 47
DRAM Socket0: 45
DRAM Socket0: 36
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 42
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 42
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 8
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 10
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 8
DRAM Socket0: 4
DRAM Socket0: 48
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 8
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 7
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 51
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 40
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 46
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 8
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 9
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 11
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 88
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 17
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 9
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 226
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 40
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 54
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 531
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 4
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 6
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 5
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 3
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 4
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 0
DRAM Socket0: 1
DRAM Socket0: 1
DRAM Socket0: 2
DRAM Socket0: 1
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 7
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 7
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 49
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 10
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 8
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 6
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 75
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 7
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 27
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 9
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 7
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 16
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 8
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 8
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 9
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 7
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 2
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 2
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 0
PACKAGE Socket0: 0
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
PACKAGE Socket0: 1
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 18
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 9
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 10
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 11
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 9
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 79
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 9
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 7
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 10
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 2
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 32
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 38
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 8
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 2
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 2
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 6
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 2
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 2
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 0
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
CORE Socket0: 1
