// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package idma_desc64_reg_pkg;

    localparam IDMA_DESC64_REG_TOP_DATA_WIDTH = 64;
    localparam IDMA_DESC64_REG_TOP_MIN_ADDR_WIDTH = 4;
    localparam IDMA_DESC64_REG_TOP_SIZE = 'h10;

    

    typedef struct {
        logic next;
    } idma_desc64_reg__status__busy__in_t;

    typedef struct {
        logic next;
    } idma_desc64_reg__status__fifo_full__in_t;

    typedef struct {
        idma_desc64_reg__status__busy__in_t busy;
        idma_desc64_reg__status__fifo_full__in_t fifo_full;
    } idma_desc64_reg__status__in_t;

    typedef struct {
        idma_desc64_reg__status__in_t status;
    } idma_desc64_reg__in_t;

    typedef struct {
        logic [63:0] value;
        logic swmod;
    } idma_desc64_reg__desc_addr__desc_addr__out_t;

    typedef struct {
        idma_desc64_reg__desc_addr__desc_addr__out_t desc_addr;
    } idma_desc64_reg__desc_addr__out_t;

    typedef struct {
        idma_desc64_reg__desc_addr__out_t desc_addr;
    } idma_desc64_reg__out_t;
endpackage
