--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Lab5TopLevel.twx Lab5TopLevel.ncd -o Lab5TopLevel.twr
Lab5TopLevel.pcf -ucf Lab5TopLevel.ucf

Design file:              Lab5TopLevel.ncd
Physical constraint file: Lab5TopLevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
ControlButton|    1.006(R)|      FAST  |   -0.043(R)|      SLOW  |Clock_BUFGP       |   0.000|
Reset        |    8.834(R)|      SLOW  |   -0.103(R)|      SLOW  |Clock_BUFGP       |   0.000|
Select       |    3.519(R)|      SLOW  |   -0.273(R)|      SLOW  |Clock_BUFGP       |   0.000|
SetClock     |    3.805(R)|      SLOW  |   -1.627(R)|      FAST  |Clock_BUFGP       |   0.000|
SetHour      |    1.649(R)|      SLOW  |   -0.813(R)|      FAST  |Clock_BUFGP       |   0.000|
SetMinute    |    1.924(R)|      SLOW  |   -1.057(R)|      FAST  |Clock_BUFGP       |   0.000|
TimeSelect<0>|    3.749(R)|      SLOW  |   -1.191(R)|      FAST  |Clock_BUFGP       |   0.000|
TimeSelect<1>|    3.559(R)|      SLOW  |   -1.040(R)|      FAST  |Clock_BUFGP       |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
AMPM          |         7.977(R)|      SLOW  |         4.457(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<0>|        10.427(R)|      SLOW  |         5.189(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<1>|        10.878(R)|      SLOW  |         5.087(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<2>|        10.934(R)|      SLOW  |         5.097(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<3>|        10.834(R)|      SLOW  |         4.996(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<4>|        11.318(R)|      SLOW  |         5.150(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<5>|        11.212(R)|      SLOW  |         5.211(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<6>|        10.659(R)|      SLOW  |         4.996(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<7>|        10.472(R)|      SLOW  |         4.984(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<0>|         8.852(R)|      SLOW  |         4.996(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<1>|         9.077(R)|      SLOW  |         5.134(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<2>|         8.923(R)|      SLOW  |         4.849(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistors<3>|         9.198(R)|      SLOW  |         5.003(R)|      FAST  |Clock_BUFGP       |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    4.939|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 06 21:58:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4576 MB



