[
{
  "directory": "C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vitis2/build",
  "command": "C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/arm-none-eabi-gcc.exe  -isystem C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/export/Zynq_AXI_7Segment_Vistis/sw/standalone_ps7_cortexa9_0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/x86_64-oesdk-mingw32/usr/lib/arm-xilinx-eabi/gcc/arm-xilinx-eabi/12.2.0/include-fixed -isystem C:/Xilinx/Vitis/2023.2/gnu/aarch32/nt/gcc-arm-none-eabi/aarch32-xilinx-eabi/usr/include  -O2 -DSDT -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -MMD -MP -specs=C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/export/Zynq_AXI_7Segment_Vistis/sw/standalone_ps7_cortexa9_0/Xilinx.spec -IC:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vistis/export/Zynq_AXI_7Segment_Vistis/sw/standalone_ps7_cortexa9_0/include -Wall -Wextra      -O0  -g3     -U__clang__ -o CMakeFiles/Zynq_AXI_7Segment_Vitis2.elf.dir/7seg.c.obj -c C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vitis2/src/7seg.c",
  "file": "C:/Verilog/Zynq_AXI_7Segment_Vitis2/Zynq_AXI_7Segment_Vitis2/src/7seg.c"
}
]