0.6
2018.3
Dec  7 2018
00:33:28
D:/leliy/loognson2020/project/augmips/ucas_lab/体系结构实验及指导书/LS_CPU_LAB/1_adder/1_adder/1_adder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/leliy/loognson2020/project/augmips/ucas_lab/体系结构实验及指导书/LS_CPU_LAB/1_adder/adder.v,1486602986,verilog,,D:/leliy/loognson2020/project/augmips/ucas_lab/体系结构实验及指导书/LS_CPU_LAB/1_adder/testbench.v,,adder,,,,,,,,
D:/leliy/loognson2020/project/augmips/ucas_lab/体系结构实验及指导书/LS_CPU_LAB/1_adder/testbench.v,1486602986,verilog,,,,testbench,,,,,,,,
