
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Thu Feb  1 18:47:44 2018
Host:		ieng6-ece-02.ucsd.edu (x86_64 w/Linux 2.6.32-696.18.7.el6.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS release 6.9 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net gnd
<CMD> set init_verilog ../../desdir/netlist/aes_cipher_top.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell aes_cipher_top
<CMD> set init_lef_file ../../libdir/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file ../../libdir/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Feb  1 18:48:06 2018
viaInitial ends at Thu Feb  1 18:48:06 2018
Reading WC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.40min, fe_mem=487.4M) ***
*** Begin netlist parsing (mem=487.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../desdir/netlist/aes_cipher_top.v'

*** Memory Usage v#1 (Current mem = 487.383M, initial mem = 151.930M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=487.4M) ***
Set top cell to aes_cipher_top.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes_cipher_top ...
*** Netlist is unique.
** info: there are 1680 modules.
** info: there are 10926 stdCell insts.

*** Memory Usage v#1 (Current mem = 545.461M, initial mem = 151.930M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File ../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../libdir/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../desdir/constraints/aes_cipher_top.sdc' ...
Current (total cpu=0:00:12.6, real=0:00:25.0, peak res=305.1M, current mem=664.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=321.8M, current mem=682.5M)
Current (total cpu=0:00:12.7, real=0:00:25.0, peak res=321.8M, current mem=682.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> createPlaceBlockage -box {10 90 40 170}
<CMD> createPlaceBlockage -box {45 90 75 170}
<CMD> createPlaceBlockage -box {185 90 215 170}
<CMD> createPlaceBlockage -box {220 90 250 170}
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> setDrawView fplan
<CMD> selectObject Module u0
<CMD> gui_select -rect {-213.131 154.014 91.880 133.286}
<CMD> selectObject Module u0
<CMD> gui_select -rect {-242.743 151.053 66.216 145.131}
<CMD> selectObject Module u0
<CMD> uiSetTool move
<CMD> setObjFPlanBox Module u0 75.2095 74.8615 187.8145 186.357
<CMD> setObjFPlanBox Module u0 79.1485 77.761 191.7485 189.361
<CMD> setObjFPlanBox Module u0 79.200 78.400 191.800 174.744
<CMD> setObjFPlanBox Module u0 79.200 78.400 191.800 169.808
<CMD> setObjFPlanBox Module u0 79.200 78.400 180.718 170.200
<CMD> setObjFPlanBox Module u0 77.226 82.348 178.826 174.148
<CMD> setObjFPlanBox Module u0 82.009 82.000 178.800 173.800
<CMD> setObjFPlanBox Module u0 82.000 85.906 178.800 173.800
<CMD> setObjFPlanBox Module u0 82.000 85.600 178.800 169.808
<CMD> setObjFPlanBox Module u0 82.000 85.600 174.796 170.200
<CMD> setObjFPlanBox Module u0 92.867 85.600 174.800 170.200
<CMD> setObjFPlanBox Module u0 85.957 85.600 174.800 170.200
<CMD> setObjFPlanBox Module u0 86.000 85.600 174.800 174.744
<CMD> setObjFPlanBox Module u0 86.000 85.600 179.731 175.600
<CMD> setObjFPlanBox Module u0 86.000 79.983 179.800 175.600
<CMD> setObjFPlanBox Module u0 81.022 80.200 179.800 175.600
<CMD> setObjFPlanBox Module u0 81.0 81.187 179.8 176.587
<CMD> deselectAll
<CMD> selectObject Module us00
<CMD> setObjFPlanBox Module us00 14.0865 201.209 59.6145 246.2885
<CMD> setObjFPlanBox Module us00 14.000 200.800 63.255 245.800
<CMD> setObjFPlanBox Module us00 14.000 219.162 63.200 245.800
<CMD> setObjFPlanBox Module us00 14.000 213.240 63.200 245.800
<CMD> setObjFPlanBox Module us00 14.000 210.279 63.200 245.800
<CMD> setObjFPlanBox Module us00 14.000 216.201 63.200 245.800
<CMD> setObjFPlanBox Module us00 13.013 217.0 62.213 245.8
<CMD> setObjFPlanBox Module us00 13.987 217.0 63.187 245.8
<CMD> setObjFPlanBox Module us00 14.000 214.227 63.200 245.800
<CMD> setObjFPlanBox Module us00 14.000 213.400 61.280 245.800
<CMD> deselectAll
<CMD> selectObject Module us01
<CMD> setObjFPlanBox Module us01 64.55 201.2085 109.9585 246.1695
<CMD> setObjFPlanBox Module us01 64.600 200.800 116.557 245.800
<CMD> setObjFPlanBox Module us01 64.600 214.227 116.600 245.800
<CMD> setObjFPlanBox Module us01 64.600 213.400 111.622 245.800
<CMD> deselectAll
<CMD> selectObject Module us02
<CMD> setObjFPlanBox Module us02 149.442 202.1965 195.1775 247.4815
<CMD> deselectAll
<CMD> selectObject Module us03
<CMD> setObjFPlanBox Module us03 203.0745 200.222 248.7465 245.444
<CMD> setObjFPlanBox Module us03 203.000 214.227 248.600 245.800
<CMD> deselectAll
<CMD> selectObject Module us02
<CMD> setObjFPlanBox Module us02 137.5545 202.6 183.3545 247.6
<CMD> setObjFPlanBox Module us03 198.486 213.400 248.600 245.800
<CMD> setObjFPlanBox Module us02 142.5355 199.639 188.3355 244.639
<CMD> setObjFPlanBox Module us02 142.600 199.000 188.400 244.000
<CMD> setObjFPlanBox Module us02 136.6775 199.9875 182.4775 244.9875
<CMD> undo
<CMD> setObjFPlanBox Module us02 136.6775 199.987 182.4775 244.987
<CMD> setObjFPlanBox Module us02 135.6125 200.8 181.4125 245.8
<CMD> setObjFPlanBox Module us02 135.600 200.800 190.589 245.800
<CMD> setObjFPlanBox Module us02 135.600 212.252 190.600 245.800
<CMD> setObjFPlanBox Module us02 135.600 215.214 190.600 245.800
<CMD> setObjFPlanBox Module us02 146.170 215.200 190.600 245.800
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> setObjFPlanBox Module us02 146.200 215.200 190.600 245.800
<CMD> setObjFPlanBox Module us02 146.200 215.200 193.517 245.800
<CMD> setObjFPlanBox Module us02 146.200 214.227 193.600 245.800
<CMD> zoomOut
<CMD> panPage -1 0
<CMD> deselectAll
<CMD> selectObject Module us20
<CMD> setObjFPlanBox Module us20 13.3675 163.4375 58.888 208.5095
<CMD> setObjFPlanBox Module us20 13.400 180.666 59.000 208.000
<CMD> setObjFPlanBox Module us20 13.400 181.000 62.662 208.000
<CMD> setObjFPlanBox Module us20 13.4 182.974 62.6 209.974
<CMD> setObjFPlanBox Module us20 13.400 181.653 62.600 209.800
<CMD> fit
<CMD> setObjFPlanBox Module us20 11.71 181.0 60.91 209.8
<CMD> setObjFPlanBox Module us20 11.3775 181.0 60.5775 209.8
<CMD> setObjFPlanBox Module us20 13.09 181.0 62.29 209.8
<CMD> deselectAll
<CMD> selectObject Module us00
<CMD> setObjFPlanBox Module us00 8.507 209.1745 55.707 241.5745
<CMD> undo
<CMD> setObjFPlanBox Module us01 64.600 213.400 111.600 245.800
<CMD> setObjFPlanBox Module us00 112.872 218.893 160.072 251.293
<CMD> undo
<CMD> setObjFPlanBox Module us00 14.000 215.529 61.200 245.800
<CMD> deselectAll
<CMD> selectObject Module us20
<CMD> setObjFPlanBox Module us20 13.000 181.000 62.200 211.303
<CMD> deselectAll
<CMD> selectObject Module us01
<CMD> setObjFPlanBox Module us01 65.8675 213.4 112.8675 245.8
<CMD> setObjFPlanBox Module us00 14.000 215.200 62.816 245.800
<CMD> setObjFPlanBox Module us01 65.800 215.106 112.800 245.800
<CMD> setObjFPlanBox Module us01 65.800 215.200 115.633 245.800
<CMD> fit
<CMD> zoomOut
<CMD> setObjFPlanBox Module us21 -45.743 50.910 0.000 96.202
<CMD> deselectAll
<CMD> selectObject Module us21
<CMD> setObjFPlanBox Module us21 65.805 166.26 111.548 211.5525
<CMD> zoomIn
<CMD> setObjFPlanBox Module us21 65.800 182.148 111.600 211.600
<CMD> setObjFPlanBox Module us21 65.800 182.800 116.055 211.600
<CMD> setObjFPlanBox Module us21 65.800 181.726 116.000 211.600
<CMD> fit
<CMD> fit
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectObject Module us32
<CMD> setObjFPlanBox Module us32 144.4985 160.984 191.2405 207.2655
<CMD> zoomIn
<CMD> setObjFPlanBox Module us32 145.6675 163.735 192.4675 210.535
<CMD> setObjFPlanBox Module us32 145.600 163.000 193.800 209.800
<CMD> setObjFPlanBox Module us32 145.600 182.148 193.800 209.800
<CMD> setObjFPlanBox Module us32 145.6 184.49 193.8 211.49
<CMD> setObjFPlanBox Module us32 145.600 182.571 193.800 211.600
<CMD> setObjFPlanBox Module us32 145.6 181.955 193.8 210.755
<CMD> setObjFPlanBox Module us32 145.6 181.5325 193.8 210.3325
<CMD> setObjFPlanBox Module us02 146.200 216.373 193.600 245.800
<CMD> setObjFPlanBox Module us32 145.600 181.000 193.800 212.148
<CMD> setObjFPlanBox Module us02 143.942 217.000 193.600 245.800
<CMD> setObjFPlanBox Module us32 143.942 181.000 193.800 211.600
<CMD> setObjFPlanBox Module us02 144.000 215.951 193.600 245.800
<CMD> deselectAll
<CMD> selectObject Module us03
<CMD> setObjFPlanBox Module us03 198.4 213.8225 248.6 246.2225
<CMD> setObjFPlanBox Module us03 198.400 214.683 248.600 245.800
<CMD> deselectAll
<CMD> selectObject Module us33
<CMD> setObjFPlanBox Module us33 197.578 165.632 243.377 210.98
<CMD> setObjFPlanBox Module us33 197.600 164.800 249.151 209.800
<CMD> setObjFPlanBox Module us33 197.600 180.036 249.200 209.800
<CMD> setObjFPlanBox Module us33 198.0225 181.3125 249.6225 211.9125
<CMD> setObjFPlanBox Module us33 198.000 180.458 249.600 211.600
<CMD> fit
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectObject Module us10
<CMD> setObjFPlanBox Module us10 -223.9055 132.035 -177.4445 178.0385
<CMD> deselectAll
<CMD> selectObject Module us22
<CMD> setObjFPlanBox Module us22 13.9585 15.211 59.5425 60.346
<CMD> deselectAll
<CMD> selectObject Module us23
<CMD> setObjFPlanBox Module us23 76.021 16.4785 122.4195 62.42
<CMD> fit
<CMD> deselectAll
<CMD> selectObject Module us22
<CMD> setObjFPlanBox Module us22 14.000 15.400 59.600 42.291
<CMD> setObjFPlanBox Module us22 14.000 15.400 63.661 42.400
<CMD> setObjFPlanBox Module us22 14.000 15.400 63.600 43.982
<CMD> setObjFPlanBox Module us22 14.000 15.400 63.600 45.249
<CMD> deselectAll
<CMD> selectObject Module us23
<CMD> setObjFPlanBox Module us23 69.2395 15.9325 115.6395 62.7325
<CMD> setObjFPlanBox Module us23 66.6645 15.4 113.0645 62.2
<CMD> setObjFPlanBox Module us23 66.600 15.400 113.000 45.672
<CMD> setObjFPlanBox Module us23 68.713 16.245 115.113 46.845
<CMD> undo
<CMD> setObjFPlanBox Module us23 66.600 15.400 116.478 46.000
<CMD> setObjFPlanBox Module us23 66.600 15.400 119.013 46.000
<CMD> setObjFPlanBox Module us23 66.600 15.400 117.745 46.000
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectObject Module us30
<CMD> setObjFPlanBox Module us30 -227.435 -54.5065 -181.438 -8.9625
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 203.909 16.4785 249.708 61.8265
<CMD> deselectAll
<CMD> selectObject Module us30
<CMD> setObjFPlanBox Module us30 143.9685 15.211 189.9655 60.755
<CMD> zoomIn
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 204.0 14.242 249.8 59.242
<CMD> setObjFPlanBox Module us31 204.000 13.600 249.800 45.248
<CMD> setObjFPlanBox Module us31 199.293 13.600 249.800 46.000
<CMD> setObjFPlanBox Module us31 199.200 13.600 249.800 47.361
<CMD> setObjFPlanBox Module us31 199.200 13.600 249.800 45.671
<CMD> setObjFPlanBox Module us31 201.406 13.600 249.800 46.000
<CMD> deselectAll
<CMD> selectObject Module us30
<CMD> setObjFPlanBox Module us30 153.296 13.2875 199.296 58.2875
<CMD> setObjFPlanBox Module us30 153.200 13.600 199.200 45.671
<CMD> setObjFPlanBox Module us30 149.858 13.600 199.200 46.000
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectObject Module us10
<CMD> setObjFPlanBox Module us10 11.866 52.177 58.327 98.1805
<CMD> setObjFPlanBox Module us11 -228.148 50.910 -182.286 96.320
<CMD> deselectAll
<CMD> selectObject Module us11
<CMD> setObjFPlanBox Module us11 68.468 50.9095 114.3305 96.32
<CMD> deselectAll
<CMD> selectObject Module us12
<CMD> setObjFPlanBox Module us12 149.8225 50.9095 195.038 95.6795
<CMD> deselectAll
<CMD> selectObject Module us13
<CMD> setObjFPlanBox Module us13 200.1085 50.9095 245.915 96.265
<CMD> zoomIn
<CMD> setObjFPlanBox Module us10 11.800 51.400 58.200 79.895
<CMD> setObjFPlanBox Module us11 68.400 51.400 114.200 79.895
<CMD> deselectAll
<CMD> selectObject Module us11
<CMD> setObjFPlanBox Module us11 66.2875 50.1325 112.0875 78.9325
<CMD> setObjFPlanBox Module us11 66.200 49.600 116.900 78.400
<CMD> setObjFPlanBox Module us11 66.200 49.600 116.800 78.628
<CMD> deselectAll
<CMD> selectObject Module us10
<CMD> setObjFPlanBox Module us10 13.9125 49.71 60.3125 78.51
<CMD> setObjFPlanBox Module us10 14.000 49.600 64.084 78.400
<CMD> deselectAll
<CMD> selectObject Module us11
<CMD> setObjFPlanBox Module us11 66.200 49.600 118.168 78.400
<CMD> deselectAll
<CMD> selectObject Module us10
<CMD> setObjFPlanBox Module us10 14.000 49.600 64.000 79.050
<CMD> setObjFPlanBox Module us10 14.000 49.600 64.000 79.895
<CMD> deselectAll
<CMD> selectObject Module us11
<CMD> setObjFPlanBox Module us11 66.200 49.600 118.200 78.628
<CMD> setObjFPlanBox Module us12 149.800 51.400 195.000 77.782
<CMD> deselectAll
<CMD> selectObject Module us12
<CMD> setObjFPlanBox Module us12 150.2225 49.2875 195.4225 76.2875
<CMD> setObjFPlanBox Module us12 150.200 49.600 195.400 78.206
<CMD> deselectAll
<CMD> selectObject Module us13
<CMD> setObjFPlanBox Module us13 203.5805 48.442 249.3805 93.442
<CMD> setObjFPlanBox Module us12 150.200 49.600 198.870 78.400
<CMD> deselectAll
<CMD> selectObject Module us12
<CMD> setObjFPlanBox Module us12 150.2 49.1775 198.8 77.9775
<CMD> setObjFPlanBox Module us12 150.2 48.3325 198.8 77.1325
<CMD> setObjFPlanBox Module us12 149.7775 49.0675 198.3775 77.8675
<CMD> setObjFPlanBox Module us13 203.600 47.800 249.400 78.628
<CMD> setObjFPlanBox Module us13 201.828 47.800 249.400 78.400
<CMD> deselectAll
<CMD> selectObject Module us13
<CMD> setObjFPlanBox Module us13 202.2225 49.0675 249.8225 79.6675
<CMD> setObjFPlanBox Module us13 200.983 49.600 249.800 80.200
<CMD> setObjFPlanBox Module us12 149.800 49.600 198.400 78.628
<CMD> deselectAll
<CMD> selectObject Module us12
<CMD> setObjFPlanBox Module us12 150.2225 49.6 198.8225 78.4
<CMD> setObjFPlanBox Module us12 150.200 49.600 198.800 79.050
<CMD> setObjFPlanBox Module us12 150.200 49.600 198.800 78.206
<CMD> setObjFPlanBox Module us12 150.200 49.600 198.800 78.628
<CMD> setObjFPlanBox Module us12 149.435 49.600 198.800 78.400
<CMD> setObjFPlanBox Module us12 149.4 51.29 198.8 80.09
<CMD> undo
<CMD> deselectAll
<CMD> selectObject Module us30
<CMD> setObjFPlanBox Module us30 148.11 13.6 197.51 46.0
<CMD> setObjFPlanBox Module us30 148.200 13.600 197.600 44.403
<CMD> deselectAll
<CMD> selectObject Module us12
<CMD> setObjFPlanBox Module us12 148.1325 47.0645 197.5325 75.8645
<CMD> setObjFPlanBox Module us12 148.200 47.800 197.600 77.360
<CMD> setObjFPlanBox Module us12 148.200 47.800 197.600 79.050
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 201.4 12.755 249.8 45.155
<CMD> deselectAll
<CMD> selectObject Module us13
<CMD> setObjFPlanBox Module us13 201.0 48.3325 249.8 78.9325
<CMD> setObjFPlanBox Module us31 201.400 13.600 249.800 46.000
<CMD> deselectAll
<CMD> selectObject Module us31
<CMD> setObjFPlanBox Module us31 201.4 12.755 249.8 45.155
<CMD> setObjFPlanBox Module us31 201.4 11.4875 249.8 43.8875
<CMD> setObjFPlanBox Module us31 200.138 11.800 249.800 44.200
<CMD> setObjFPlanBox Module us31 201.89 11.8 251.49 44.2
<CMD> setObjFPlanBox Module us31 201.800 14.404 251.400 44.200
<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18510 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1062.63 CPU=0:00:01.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1062.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:02.9) (Real : 0:00:02.0) (mem : 1062.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 480 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :     13 instances of type 'INVD4' removed
*       :     15 instances of type 'INVD3' removed
*       :     33 instances of type 'INVD2' removed
*       :      4 instances of type 'INVD16' removed
*       :      1 instance  of type 'INVD12' removed
*       :    130 instances of type 'INVD1' removed
*       :      3 instances of type 'INVD0' removed
*       :      2 instances of type 'CKND6' removed
*       :      4 instances of type 'CKND4' removed
*       :      7 instances of type 'CKND3' removed
*       :     19 instances of type 'CKND2' removed
*       :     18 instances of type 'CKND1' removed
*       :     52 instances of type 'CKND0' removed
*       :     19 instances of type 'CKBD4' removed
*       :     24 instances of type 'CKBD1' removed
*       :     16 instances of type 'CKBD0' removed
*       :     15 instances of type 'BUFFD8' removed
*       :     28 instances of type 'BUFFD6' removed
*       :     57 instances of type 'BUFFD4' removed
*       :      2 instances of type 'BUFFD3' removed
*       :      8 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD16' removed
*       :      7 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=10487 (0 fixed + 10487 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10746 #term=42314 #term/net=3.94, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=388
stdCell: 10487 single + 0 double + 0 multi
Total standard cell length = 15.8104 (mm), area = 0.0285 (mm^2)
Estimated cell power/ground rail width = 0.225 um
Average module density = 0.580.
Density for the design = 0.580.
       = stdcell_area 79052 sites (28459 um^2) / alloc_area 136260 sites (49054 um^2).
Pin Density = 0.2590.
            = total # of pins 42314 / total area 163346.

*Internal placement parameters: * | 15 | 0x001555
End delay calculation. (MEM=1076.7 CPU=0:00:01.6 REAL=0:00:01.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.632e+04 (5.63e+04 0.00e+00)
              Est.  stn bbox = 6.315e+04 (6.31e+04 0.00e+00)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1076.7M
Iteration  2: Total net bbox = 8.186e+04 (4.39e+04 3.80e+04)
              Est.  stn bbox = 9.643e+04 (5.07e+04 4.57e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1076.7M
Iteration  3: Total net bbox = 1.098e+05 (6.59e+04 4.38e+04)
              Est.  stn bbox = 1.345e+05 (8.33e+04 5.12e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1076.7M
Iteration  4: Total net bbox = 1.677e+05 (6.09e+04 1.07e+05)
              Est.  stn bbox = 2.049e+05 (7.66e+04 1.28e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1076.7M
End delay calculation. (MEM=1095.78 CPU=0:00:01.5 REAL=0:00:02.0)
Iteration  5: Total net bbox = 2.627e+05 (1.43e+05 1.19e+05)
              Est.  stn bbox = 3.188e+05 (1.74e+05 1.45e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 1095.8M
Iteration  6: Total net bbox = 2.431e+05 (1.32e+05 1.12e+05)
              Est.  stn bbox = 2.970e+05 (1.62e+05 1.35e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1095.8M
End delay calculation. (MEM=1095.78 CPU=0:00:01.5 REAL=0:00:01.0)
Iteration  7: Total net bbox = 2.513e+05 (1.35e+05 1.16e+05)
              Est.  stn bbox = 3.069e+05 (1.66e+05 1.41e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1095.8M
Iteration  8: Total net bbox = 2.568e+05 (1.32e+05 1.25e+05)
              Est.  stn bbox = 3.140e+05 (1.63e+05 1.51e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1095.8M
End delay calculation. (MEM=1095.78 CPU=0:00:01.5 REAL=0:00:01.0)
Iteration  9: Total net bbox = 2.589e+05 (1.35e+05 1.24e+05)
              Est.  stn bbox = 3.168e+05 (1.66e+05 1.51e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1095.8M
Iteration 10: Total net bbox = 2.622e+05 (1.35e+05 1.28e+05)
              Est.  stn bbox = 3.208e+05 (1.66e+05 1.55e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1095.8M
End delay calculation. (MEM=1095.78 CPU=0:00:01.5 REAL=0:00:02.0)
Iteration 11: Total net bbox = 2.656e+05 (1.38e+05 1.27e+05)
              Est.  stn bbox = 3.246e+05 (1.70e+05 1.55e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1095.8M
Iteration 12: Total net bbox = 2.693e+05 (1.38e+05 1.31e+05)
              Est.  stn bbox = 3.288e+05 (1.70e+05 1.59e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1095.8M
End delay calculation. (MEM=1095.78 CPU=0:00:01.5 REAL=0:00:02.0)
Iteration 13: Total net bbox = 2.696e+05 (1.39e+05 1.31e+05)
              Est.  stn bbox = 3.292e+05 (1.70e+05 1.59e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1095.8M
Iteration 14: Total net bbox = 2.800e+05 (1.46e+05 1.34e+05)
              Est.  stn bbox = 3.403e+05 (1.78e+05 1.62e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1095.8M
Iteration 15: Total net bbox = 2.786e+05 (1.48e+05 1.31e+05)
              Est.  stn bbox = 3.384e+05 (1.80e+05 1.58e+05)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 1038.5M
Iteration 16: Total net bbox = 2.831e+05 (1.51e+05 1.32e+05)
              Est.  stn bbox = 3.433e+05 (1.84e+05 1.59e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1038.5M
*** cost = 2.831e+05 (1.51e+05 1.32e+05) (cpu for global=0:00:26.5) real=0:00:27.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:02:50 mem=995.7M) ***
Total net bbox length = 2.835e+05 (1.517e+05 1.318e+05) (ext = 1.919e+04)
Move report: Detail placement moves 8995 insts, mean move: 4.22 um, max move: 47.00 um
	Max move on inst (u0/u0/U69): (157.80, 91.00) --> (146.80, 127.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1026.7MB
Summary Report:
Instances move: 8995 (out of 10487 movable)
Mean displacement: 4.22 um
Max displacement: 47.00 um (Instance: u0/u0/U69) (157.8, 91) -> (146.8, 127)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 2.697e+05 (1.408e+05 1.288e+05) (ext = 1.927e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1026.7MB
*** Finished refinePlace (0:02:52 mem=1026.7M) ***
*** Finished Initial Placement (cpu=0:00:31.1, real=0:00:31.0, mem=1026.7M) ***
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=10746  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 10746 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 10746 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.178332e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 41926
[NR-eagl] Layer2(M2)(V) length: 7.709370e+04um, number of vias: 57900
[NR-eagl] Layer3(M3)(H) length: 1.056730e+05um, number of vias: 14196
[NR-eagl] Layer4(M4)(V) length: 6.307016e+04um, number of vias: 7517
[NR-eagl] Layer5(M5)(H) length: 5.475846e+04um, number of vias: 1830
[NR-eagl] Layer6(M6)(V) length: 2.096096e+04um, number of vias: 200
[NR-eagl] Layer7(M7)(H) length: 2.812198e+03um, number of vias: 114
[NR-eagl] Layer8(M8)(V) length: 2.544800e+03um, number of vias: 0
[NR-eagl] Total length: 3.269133e+05um, number of vias: 123683
[NR-eagl] End Peak syMemory usage = 1037.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.38 seconds
**placeDesign ... cpu = 0: 0:35, real = 0: 0:36, mem = 1037.7M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1058.8M, totSessionCpu=0:02:54 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1061.8M)
Extraction called for design 'aes_cipher_top' of instances=10487 and nets=10775 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1061.812M)
** Profile ** Start :  cpu=0:00:00.0, mem=1061.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1061.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1122.25 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1122.2M) ***
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:57 mem=1122.2M)
** Profile ** Overall slacks :  cpu=0:00:02.6, mem=1122.2M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1122.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.085  |
|           TNS (ns):|-481.843 |
|    Violating Paths:|   392   |
|          All Paths:|   794   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     19 (19)      |   -0.328   |     19 (19)      |
|   max_tran     |     24 (605)     |   -2.819   |     24 (605)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.979%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1122.2M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1067.0M, totSessionCpu=0:02:57 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1099.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1099.0M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 10487

Instance distribution across the VT partitions:

 LVT : inst = 2747 (26.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 2747 (26.2%)

 HVT : inst = 7740 (73.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 7740 (73.8%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  10749
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    gnd
    0.90V	    vdd

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=897.92MB/897.92MB)

Begin Processing Timing Window Data for Power Calculation

clk(847.458MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.06MB/898.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.09MB/898.09MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 10%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 20%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 30%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 40%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 50%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 60%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 70%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 80%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 90%

Finished Levelizing
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)

Starting Activity Propagation
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 10%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 20%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.68MB/898.68MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)
 ... Calculating leakage power
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 10%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 20%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 30%
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT): 40%

Finished Calculating power
2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.84MB/898.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.87MB/898.87MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.88MB/898.88MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:06:14 (2018-Feb-02 03:06:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.19252768
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.02937       15.26
Macro                                  0           0
IO                                     0           0
Combinational                     0.1632       84.74
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1925         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   0.9     0.1925         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U803 (INVD16): 	 0.0001871
* 		Highest Leakage Power:                      U803 (INVD16): 	 0.0001871
* 		Total Cap: 	8.89223e-11 F
* 		Total instances in design: 10487
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.192528 mW
Cell usage statistics:  
Library tcbn65gpluswc , 10487 cells ( 100.000000%) , 0.192528 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=899.09MB/899.09MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -2.185 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.179 mW
Resizable instances =  10487 (100.0%), leakage = 0.179 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   2747 (26.2%), lkg = 0.065 mW (36.5%)
   -ve slk =   2608 (24.9%), lkg = 0.060 mW (33.4%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   7740 (73.8%), lkg = 0.113 mW (63.5%)
   -ve slk =   7513 (71.6%), lkg = 0.104 mW (58.4%)

OptMgr: Begin forced downsizing
OptMgr: 4264 instances resized in force mode
OptMgr: Updating timing
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1130.25 CPU=0:00:01.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1130.2M) ***
OptMgr: Design WNS: -3.433 ns
OptMgr: 1293 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -2.759 ns

Design leakage power (state independent) = 0.150 mW
Resizable instances =  10487 (100.0%), leakage = 0.150 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   1041 ( 9.9%), lkg = 0.033 mW (21.6%)
   -ve slk =   1034 ( 9.9%), lkg = 0.032 mW (21.1%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   9446 (90.1%), lkg = 0.118 mW (78.4%)
   -ve slk =   9092 (86.7%), lkg = 0.107 mW (70.8%)


Summary: cell sizing

 2971 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       2971       2971

   13 instances changed cell type from        AN2D1   to    CKAN2D0
   89 instances changed cell type from       AN2XD1   to    CKAN2D0
   18 instances changed cell type from       AN3XD1   to      AN3D0
   16 instances changed cell type from        AN4D1   to      AN4D0
    3 instances changed cell type from       AN4XD1   to      AN4D0
   13 instances changed cell type from       AO21D1   to     AO21D0
   12 instances changed cell type from       AO31D1   to     AO31D0
   36 instances changed cell type from     AOI211D1   to   AOI211D0
   39 instances changed cell type from    AOI211XD0   to   AOI211D0
   90 instances changed cell type from      AOI21D1   to    AOI21D0
    5 instances changed cell type from     AOI221D4   to   AOI221D2
   49 instances changed cell type from      AOI22D1   to    AOI22D0
   15 instances changed cell type from      AOI31D1   to    AOI31D0
    9 instances changed cell type from      AOI32D1   to    AOI32D0
   91 instances changed cell type from      CKAN2D1   to    CKAN2D0
   19 instances changed cell type from        CKND1   to      CKND0
    1 instances changed cell type from        CKND1   to      INVD0
   76 instances changed cell type from      CKND2D1   to    CKND2D0
    5 instances changed cell type from      CKND2D1   to      ND2D0
  203 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
    4 instances changed cell type from      IAO21D1   to    IAO21D0
    4 instances changed cell type from       IND2D1   to     IND2D0
    4 instances changed cell type from       IND4D1   to     IND4D0
   16 instances changed cell type from       INR2D1   to     INR2D0
    3 instances changed cell type from      INR2XD0   to     INR2D0
  396 instances changed cell type from        INVD1   to      CKND0
    2 instances changed cell type from        INVD1   to      INVD0
   14 instances changed cell type from     MAOI22D1   to   MAOI22D0
  186 instances changed cell type from     MOAI22D1   to   MOAI22D0
  146 instances changed cell type from        ND2D0   to    CKND2D0
  584 instances changed cell type from        ND2D1   to    CKND2D0
   14 instances changed cell type from        ND2D1   to    CKND2D1
    4 instances changed cell type from        ND2D1   to      ND2D0
   71 instances changed cell type from        ND2D2   to    CKND2D2
   11 instances changed cell type from        ND2D3   to    CKND2D3
   10 instances changed cell type from        ND2D4   to    CKND2D4
   13 instances changed cell type from        ND3D1   to      ND3D0
   16 instances changed cell type from        ND4D1   to      ND4D0
  118 instances changed cell type from        NR2D1   to      NR2D0
    2 instances changed cell type from        NR2D1   to     NR2XD0
    2 instances changed cell type from        NR2D2   to     NR2XD1
   65 instances changed cell type from       NR2XD0   to      NR2D0
    1 instances changed cell type from      OA211D1   to    OA211D0
   25 instances changed cell type from       OA21D1   to     OA21D0
   30 instances changed cell type from      OA222D1   to    OA222D0
   15 instances changed cell type from     OAI211D1   to   OAI211D0
   13 instances changed cell type from      OAI21D1   to    OAI21D0
   99 instances changed cell type from      OAI22D1   to    OAI22D0
   23 instances changed cell type from      OAI31D1   to    OAI31D0
   18 instances changed cell type from      OAI32D1   to    OAI32D0
    2 instances changed cell type from      OAI33D1   to    OAI33D0
    7 instances changed cell type from        OR2D1   to      OR2D0
   19 instances changed cell type from       OR2XD1   to      OR2D0
   25 instances changed cell type from        OR3D1   to      OR3D0
   20 instances changed cell type from        OR4D1   to      OR4D0
  110 instances changed cell type from       XNR2D1   to     XNR2D0
   14 instances changed cell type from       XNR3D1   to     XNR3D0
   53 instances changed cell type from       XOR3D1   to     XOR3D0
   10 instances changed cell type from       XOR4D1   to     XOR4D0
  checkSum: 2971



Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.68MB/912.68MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.68MB/912.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.68MB/912.68MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT)
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 10%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 20%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 30%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 40%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 50%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 60%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 70%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 80%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 90%

Finished Levelizing
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT)

Starting Activity Propagation
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT)
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 10%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 20%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.69MB/912.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT)
 ... Calculating leakage power
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 10%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 20%
2018-Feb-01 19:06:21 (2018-Feb-02 03:06:21 GMT): 30%
2018-Feb-01 19:06:22 (2018-Feb-02 03:06:22 GMT): 40%

Finished Calculating power
2018-Feb-01 19:06:22 (2018-Feb-02 03:06:22 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.69MB/912.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.69MB/912.69MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=912.69MB/912.69MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:06:22 (2018-Feb-02 03:06:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.16425327
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.02937       17.88
Macro                                  0           0
IO                                     0           0
Combinational                     0.1349       82.12
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1643         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Default                   0.9     0.1643         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U803 (INVD16): 	 0.0001871
* 		Highest Leakage Power:                      U803 (INVD16): 	 0.0001871
* 		Total Cap: 	8.66143e-11 F
* 		Total instances in design: 10487
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.164253 mW
Cell usage statistics:  
Library tcbn65gpluswc , 10487 cells ( 100.000000%) , 0.164253 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=912.69MB/912.69MB)

OptMgr: Leakage power optimization took: 8 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.236
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1252.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1252.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1252.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1252.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1252.5M)
CPU of: netlist preparation :0:00:00.0 (mem :1252.5M)

Mark undriven nets with IPOIgnored run...
**WARN: (IMPOPT-7098):	WARNING: SO is an undriven net with 1 fanouts.
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1252.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 651 out of 10487 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 7697
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -2.943  TNS Slack -759.772 Density 57.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.02%|        -|  -2.943|-759.772|   0:00:00.0| 1347.9M|
|    57.02%|        2|  -2.943|-759.968|   0:00:01.0| 1347.9M|
|    57.02%|        0|  -2.943|-759.968|   0:00:00.0| 1347.9M|
|    55.88%|      605|  -2.934|-752.246|   0:00:05.0| 1347.9M|
|    55.87%|        3|  -2.934|-752.246|   0:00:01.0| 1347.9M|
|    55.87%|        0|  -2.934|-752.246|   0:00:00.0| 1347.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.934  TNS Slack -752.246 Density 55.87
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1185.07M, totSessionCpu=0:03:20).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.87%|        -|  -2.934|-752.246|   0:00:00.0| 1324.6M|
|    55.87%|        -|  -2.934|-752.246|   0:00:00.0| 1324.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1324.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   403   |  5460   |   300   |    300  |     0   |     0   |     0   |     0   | -2.93 |          0|          0|          0|  55.87  |            |           |
|    15   |   247   |     9   |      9  |     0   |     0   |     0   |     0   | -2.25 |         54|          0|        362|  56.09  |   0:00:05.0|    1337.9M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.26 |          3|          0|         15|  56.10  |   0:00:00.0|    1337.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:06.0 real=0:00:05.0 mem=1337.9M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1186.1M, totSessionCpu=0:03:31 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.259  TNS Slack -626.011 
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  -2.259|-626.011|    56.10%|   0:00:00.0| 1337.6M|   WC_VIEW|  default| sa00_reg_3_/D         |
|  -1.969|-500.394|    57.13%|   0:00:16.0| 1404.3M|   WC_VIEW|  default| sa13_reg_3_/D         |
|  -1.827|-452.086|    57.76%|   0:00:05.0| 1404.3M|   WC_VIEW|  default| sa10_reg_2_/D         |
|  -1.827|-452.086|    57.76%|   0:00:01.0| 1404.3M|   WC_VIEW|  default| sa10_reg_2_/D         |
|  -1.086|-267.521|    59.75%|   0:00:32.0| 1404.3M|   WC_VIEW|  default| sa01_reg_0_/D         |
|  -1.049|-251.320|    60.62%|   0:00:13.0| 1404.3M|   WC_VIEW|  default| sa01_reg_0_/D         |
|  -1.049|-245.892|    60.97%|   0:00:04.0| 1404.3M|   WC_VIEW|  default| sa01_reg_0_/D         |
|  -1.049|-245.892|    60.97%|   0:00:00.0| 1404.3M|   WC_VIEW|  default| sa01_reg_0_/D         |
|  -0.887|-199.453|    62.59%|   0:00:19.0| 1404.3M|   WC_VIEW|  default| sa13_reg_5_/D         |
|  -0.887|-194.502|    63.05%|   0:00:10.0| 1404.3M|   WC_VIEW|  default| sa13_reg_5_/D         |
|  -0.887|-192.457|    63.26%|   0:00:03.0| 1404.3M|   WC_VIEW|  default| sa13_reg_5_/D         |
|  -0.887|-192.457|    63.26%|   0:00:01.0| 1404.3M|   WC_VIEW|  default| sa13_reg_5_/D         |
|  -0.809|-179.139|    63.94%|   0:00:09.0| 1404.3M|   WC_VIEW|  default| sa22_reg_1_/D         |
|  -0.809|-178.818|    64.02%|   0:00:07.0| 1404.3M|   WC_VIEW|  default| sa22_reg_1_/D         |
|  -0.809|-178.169|    64.13%|   0:00:02.0| 1404.3M|   WC_VIEW|  default| sa22_reg_1_/D         |
|  -0.809|-178.169|    64.13%|   0:00:01.0| 1404.3M|   WC_VIEW|  default| sa22_reg_1_/D         |
|  -0.767|-174.412|    64.49%|   0:00:05.0| 1404.3M|   WC_VIEW|  default| sa02_reg_1_/D         |
|  -0.767|-174.412|    64.49%|   0:00:02.0| 1404.3M|   WC_VIEW|  default| sa02_reg_1_/D         |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:10 real=0:02:10 mem=1404.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:10 real=0:02:10 mem=1404.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.767  TNS Slack -174.412 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.767
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.767  TNS Slack -174.412 Density 64.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.49%|        -|  -0.767|-174.412|   0:00:00.0| 1382.4M|
|    64.48%|        3|  -0.767|-174.296|   0:00:02.0| 1382.4M|
|    64.48%|        0|  -0.767|-174.296|   0:00:00.0| 1382.4M|
|    64.40%|       19|  -0.767|-174.231|   0:00:01.0| 1382.4M|
|    63.39%|      715|  -0.759|-173.899|   0:00:04.0| 1382.4M|
|    63.39%|        3|  -0.759|-173.893|   0:00:01.0| 1382.4M|
|    63.39%|        0|  -0.759|-173.893|   0:00:00.0| 1382.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.759  TNS Slack -173.893 Density 63.39
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:10.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1227.59M, totSessionCpu=0:05:57).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1227.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11337  numIgnoredNets=5
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 11332 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 11332 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.185064e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1236.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.18 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:05:58 mem=1236.9M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 11078 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.1 mem=1236.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1236.9M) ***
Move report: Timing Driven Placement moves 11059 insts, mean move: 11.93 um, max move: 171.40 um
	Max move on inst (FE_OFC493_sa23_1_): (196.60, 177.40) --> (138.60, 64.00)
	Runtime: CPU: 0:00:19.9 REAL: 0:00:21.0 MEM: 1319.7MB
Move report: Detail placement moves 3689 insts, mean move: 1.50 um, max move: 72.80 um
	Max move on inst (text_in_r_reg_63_): (215.40, 130.60) --> (248.60, 170.20)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1319.7MB
Summary Report:
Instances move: 11050 (out of 11078 movable)
Mean displacement: 12.00 um
Max displacement: 171.40 um (Instance: FE_OFC493_sa23_1_) (196.6, 177.4) -> (138.6, 64)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Runtime: CPU: 0:00:21.1 REAL: 0:00:22.0 MEM: 1319.7MB
*** Finished refinePlace (0:06:19 mem=1319.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11337  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 11337 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 11337 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.930148e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 43105
[NR-eagl] Layer2(M2)(V) length: 8.355460e+04um, number of vias: 60463
[NR-eagl] Layer3(M3)(H) length: 1.019101e+05um, number of vias: 11768
[NR-eagl] Layer4(M4)(V) length: 5.988723e+04um, number of vias: 5724
[NR-eagl] Layer5(M5)(H) length: 4.389738e+04um, number of vias: 595
[NR-eagl] Layer6(M6)(V) length: 1.137370e+04um, number of vias: 70
[NR-eagl] Layer7(M7)(H) length: 8.037000e+02um, number of vias: 28
[NR-eagl] Layer8(M8)(V) length: 3.120000e+02um, number of vias: 0
[NR-eagl] Total length: 3.017387e+05um, number of vias: 121753
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1249.5M)
Extraction called for design 'aes_cipher_top' of instances=11078 and nets=11369 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1249.488M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:03:26, real = 0:03:27, mem = 1249.5M, totSessionCpu=0:06:20 **
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1302.48 CPU=0:00:02.0 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1302.5M) ***
*** Timing NOT met, worst failing slack is -0.969
*** Check timing (0:00:02.6)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 30 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.969 TNS Slack -195.596 Density 63.39
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.969|   -0.969|-195.596| -195.596|    63.39%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.914|   -0.914|-194.493| -194.493|    63.40%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.882|   -0.882|-192.704| -192.704|    63.41%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.867|   -0.867|-192.414| -192.414|    63.41%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.862|   -0.862|-191.877| -191.877|    63.41%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.837|   -0.837|-191.399| -191.399|    63.42%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|  -0.806|   -0.806|-188.498| -188.498|    63.44%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.790|   -0.790|-187.074| -187.074|    63.47%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_6_/D         |
|  -0.780|   -0.780|-185.391| -185.391|    63.49%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa32_reg_1_/D         |
|  -0.757|   -0.757|-184.686| -184.686|    63.52%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.743|   -0.743|-183.310| -183.310|    63.53%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.719|   -0.719|-181.203| -181.203|    63.54%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.693|   -0.693|-178.162| -178.162|    63.56%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|  -0.678|   -0.678|-176.613| -176.613|    63.58%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.664|   -0.664|-170.835| -170.835|    63.60%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.646|   -0.646|-169.206| -169.206|    63.63%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.646|   -0.646|-166.190| -166.190|    63.64%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.641|   -0.641|-166.153| -166.153|    63.64%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.624|   -0.624|-164.709| -164.709|    63.66%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_0_/D         |
|  -0.619|   -0.619|-162.923| -162.923|    63.69%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.614|   -0.614|-160.964| -160.964|    63.71%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.614|   -0.614|-159.784| -159.784|    63.75%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.605|   -0.605|-159.770| -159.770|    63.75%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.590|   -0.590|-157.528| -157.528|    63.80%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.589|   -0.589|-155.386| -155.386|    63.86%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.581|   -0.581|-154.794| -154.794|    63.87%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.573|   -0.573|-152.147| -152.147|    63.95%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.573|   -0.573|-149.870| -149.870|    63.99%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.562|   -0.562|-149.728| -149.728|    63.99%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.559|   -0.559|-147.461| -147.461|    64.06%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.554|   -0.554|-145.785| -145.785|    64.09%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.543|   -0.543|-144.637| -144.637|    64.11%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.539|   -0.539|-142.084| -142.084|    64.16%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.532|   -0.532|-140.859| -140.859|    64.21%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.528|   -0.528|-138.633| -138.633|    64.25%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.527|   -0.527|-137.390| -137.390|    64.28%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.523|   -0.523|-136.938| -136.938|    64.30%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.519|   -0.519|-135.112| -135.112|    64.34%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.515|   -0.515|-134.162| -134.162|    64.36%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.511|   -0.511|-133.029| -133.029|    64.42%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.508|   -0.508|-131.830| -131.830|    64.46%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.508|   -0.508|-130.516| -130.516|    64.50%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.504|   -0.504|-130.398| -130.398|    64.52%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.504|   -0.504|-129.573| -129.573|    64.57%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.504|   -0.504|-129.574| -129.574|    64.57%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.496|   -0.496|-129.334| -129.334|    64.59%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.492|   -0.492|-127.158| -127.158|    64.67%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.482|   -0.482|-125.370| -125.370|    64.74%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.482|   -0.482|-122.586| -122.586|    64.85%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.482|   -0.482|-122.392| -122.392|    64.86%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.478|   -0.478|-121.635| -121.635|    64.95%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.478|   -0.478|-120.379| -120.379|    64.99%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.464|   -0.464|-120.164| -120.164|    65.03%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.463|   -0.463|-117.934| -117.934|    65.14%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.463|   -0.463|-117.763| -117.763|    65.16%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.463|   -0.463|-116.692| -116.692|    65.22%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.463|   -0.463|-116.680| -116.680|    65.23%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.463|   -0.463|-115.741| -115.741|    65.35%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.452|   -0.452|-115.719| -115.719|    65.37%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.448|   -0.448|-113.510| -113.510|    65.43%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.447|   -0.447|-111.739| -111.739|    65.48%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.447|   -0.447|-111.649| -111.649|    65.49%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.447|   -0.447|-111.060| -111.060|    65.53%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.444|   -0.444|-110.614| -110.614|    65.63%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.444|   -0.444|-109.772| -109.772|    65.68%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.444|   -0.444|-109.765| -109.765|    65.68%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.438|   -0.438|-109.529| -109.529|    65.72%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.435|   -0.435|-108.059| -108.059|    65.79%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.435|   -0.435|-106.550| -106.550|    65.88%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.435|   -0.435|-106.537| -106.537|    65.88%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.430|   -0.430|-106.105| -106.105|    65.99%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.430|   -0.430|-105.226| -105.226|    66.04%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.427|   -0.427|-104.974| -104.974|    66.10%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.427|   -0.427|-103.898| -103.898|    66.15%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.423|   -0.423|-103.581| -103.581|    66.20%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.418|   -0.418|-102.732| -102.732|    66.24%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.417|   -0.417|-101.594| -101.594|    66.29%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.416|   -0.416|-101.537| -101.537|    66.30%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.416|   -0.416|-101.086| -101.086|    66.33%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.416|   -0.416|-101.072| -101.072|    66.34%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.411|   -0.411|-100.694| -100.694|    66.43%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.407|   -0.407| -99.921|  -99.921|    66.49%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.407|   -0.407| -98.220|  -98.220|    66.56%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.407|   -0.407| -98.180|  -98.180|    66.57%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.406|   -0.406| -97.402|  -97.402|    66.68%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_4_/D         |
|  -0.403|   -0.403| -97.239|  -97.239|    66.71%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.403|   -0.403| -96.669|  -96.669|    66.74%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.403|   -0.403| -96.661|  -96.661|    66.74%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.395|   -0.395| -96.215|  -96.215|    66.82%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.392|   -0.392| -94.472|  -94.472|    66.93%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.392|   -0.392| -93.673|  -93.673|    66.99%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.391|   -0.391| -92.996|  -92.996|    67.14%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.391|   -0.391| -92.500|  -92.500|    67.16%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.386|   -0.386| -92.086|  -92.086|    67.27%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.384|   -0.384| -91.124|  -91.124|    67.37%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.376|   -0.376| -91.022|  -91.022|    67.40%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa23_reg_0_/D         |
|  -0.374|   -0.374| -89.368|  -89.368|    67.52%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.373|   -0.373| -88.480|  -88.480|    67.60%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.373|   -0.373| -88.461|  -88.461|    67.60%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.373|   -0.373| -87.986|  -87.986|    67.64%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.372|   -0.372| -87.250|  -87.250|    67.86%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.371|   -0.371| -87.069|  -87.069|    67.90%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.371|   -0.371| -86.233|  -86.233|    67.94%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.371|   -0.371| -86.228|  -86.228|    67.94%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.367|   -0.367| -85.743|  -85.743|    68.10%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.367|   -0.367| -84.933|  -84.933|    68.18%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.367|   -0.367| -84.831|  -84.831|    68.18%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.367|   -0.367| -84.429|  -84.429|    68.31%|   0:00:01.0| 1414.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.363|   -0.363| -84.381|  -84.381|    68.32%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.364|   -0.364| -83.835|  -83.835|    68.38%|   0:00:01.0| 1414.9M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.362|   -0.362| -83.546|  -83.546|    68.46%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.361|   -0.361| -83.507|  -83.507|    68.47%|   0:00:01.0| 1414.9M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.361|   -0.361| -83.137|  -83.137|    68.51%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.361|   -0.361| -82.843|  -82.843|    68.60%|   0:00:01.0| 1414.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.361|   -0.361| -82.840|  -82.840|    68.60%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.361|   -0.361| -82.714|  -82.714|    68.61%|   0:00:01.0| 1414.9M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.359|   -0.359| -82.668|  -82.668|    68.63%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.359|   -0.359| -82.218|  -82.218|    68.66%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.358|   -0.358| -82.192|  -82.192|    68.66%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.357|   -0.357| -81.879|  -81.879|    68.69%|   0:00:01.0| 1414.9M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.352|   -0.352| -81.793|  -81.793|    68.69%|   0:00:00.0| 1414.9M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.351|   -0.351| -80.228|  -80.228|    68.76%|   0:00:02.0| 1415.9M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.350|   -0.350| -80.138|  -80.138|    68.77%|   0:00:00.0| 1415.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.349|   -0.349| -79.683|  -79.683|    68.80%|   0:00:01.0| 1415.9M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.348|   -0.348| -79.165|  -79.165|    68.83%|   0:00:01.0| 1415.9M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.346|   -0.346| -79.155|  -79.155|    68.87%|   0:00:00.0| 1415.9M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.345|   -0.345| -78.333|  -78.333|    68.92%|   0:00:01.0| 1415.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.344|   -0.344| -77.950|  -77.950|    68.94%|   0:00:01.0| 1415.9M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.341|   -0.341| -77.686|  -77.686|    68.98%|   0:00:01.0| 1415.9M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.340|   -0.340| -77.289|  -77.289|    69.01%|   0:00:00.0| 1415.9M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.339|   -0.339| -77.060|  -77.060|    69.03%|   0:00:01.0| 1415.9M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.338|   -0.338| -76.826|  -76.826|    69.07%|   0:00:00.0| 1415.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.337|   -0.337| -76.455|  -76.455|    69.10%|   0:00:01.0| 1416.9M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.337|   -0.337| -75.411|  -75.411|    69.18%|   0:00:02.0| 1417.9M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.337|   -0.337| -75.341|  -75.341|    69.20%|   0:00:00.0| 1417.9M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.334|   -0.334| -74.784|  -74.784|    69.33%|   0:00:02.0| 1417.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.333|   -0.333| -73.898|  -73.898|    69.41%|   0:00:02.0| 1418.9M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.331|   -0.331| -73.877|  -73.877|    69.42%|   0:00:00.0| 1418.9M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.331|   -0.331| -73.271|  -73.271|    69.49%|   0:00:01.0| 1418.9M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.327|   -0.327| -73.242|  -73.242|    69.50%|   0:00:00.0| 1418.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.325|   -0.325| -71.988|  -71.988|    69.63%|   0:00:02.0| 1419.9M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.322|   -0.322| -71.143|  -71.143|    69.73%|   0:00:02.0| 1419.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.322|   -0.322| -70.707|  -70.707|    69.84%|   0:00:01.0| 1420.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.315|   -0.315| -70.663|  -70.663|    69.87%|   0:00:00.0| 1420.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.313|   -0.313| -68.969|  -68.969|    70.04%|   0:00:03.0| 1421.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.312|   -0.312| -67.775|  -67.775|    70.15%|   0:00:02.0| 1422.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.310|   -0.310| -67.090|  -67.090|    70.25%|   0:00:01.0| 1422.9M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.311|   -0.311| -66.378|  -66.378|    70.40%|   0:00:02.0| 1422.9M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.309|   -0.309| -66.358|  -66.358|    70.40%|   0:00:00.0| 1422.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.303|   -0.303| -65.699|  -65.699|    70.47%|   0:00:01.0| 1422.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.302|   -0.302| -64.303|  -64.303|    70.58%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.300|   -0.300| -63.629|  -63.629|    70.67%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.300|   -0.300| -63.275|  -63.275|    70.80%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.300|   -0.300| -63.227|  -63.227|    70.80%|   0:00:00.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.296|   -0.296| -62.716|  -62.716|    70.96%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.293|   -0.293| -62.030|  -62.030|    71.07%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.288|   -0.288| -61.204|  -61.204|    71.18%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.285|   -0.285| -60.312|  -60.312|    71.28%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.283|   -0.283| -59.688|  -59.688|    71.36%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.282|   -0.282| -58.986|  -58.986|    71.48%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.281|   -0.281| -58.581|  -58.581|    71.58%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.281|   -0.281| -58.135|  -58.135|    71.66%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.281|   -0.281| -58.094|  -58.094|    71.68%|   0:00:00.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.277|   -0.277| -57.354|  -57.354|    71.84%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.274|   -0.274| -56.894|  -56.894|    71.92%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.270|   -0.270| -56.045|  -56.045|    72.01%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.270|   -0.270| -55.558|  -55.558|    72.13%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.270|   -0.270| -55.550|  -55.550|    72.14%|   0:00:00.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.269|   -0.269| -54.911|  -54.911|    72.37%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.269|   -0.269| -54.855|  -54.855|    72.39%|   0:00:00.0| 1441.9M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.269|   -0.269| -54.506|  -54.506|    72.47%|   0:00:02.0| 1441.9M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.269|   -0.269| -54.139|  -54.139|    72.61%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.269|   -0.269| -54.083|  -54.083|    72.70%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.269|   -0.269| -52.804|  -52.804|    72.90%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| sa02_reg_6_/D         |
|  -0.269|   -0.269| -52.724|  -52.724|    72.93%|   0:00:00.0| 1441.9M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -52.105|  -52.105|    73.02%|   0:00:03.0| 1441.9M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.269|   -0.269| -51.657|  -51.657|    73.07%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.269|   -0.269| -51.240|  -51.240|    73.11%|   0:00:01.0| 1441.9M|   WC_VIEW|  reg2reg| sa02_reg_0_/D         |
|  -0.269|   -0.269| -51.022|  -51.022|    73.16%|   0:00:02.0| 1461.0M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.269|   -0.269| -50.979|  -50.979|    73.20%|   0:00:01.0| 1461.0M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.269|   -0.269| -50.687|  -50.687|    73.24%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.269|   -0.269| -50.415|  -50.415|    73.26%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.269|   -0.269| -50.229|  -50.229|    73.28%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -50.129|  -50.129|    73.30%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.269|   -0.269| -49.942|  -49.942|    73.34%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.269|   -0.269| -48.845|  -48.845|    73.72%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.269|   -0.269| -48.704|  -48.704|    73.78%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.269|   -0.269| -48.562|  -48.562|    73.83%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -48.423|  -48.423|    73.87%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.269|   -0.269| -48.065|  -48.065|    74.02%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.269|   -0.269| -48.033|  -48.033|    74.03%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.269|   -0.269| -47.404|  -47.404|    74.33%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.269|   -0.269| -46.920|  -46.920|    74.45%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa13_reg_2_/D         |
|  -0.269|   -0.269| -46.885|  -46.885|    74.47%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.269|   -0.269| -46.646|  -46.646|    74.56%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.269|   -0.269| -46.644|  -46.644|    74.57%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.269|   -0.269| -45.888|  -45.888|    74.83%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.269|   -0.269| -45.807|  -45.807|    74.91%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -45.670|  -45.670|    74.97%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -45.669|  -45.669|    74.98%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -45.294|  -45.294|    75.22%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -45.277|  -45.277|    75.23%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -45.199|  -45.199|    75.25%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -45.002|  -45.002|    75.37%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.269|   -0.269| -44.017|  -44.017|    75.62%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -43.956|  -43.956|    75.65%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.269|   -0.269| -43.311|  -43.311|    75.77%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_1_/D         |
|  -0.269|   -0.269| -43.237|  -43.237|    75.78%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -42.803|  -42.803|    76.11%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -42.725|  -42.725|    76.13%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -42.560|  -42.560|    76.19%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -42.559|  -42.559|    76.19%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -42.394|  -42.394|    76.36%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -42.394|  -42.394|    76.37%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.269|   -0.269| -41.270|  -41.270|    76.57%|   0:00:04.0| 1461.1M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.269|   -0.269| -41.146|  -41.146|    76.61%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -40.879|  -40.879|    76.76%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -40.878|  -40.878|    76.77%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -40.224|  -40.224|    77.06%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -40.010|  -40.010|    77.10%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -39.698|  -39.698|    77.26%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -39.634|  -39.634|    77.27%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -39.604|  -39.604|    77.35%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_1_/D         |
|  -0.269|   -0.269| -38.808|  -38.808|    77.53%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -38.754|  -38.754|    77.55%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -38.143|  -38.143|    77.87%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -38.139|  -38.139|    77.89%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -37.907|  -37.907|    78.00%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa12_reg_1_/D         |
|  -0.269|   -0.269| -37.861|  -37.861|    78.00%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -37.663|  -37.663|    78.19%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa13_reg_0_/D         |
|  -0.269|   -0.269| -37.614|  -37.614|    78.20%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -37.588|  -37.588|    78.22%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -37.491|  -37.491|    78.31%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -37.487|  -37.487|    78.32%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_0_/D         |
|  -0.269|   -0.269| -36.669|  -36.669|    78.51%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -36.607|  -36.607|    78.55%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.269|   -0.269| -35.870|  -35.870|    78.81%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_3_/D         |
|  -0.269|   -0.269| -35.845|  -35.845|    78.82%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -35.806|  -35.806|    78.89%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -35.800|  -35.800|    78.89%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -35.599|  -35.599|    79.07%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -35.596|  -35.596|    79.07%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -35.512|  -35.512|    79.08%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -35.405|  -35.405|    79.15%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.269|   -0.269| -34.677|  -34.677|    79.34%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.269|   -0.269| -34.566|  -34.566|    79.38%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -34.087|  -34.087|    79.46%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -34.036|  -34.036|    79.47%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -33.677|  -33.677|    79.74%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -33.671|  -33.671|    79.75%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -33.571|  -33.571|    79.80%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -33.450|  -33.450|    79.93%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.269|   -0.269| -32.628|  -32.628|    80.12%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -32.411|  -32.411|    80.15%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -32.234|  -32.234|    80.21%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -32.231|  -32.231|    80.22%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -31.865|  -31.865|    80.42%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -31.817|  -31.817|    80.44%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -31.694|  -31.694|    80.48%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_0_/D         |
|  -0.269|   -0.269| -31.592|  -31.592|    80.58%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.269|   -0.269| -31.582|  -31.582|    80.59%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.260|   -0.260| -30.834|  -30.834|    80.73%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_4_/D         |
|  -0.247|   -0.247| -30.800|  -30.800|    80.73%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_4_/D         |
|  -0.243|   -0.243| -30.755|  -30.755|    80.78%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa10_reg_4_/D         |
|  -0.235|   -0.235| -30.713|  -30.713|    80.79%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.235|   -0.235| -30.502|  -30.502|    80.86%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.235|   -0.235| -30.498|  -30.498|    80.86%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.231|   -0.231| -30.342|  -30.342|    81.02%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.231|   -0.231| -30.300|  -30.300|    81.03%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.231|   -0.231| -30.100|  -30.100|    81.07%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.231|   -0.231| -29.977|  -29.977|    81.11%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.231|   -0.231| -29.921|  -29.921|    81.12%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.231|   -0.231| -29.719|  -29.719|    81.28%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_7_/D         |
|  -0.231|   -0.231| -29.500|  -29.500|    81.30%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_7_/D         |
|  -0.231|   -0.231| -29.261|  -29.261|    81.44%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_7_/D         |
|  -0.231|   -0.231| -29.252|  -29.252|    81.45%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa02_reg_5_/D         |
|  -0.231|   -0.231| -29.124|  -29.124|    81.47%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_3_/D         |
|  -0.231|   -0.231| -29.093|  -29.093|    81.48%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_3_/D         |
|  -0.231|   -0.231| -28.990|  -28.990|    81.60%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_3_/D         |
|  -0.231|   -0.231| -28.977|  -28.977|    81.61%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.231|   -0.231| -28.919|  -28.919|    81.64%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.231|   -0.231| -28.784|  -28.784|    81.66%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.231|   -0.231| -28.779|  -28.779|    81.66%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.231|   -0.231| -28.715|  -28.715|    81.69%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa30_reg_1_/D         |
|  -0.231|   -0.231| -28.118|  -28.118|    81.84%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.952|  -27.952|    81.84%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.622|  -27.622|    82.01%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.588|  -27.588|    82.02%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.380|  -27.380|    82.11%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.236|  -27.236|    82.21%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.219|  -27.219|    82.21%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.212|  -27.212|    82.21%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -27.206|  -27.206|    82.26%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa33_reg_4_/D         |
|  -0.231|   -0.231| -26.760|  -26.760|    82.33%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa12_reg_0_/D         |
|  -0.231|   -0.231| -26.731|  -26.731|    82.34%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__28_/D     |
|  -0.231|   -0.231| -26.484|  -26.484|    82.48%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__28_/D     |
|  -0.231|   -0.231| -26.399|  -26.399|    82.49%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -26.267|  -26.267|    82.56%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -26.039|  -26.039|    82.62%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -26.021|  -26.021|    82.64%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -26.017|  -26.017|    82.65%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -25.897|  -25.897|    82.74%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -25.896|  -25.896|    82.75%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa03_reg_2_/D         |
|  -0.231|   -0.231| -25.503|  -25.503|    82.86%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.231|   -0.231| -25.429|  -25.429|    82.87%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.231|   -0.231| -25.225|  -25.225|    83.00%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.766|  -24.766|    83.05%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.663|  -24.663|    83.05%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.511|  -24.511|    83.12%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.508|  -24.508|    83.12%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.449|  -24.449|    83.15%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.372|  -24.372|    83.19%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.372|  -24.372|    83.19%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.355|  -24.355|    83.21%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -24.336|  -24.336|    83.22%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.231|   -0.231| -23.906|  -23.906|    83.29%|   0:00:03.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.702|  -23.702|    83.39%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.690|  -23.690|    83.39%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.621|  -23.621|    83.41%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.618|  -23.618|    83.40%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.520|  -23.520|    83.42%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.455|  -23.455|    83.46%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_7_/D         |
|  -0.231|   -0.231| -23.455|  -23.455|    83.46%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.231|   -0.231| -23.432|  -23.432|    83.47%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.231|   -0.231| -23.421|  -23.421|    83.50%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.231|   -0.231| -23.398|  -23.398|    83.50%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_7_/D         |
|  -0.231|   -0.231| -23.097|  -23.097|    83.54%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__26_/D     |
|  -0.231|   -0.231| -23.067|  -23.067|    83.54%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_2__29_/D     |
|  -0.231|   -0.231| -22.737|  -22.737|    83.58%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_2__29_/D     |
|  -0.231|   -0.231| -22.728|  -22.728|    83.58%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.231|   -0.231| -22.549|  -22.549|    83.67%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.231|   -0.231| -22.542|  -22.542|    83.67%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.231|   -0.231| -22.463|  -22.463|    83.69%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.231|   -0.231| -22.419|  -22.419|    83.72%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa31_reg_1_/D         |
|  -0.231|   -0.231| -22.032|  -22.032|    83.81%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|  -0.231|   -0.231| -21.963|  -21.963|    83.82%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.855|  -21.855|    83.87%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.844|  -21.844|    83.87%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.710|  -21.710|    83.96%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.701|  -21.701|    83.97%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.631|  -21.631|    83.99%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.623|  -21.623|    83.99%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.529|  -21.529|    84.03%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.504|  -21.504|    84.03%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa11_reg_1_/D         |
|  -0.231|   -0.231| -21.117|  -21.117|    84.09%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|  -0.231|   -0.231| -21.073|  -21.073|    84.12%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|  -0.231|   -0.231| -21.066|  -21.066|    84.12%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa22_reg_7_/D         |
|  -0.231|   -0.231| -20.850|  -20.850|    84.20%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__22_/D     |
|  -0.231|   -0.231| -20.773|  -20.773|    84.21%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.654|  -20.654|    84.22%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.614|  -20.614|    84.22%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.453|  -20.453|    84.31%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.453|  -20.453|    84.31%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.402|  -20.402|    84.32%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.390|  -20.390|    84.36%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa01_reg_2_/D         |
|  -0.231|   -0.231| -20.202|  -20.202|    84.41%|   0:00:02.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_2__11_/D     |
|  -0.231|   -0.231| -20.159|  -20.159|    84.42%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__10_/D     |
|  -0.231|   -0.231| -20.019|  -20.019|    84.45%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__1_/D      |
|  -0.231|   -0.231| -19.958|  -19.958|    84.46%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.231|   -0.231| -19.855|  -19.855|    84.47%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.231|   -0.231| -19.740|  -19.740|    84.53%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.231|   -0.231| -19.727|  -19.727|    84.53%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.231|   -0.231| -19.715|  -19.715|    84.54%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.231|   -0.231| -19.703|  -19.703|    84.55%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| sa21_reg_6_/D         |
|  -0.231|   -0.231| -19.524|  -19.524|    84.58%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.391|  -19.391|    84.60%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.385|  -19.385|    84.60%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.308|  -19.308|    84.64%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.298|  -19.298|    84.65%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.262|  -19.262|    84.67%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.234|  -19.234|    84.68%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_1__29_/D     |
|  -0.231|   -0.231| -19.195|  -19.195|    84.69%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.182|  -19.182|    84.70%|   0:00:00.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.173|  -19.173|    84.70%|   0:00:01.0| 1461.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.154|  -19.154|    84.73%|   0:00:00.0| 1461.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.145|  -19.145|    84.73%|   0:00:00.0| 1461.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.141|  -19.141|    84.73%|   0:00:00.0| 1461.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.126|  -19.126|    84.75%|   0:00:00.0| 1461.2M|   WC_VIEW|  reg2reg| u0/w_reg_3__20_/D     |
|  -0.231|   -0.231| -19.126|  -19.126|    84.75%|   0:00:01.0| 1461.2M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:05:19 real=0:05:19 mem=1461.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:19 real=0:05:19 mem=1461.2M) ***
** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -19.126 Density 84.75
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.231  TNS Slack -19.126 Density 84.75
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.75%|        -|  -0.231| -19.126|   0:00:00.0| 1461.2M|
|    84.57%|       39|  -0.231| -19.239|   0:00:01.0| 1461.2M|
|    82.00%|     1322|  -0.226| -20.746|   0:00:08.0| 1461.2M|
|    81.98%|       14|  -0.226| -20.745|   0:00:00.0| 1461.2M|
|    81.98%|        1|  -0.226| -20.745|   0:00:00.0| 1461.2M|
|    81.98%|        0|  -0.226| -20.745|   0:00:00.0| 1461.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.226  TNS Slack -20.745 Density 81.98
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1427.00M, totSessionCpu=0:11:56).
** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -20.745 Density 81.98
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:28 real=0:05:28 mem=1427.0M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1305.4 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13276  numIgnoredNets=74
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13202 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 13202 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.028518e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1316.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.19 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:11:56 mem=1316.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13017 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 12944 insts, mean move: 7.45 um, max move: 156.00 um
	Max move on inst (u0/FE_RC_2185_0): (252.00, 134.20) --> (132.00, 170.20)
	Runtime: CPU: 0:00:18.7 REAL: 0:00:18.0 MEM: 1351.7MB
Move report: Detail placement moves 7782 insts, mean move: 1.58 um, max move: 54.40 um
	Max move on inst (u0/U103): (217.80, 127.00) --> (168.80, 121.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1351.7MB
Summary Report:
Instances move: 12940 (out of 13017 movable)
Mean displacement: 7.62 um
Max displacement: 157.00 um (Instance: u0/FE_RC_2185_0) (252, 134.2) -> (131, 170.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
Runtime: CPU: 0:00:20.2 REAL: 0:00:20.0 MEM: 1351.7MB
*** Finished refinePlace (0:12:17 mem=1351.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13276  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13276 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 13276 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.886732e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 47077
[NR-eagl] Layer2(M2)(V) length: 8.295133e+04um, number of vias: 64136
[NR-eagl] Layer3(M3)(H) length: 9.982081e+04um, number of vias: 12301
[NR-eagl] Layer4(M4)(V) length: 5.962967e+04um, number of vias: 6106
[NR-eagl] Layer5(M5)(H) length: 4.229207e+04um, number of vias: 768
[NR-eagl] Layer6(M6)(V) length: 1.162917e+04um, number of vias: 69
[NR-eagl] Layer7(M7)(H) length: 1.245600e+03um, number of vias: 32
[NR-eagl] Layer8(M8)(V) length: 4.152000e+02um, number of vias: 0
[NR-eagl] Total length: 2.979839e+05um, number of vias: 130489
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1288.9M)
Extraction called for design 'aes_cipher_top' of instances=13017 and nets=13308 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1288.887M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:24, real = 0:09:24, mem = 1286.8M, totSessionCpu=0:12:18 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1326.31 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:02.0  mem= 1326.3M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |   256   |     2   |      2  |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          0|  81.98  |            |           |
|     1   |    76   |     0   |      0  |     0   |     0   |     0   |     0   | -0.55 |          7|          0|          2|  82.02  |   0:00:01.0|    1437.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.55 |          0|          0|          1|  82.02  |   0:00:00.0|    1437.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.55 |          0|          0|          0|  82.02  |   0:00:00.0|    1437.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1437.7M) ***

*** Starting refinePlace (0:12:26 mem=1467.7M) ***
Total net bbox length = 2.461e+05 (1.226e+05 1.235e+05) (ext = 1.451e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13024 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 12951 insts, mean move: 5.38 um, max move: 98.00 um
	Max move on inst (sa21_reg_2_): (115.80, 85.60) --> (75.40, 143.20)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1467.7MB
Move report: Detail placement moves 6379 insts, mean move: 0.44 um, max move: 12.80 um
	Max move on inst (u0/U169): (218.60, 118.00) --> (218.40, 105.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1467.7MB
Summary Report:
Instances move: 12945 (out of 13024 movable)
Mean displacement: 5.41 um
Max displacement: 98.00 um (Instance: sa21_reg_2_) (115.8, 85.6) -> (75.4, 143.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 2.525e+05 (1.300e+05 1.225e+05) (ext = 1.547e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 1467.7MB
*** Finished refinePlace (0:12:30 mem=1467.7M) ***
Finished re-routing un-routed nets (0:00:00.1 1467.7M)


Density : 0.8202
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1467.7M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1305.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1305.1M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1315.1M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1315.1M

------------------------------------------------------------
     Summary (cpu=0.16min real=0.15min mem=1305.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.561  | -0.272  | -0.561  |
|           TNS (ns):| -59.718 | -31.278 | -30.369 |
|    Violating Paths:|   356   |   235   |   161   |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.019%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1315.1M
**optDesign ... cpu = 0:09:37, real = 0:09:37, mem = 1305.1M, totSessionCpu=0:12:31 **
*** Timing NOT met, worst failing slack is -0.561
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 30 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -59.718 Density 82.02
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.272|   -0.561| -31.278|  -59.718|    82.02%|   0:00:00.0| 1444.7M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.261|   -0.561| -30.265|  -58.705|    82.03%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.250|   -0.561| -30.210|  -58.651|    82.03%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.241|   -0.561| -29.941|  -58.381|    82.04%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.233|   -0.561| -29.321|  -57.761|    82.06%|   0:00:01.0| 1446.4M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.227|   -0.561| -28.935|  -57.376|    82.08%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.227|   -0.561| -28.422|  -56.863|    82.11%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.218|   -0.561| -28.358|  -56.798|    82.12%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.219|   -0.561| -27.780|  -56.220|    82.14%|   0:00:01.0| 1446.4M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.210|   -0.561| -27.739|  -56.179|    82.15%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.202|   -0.561| -27.272|  -55.713|    82.17%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa23_reg_3_/D         |
|  -0.201|   -0.561| -26.115|  -54.555|    82.20%|   0:00:01.0| 1446.4M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.196|   -0.561| -25.998|  -54.438|    82.20%|   0:00:00.0| 1446.4M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.191|   -0.561| -25.306|  -53.746|    82.22%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.184|   -0.561| -24.895|  -53.305|    82.27%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.179|   -0.561| -24.182|  -52.591|    82.34%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.177|   -0.561| -23.525|  -51.935|    82.39%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.177|   -0.561| -23.382|  -51.791|    82.42%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.173|   -0.561| -23.313|  -51.723|    82.42%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.173|   -0.561| -22.971|  -51.380|    82.47%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.166|   -0.561| -22.950|  -51.360|    82.48%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.166|   -0.561| -22.412|  -50.821|    82.56%|   0:00:02.0| 1465.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.162|   -0.561| -22.243|  -50.653|    82.59%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.162|   -0.561| -21.564|  -50.183|    82.64%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.158|   -0.561| -21.560|  -50.180|    82.65%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.157|   -0.561| -21.274|  -49.862|    82.71%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.156|   -0.561| -21.123|  -49.711|    82.72%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.152|   -0.561| -21.057|  -49.646|    82.72%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.152|   -0.561| -20.560|  -49.165|    82.78%|   0:00:02.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.152|   -0.561| -20.524|  -49.129|    82.78%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.145|   -0.561| -20.371|  -48.975|    82.87%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.145|   -0.561| -19.734|  -48.499|    83.01%|   0:00:03.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.145|   -0.561| -19.584|  -48.349|    83.04%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.145|   -0.561| -19.377|  -48.142|    83.16%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.139|   -0.561| -19.327|  -48.091|    83.20%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.139|   -0.561| -18.982|  -47.799|    83.31%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.139|   -0.561| -18.944|  -47.761|    83.34%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.138|   -0.561| -18.809|  -47.627|    83.47%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.138|   -0.561| -18.579|  -47.396|    83.50%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.138|   -0.561| -18.572|  -47.389|    83.51%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.130|   -0.561| -18.475|  -47.292|    83.57%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.131|   -0.561| -18.057|  -46.874|    83.68%|   0:00:03.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.131|   -0.561| -18.030|  -46.847|    83.70%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.129|   -0.561| -17.740|  -46.557|    83.95%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.129|   -0.561| -17.669|  -46.486|    83.98%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.129|   -0.561| -17.566|  -46.383|    84.00%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.127|   -0.561| -17.483|  -46.300|    84.09%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa23_reg_0_/D         |
|  -0.127|   -0.561| -17.411|  -46.228|    84.12%|   0:00:01.0| 1465.5M|   WC_VIEW|  reg2reg| sa23_reg_0_/D         |
|  -0.127|   -0.561| -17.362|  -46.179|    84.13%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa23_reg_0_/D         |
|  -0.122|   -0.561| -17.254|  -46.071|    84.23%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.123|   -0.561| -16.880|  -45.750|    84.33%|   0:00:02.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.123|   -0.561| -16.866|  -45.736|    84.35%|   0:00:00.0| 1465.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.122|   -0.561| -16.686|  -45.556|    84.46%|   0:00:03.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.120|   -0.561| -16.521|  -45.391|    84.59%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.116|   -0.561| -16.395|  -45.265|    84.70%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.115|   -0.561| -15.875|  -44.889|    84.75%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.115|   -0.561| -15.804|  -44.817|    84.78%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_7_/D         |
|  -0.114|   -0.561| -15.579|  -44.593|    84.96%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.114|   -0.561| -15.519|  -44.547|    84.97%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.114|   -0.561| -15.472|  -44.521|    84.97%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|  -0.113|   -0.561| -15.375|  -44.424|    85.03%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.113|   -0.561| -15.294|  -44.343|    85.05%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.109|   -0.561| -15.189|  -44.238|    85.10%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.109|   -0.561| -14.936|  -44.024|    85.18%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.109|   -0.561| -14.894|  -43.982|    85.19%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.108|   -0.561| -14.649|  -43.737|    85.39%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.108|   -0.561| -14.606|  -43.682|    85.40%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.107|   -0.561| -14.487|  -43.563|    85.47%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.107|   -0.561| -14.460|  -43.536|    85.48%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.107|   -0.561| -14.460|  -43.536|    85.48%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.106|   -0.561| -14.420|  -43.496|    85.52%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.106|   -0.561| -14.359|  -43.457|    85.54%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.106|   -0.561| -14.309|  -43.454|    85.54%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_3_/D         |
|  -0.104|   -0.561| -14.158|  -43.303|    85.60%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.104|   -0.561| -13.995|  -43.149|    85.63%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.104|   -0.561| -13.977|  -43.130|    85.63%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa31_reg_6_/D         |
|  -0.103|   -0.561| -13.880|  -43.033|    85.75%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.103|   -0.561| -13.836|  -42.989|    85.78%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.103|   -0.561| -13.833|  -42.986|    85.78%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.101|   -0.561| -13.756|  -42.909|    85.81%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.101|   -0.561| -13.728|  -42.881|    85.85%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.101|   -0.561| -13.719|  -42.872|    85.85%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.100|   -0.561| -13.676|  -42.830|    85.94%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.100|   -0.561| -13.480|  -42.713|    85.97%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.099|   -0.561| -13.359|  -42.592|    86.03%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.099|   -0.562| -13.225|  -42.622|    86.06%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.099|   -0.562| -13.221|  -42.617|    86.06%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.097|   -0.562| -13.107|  -42.503|    86.15%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.097|   -0.562| -13.015|  -42.412|    86.17%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.097|   -0.562| -13.015|  -42.411|    86.17%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.096|   -0.562| -12.936|  -42.333|    86.23%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.096|   -0.562| -12.857|  -42.260|    86.24%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.096|   -0.562| -12.849|  -42.251|    86.24%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.094|   -0.562| -12.748|  -42.151|    86.34%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|  -0.094|   -0.567| -12.480|  -41.932|    86.36%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|  -0.093|   -0.567| -12.393|  -41.845|    86.47%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.093|   -0.568| -12.153|  -41.776|    86.49%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.093|   -0.568| -12.149|  -41.772|    86.50%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.091|   -0.568| -12.092|  -41.715|    86.60%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.091|   -0.568| -11.962|  -41.590|    86.63%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.091|   -0.568| -11.942|  -41.571|    86.64%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.090|   -0.568| -11.842|  -41.471|    86.75%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.091|   -0.568| -11.821|  -41.454|    86.76%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|  -0.091|   -0.568| -11.821|  -41.454|    86.76%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|  -0.090|   -0.568| -11.687|  -41.320|    86.80%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|  -0.089|   -0.568| -11.562|  -41.190|    86.77%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa11_reg_0_/D         |
|  -0.089|   -0.568| -11.471|  -41.126|    86.79%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa11_reg_0_/D         |
|  -0.089|   -0.568| -11.448|  -41.104|    86.79%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa11_reg_0_/D         |
|  -0.088|   -0.568| -11.366|  -41.022|    86.88%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.088|   -0.568| -11.238|  -41.008|    86.89%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.086|   -0.568| -11.173|  -40.943|    86.96%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
|  -0.085|   -0.568| -11.080|  -40.850|    86.99%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|  -0.084|   -0.568| -10.958|  -40.728|    86.99%|   0:00:03.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.082|   -0.568| -10.879|  -40.646|    87.01%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.081|   -0.568| -10.757|  -40.531|    87.05%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.081|   -0.569| -10.586|  -40.559|    87.06%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.080|   -0.569| -10.444|  -40.426|    86.98%|   0:00:04.0| 1503.6M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|  -0.079|   -0.569| -10.169|  -40.205|    87.01%|   0:00:05.0| 1503.6M|   WC_VIEW|  reg2reg| sa11_reg_5_/D         |
|  -0.079|   -0.569| -10.080|  -40.116|    87.02%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa11_reg_5_/D         |
|  -0.079|   -0.569| -10.054|  -40.090|    87.02%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa21_reg_0_/D         |
|  -0.078|   -0.569| -10.039|  -40.075|    87.03%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.076|   -0.569|  -9.869|  -39.906|    87.04%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.075|   -0.569|  -9.595|  -39.670|    87.02%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.074|   -0.569|  -9.457|  -39.532|    87.05%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.074|   -0.569|  -9.349|  -39.428|    87.08%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.073|   -0.569|  -9.319|  -39.397|    87.09%|   0:00:00.0| 1503.6M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.071|   -0.569|  -9.146|  -39.239|    87.10%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.070|   -0.569|  -8.965|  -39.078|    87.14%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.068|   -0.569|  -8.840|  -38.954|    87.17%|   0:00:02.0| 1503.6M|   WC_VIEW|  reg2reg| sa32_reg_3_/D         |
|  -0.067|   -0.569|  -8.636|  -38.766|    87.18%|   0:00:04.0| 1503.6M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.066|   -0.569|  -8.419|  -38.550|    87.21%|   0:00:01.0| 1503.6M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.065|   -0.569|  -8.203|  -38.365|    87.25%|   0:00:03.0| 1496.5M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|  -0.063|   -0.569|  -7.964|  -38.126|    87.30%|   0:00:02.0| 1496.5M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.062|   -0.569|  -7.850|  -38.013|    87.34%|   0:00:03.0| 1496.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.060|   -0.569|  -7.608|  -37.808|    87.39%|   0:00:02.0| 1496.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.059|   -0.569|  -7.386|  -37.592|    87.36%|   0:00:03.0| 1496.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.058|   -0.569|  -7.241|  -37.444|    87.41%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.057|   -0.569|  -6.896|  -37.131|    87.46%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.056|   -0.569|  -6.806|  -37.042|    87.43%|   0:00:04.0| 1515.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.056|   -0.569|  -6.617|  -36.880|    87.45%|   0:00:01.0| 1515.5M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|  -0.054|   -0.569|  -6.530|  -36.810|    87.48%|   0:00:01.0| 1515.5M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.054|   -0.569|  -6.422|  -36.701|    87.51%|   0:00:01.0| 1515.5M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.053|   -0.569|  -6.306|  -36.590|    87.54%|   0:00:03.0| 1515.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.052|   -0.569|  -6.204|  -36.488|    87.55%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.050|   -0.569|  -6.015|  -36.321|    87.56%|   0:00:05.0| 1515.5M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
|  -0.049|   -0.569|  -5.931|  -36.236|    87.58%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa32_reg_5_/D         |
|  -0.048|   -0.569|  -5.754|  -36.060|    87.62%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.048|   -0.569|  -5.670|  -35.986|    87.67%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.047|   -0.569|  -5.631|  -35.947|    87.68%|   0:00:00.0| 1515.5M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.046|   -0.569|  -5.501|  -35.839|    87.70%|   0:00:01.0| 1515.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.045|   -0.569|  -5.328|  -35.713|    87.73%|   0:00:03.0| 1515.5M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.045|   -0.569|  -5.157|  -35.542|    87.77%|   0:00:05.0| 1515.5M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.043|   -0.569|  -5.127|  -35.512|    87.78%|   0:00:00.0| 1515.5M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.043|   -0.569|  -4.987|  -35.417|    87.84%|   0:00:04.0| 1515.5M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.042|   -0.569|  -4.908|  -35.342|    87.85%|   0:00:02.0| 1515.5M|   WC_VIEW|  reg2reg| sa31_reg_7_/D         |
|  -0.041|   -0.571|  -4.686|  -35.351|    87.83%|   0:00:05.0| 1515.5M|   WC_VIEW|  reg2reg| sa20_reg_3_/D         |
|  -0.040|   -0.571|  -4.554|  -35.239|    87.86%|   0:00:03.0| 1515.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.039|   -0.571|  -4.383|  -35.077|    87.85%|   0:00:03.0| 1515.5M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.038|   -0.571|  -4.136|  -34.918|    87.89%|   0:00:04.0| 1515.5M|   WC_VIEW|  reg2reg| sa32_reg_5_/D         |
|  -0.037|   -0.571|  -3.983|  -34.769|    87.98%|   0:00:06.0| 1501.4M|   WC_VIEW|  reg2reg| sa33_reg_7_/D         |
|  -0.036|   -0.571|  -3.854|  -34.664|    88.02%|   0:00:04.0| 1520.5M|   WC_VIEW|  reg2reg| sa33_reg_5_/D         |
|  -0.036|   -0.571|  -3.736|  -34.542|    88.04%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__31_/D     |
|  -0.036|   -0.571|  -3.635|  -34.442|    88.06%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| u0/w_reg_3__31_/D     |
|  -0.035|   -0.571|  -3.587|  -34.416|    88.07%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.034|   -0.571|  -3.480|  -34.309|    88.08%|   0:00:03.0| 1520.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.034|   -0.571|  -3.413|  -34.232|    88.12%|   0:00:02.0| 1520.5M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.033|   -0.571|  -3.332|  -34.196|    88.15%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.032|   -0.571|  -3.193|  -34.051|    88.24%|   0:00:05.0| 1520.5M|   WC_VIEW|  reg2reg| sa20_reg_1_/D         |
|  -0.031|   -0.570|  -3.042|  -33.875|    88.27%|   0:00:02.0| 1520.5M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.030|   -0.570|  -2.943|  -33.801|    88.32%|   0:00:03.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.030|   -0.570|  -2.756|  -33.637|    88.31%|   0:00:03.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.030|   -0.570|  -2.728|  -33.609|    88.33%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.026|   -0.572|  -2.447|  -33.457|    88.58%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.026|   -0.572|  -2.339|  -33.359|    88.65%|   0:00:03.0| 1520.5M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.025|   -0.572|  -2.269|  -33.309|    88.68%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.023|   -0.572|  -2.127|  -33.170|    88.70%|   0:00:03.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.023|   -0.572|  -1.983|  -33.022|    88.72%|   0:00:06.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.023|   -0.572|  -1.924|  -33.046|    88.74%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.023|   -0.572|  -1.918|  -33.040|    88.74%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.023|   -0.574|  -1.645|  -32.982|    89.12%|   0:00:02.0| 1520.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.019|   -0.574|  -1.564|  -32.901|    89.14%|   0:00:03.0| 1520.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.019|   -0.577|  -1.431|  -33.275|    89.19%|   0:00:04.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.019|   -0.577|  -1.339|  -33.200|    89.23%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.019|   -0.577|  -1.334|  -33.195|    89.23%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.019|   -0.577|  -1.331|  -33.192|    89.23%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.018|   -0.577|  -1.061|  -32.927|    89.60%|   0:00:02.0| 1520.5M|   WC_VIEW|  reg2reg| sa32_reg_1_/D         |
|  -0.018|   -0.577|  -1.024|  -32.889|    89.62%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.018|   -0.577|  -1.011|  -32.876|    89.63%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.013|   -0.577|  -0.877|  -32.755|    89.82%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.012|   -0.577|  -0.663|  -32.587|    89.93%|   0:00:09.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.012|   -0.577|  -0.582|  -32.488|    89.96%|   0:00:08.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.012|   -0.577|  -0.577|  -32.483|    89.96%|   0:00:00.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_6_/D         |
|  -0.012|   -0.583|  -0.399|  -32.579|    90.32%|   0:00:02.0| 1520.5M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|  -0.010|   -0.583|  -0.308|  -32.500|    90.49%|   0:00:01.0| 1520.5M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.009|   -0.583|  -0.247|  -32.450|    90.51%|   0:00:03.0| 1501.4M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.007|   -0.583|  -0.231|  -32.439|    90.53%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.007|   -0.583|  -0.176|  -32.387|    90.56%|   0:00:08.0| 1520.4M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.007|   -0.583|  -0.154|  -32.367|    90.59%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.006|   -0.583|  -0.149|  -32.362|    90.59%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|  -0.005|   -0.583|  -0.111|  -32.323|    90.62%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|  -0.005|   -0.583|  -0.103|  -32.315|    90.63%|   0:00:05.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|  -0.004|   -0.583|  -0.074|  -32.288|    90.63%|   0:00:10.0| 1520.4M|   WC_VIEW|  reg2reg| sa01_reg_0_/D         |
|  -0.004|   -0.583|  -0.053|  -32.268|    90.64%|   0:00:05.0| 1520.4M|   WC_VIEW|  reg2reg| sa31_reg_5_/D         |
|  -0.003|   -0.583|  -0.049|  -32.264|    90.66%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|  -0.003|   -0.583|  -0.032|  -32.247|    90.64%|   0:00:07.0| 1520.4M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|  -0.002|   -0.583|  -0.020|  -32.242|    90.63%|   0:00:05.0| 1520.4M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.002|   -0.583|  -0.011|  -32.234|    90.64%|   0:00:06.0| 1520.4M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|  -0.001|   -0.583|  -0.004|  -32.227|    91.03%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|   0.001|   -0.584|   0.000|  -32.479|    91.20%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa33_reg_5_/D         |
|   0.002|   -0.584|   0.000|  -32.479|    91.25%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|   0.002|   -0.584|   0.000|  -32.479|    91.29%|   0:00:09.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|   0.002|   -0.584|   0.000|  -32.479|    91.59%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|   0.004|   -0.584|   0.000|  -32.479|    91.70%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|   0.005|   -0.584|   0.000|  -32.479|    91.76%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.006|   -0.584|   0.000|  -32.479|    91.77%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa01_reg_4_/D         |
|   0.007|   -0.584|   0.000|  -32.479|    91.81%|   0:00:04.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|   0.008|   -0.588|   0.000|  -33.172|    92.18%|   0:00:14.0| 1520.4M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|   0.009|   -0.588|   0.000|  -33.172|    92.18%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa23_reg_4_/D         |
|   0.009|   -0.588|   0.000|  -33.172|    92.49%|   0:00:06.0| 1520.4M|   WC_VIEW|  reg2reg| sa20_reg_4_/D         |
|   0.010|   -0.588|   0.000|  -33.173|    92.47%|   0:00:05.0| 1520.4M|   WC_VIEW|  reg2reg| sa02_reg_3_/D         |
|   0.010|   -0.586|   0.000|  -32.717|    92.47%|   0:00:01.0| 1520.4M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|   0.010|   -0.586|   0.000|  -32.717|    92.48%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa22_reg_0_/D         |
|   0.011|   -0.586|   0.000|  -32.717|    92.68%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.012|   -0.586|   0.000|  -32.717|    92.77%|   0:00:02.0| 1520.4M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|   0.013|   -0.586|   0.000|  -32.717|    92.77%|   0:00:06.0| 1520.4M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|   0.014|   -0.586|   0.000|  -32.717|    92.99%|   0:00:08.0| 1520.4M|   WC_VIEW|  reg2reg| sa12_reg_5_/D         |
|   0.014|   -0.586|   0.000|  -32.717|    92.98%|   0:00:05.0| 1520.4M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.015|   -0.586|   0.000|  -32.717|    92.99%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|   0.015|   -0.586|   0.000|  -32.717|    92.99%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:06:36 real=0:06:36 mem=1520.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.586|   -0.586| -32.717|  -32.717|    92.99%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.437|   -0.437| -15.853|  -15.853|    92.99%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.353|   -0.353| -10.446|  -10.446|    93.00%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.261|   -0.261|  -5.516|   -5.516|    93.00%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.200|   -0.200|  -2.190|   -2.190|    93.00%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.130|   -0.130|  -0.764|   -0.764|    93.00%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.085|   -0.085|  -0.313|   -0.313|    93.00%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|  -0.048|   -0.048|  -0.091|   -0.091|    93.01%|   0:00:00.0| 1520.4M|   WC_VIEW|  default| u0/w_reg_3__5_/D      |
|   0.021|    0.015|   0.000|    0.000|    93.01%|   0:00:00.0| 1520.4M|        NA|       NA| NA                    |
|   0.021|    0.015|   0.000|    0.000|    93.01%|   0:00:00.0| 1520.4M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1520.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:36 real=0:06:36 mem=1520.4M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 93.01
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 93.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    93.01%|        -|   0.000|   0.000|   0:00:00.0| 1520.4M|
|    92.06%|      137|  -0.012|  -0.063|   0:00:02.0| 1520.4M|
|    85.51%|     2702|  -0.012|  -0.035|   0:00:13.0| 1520.4M|
|    85.10%|      242|  -0.012|  -0.035|   0:00:02.0| 1520.4M|
|    85.08%|       12|  -0.012|  -0.035|   0:00:00.0| 1520.4M|
|    85.08%|        0|  -0.012|  -0.035|   0:00:00.0| 1520.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.035 Density 85.08
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 286 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:16.9) (real = 0:00:17.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=1470.12M, totSessionCpu=0:19:29).
*** Starting refinePlace (0:19:29 mem=1480.1M) ***
Total net bbox length = 2.556e+05 (1.318e+05 1.238e+05) (ext = 1.547e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13491 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 2010 insts, mean move: 3.26 um, max move: 43.40 um
	Max move on inst (u0/U280): (215.00, 150.40) --> (178.80, 143.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1481.1MB
Move report: Detail placement moves 9111 insts, mean move: 1.40 um, max move: 29.80 um
	Max move on inst (FE_RC_4178_0): (214.60, 114.40) --> (211.80, 87.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1481.1MB
Summary Report:
Instances move: 9777 (out of 13491 movable)
Mean displacement: 1.84 um
Max displacement: 42.20 um (Instance: u0/U280) (215, 150.4) -> (180, 143.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 2.482e+05 (1.233e+05 1.249e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1481.1MB
*** Finished refinePlace (0:19:32 mem=1481.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1481.1M)


Density : 0.8508
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=1481.1M) ***
** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.253 Density 85.08
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.038|   -0.038|  -0.253|   -0.253|    85.08%|   0:00:00.0| 1481.1M|   WC_VIEW|  reg2reg| sa33_reg_6_/D         |
|  -0.001|   -0.001|  -0.001|   -0.001|    85.35%|   0:00:59.0| 1538.4M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.001|    0.001|   0.000|    0.000|    85.47%|   0:00:01.0| 1538.4M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.004|    0.004|   0.000|    0.000|    85.65%|   0:00:12.0| 1520.1M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.006|    0.006|   0.000|    0.000|    85.72%|   0:00:17.0| 1520.1M|   WC_VIEW|  reg2reg| sa22_reg_2_/D         |
|   0.007|    0.007|   0.000|    0.000|    85.83%|   0:00:33.0| 1539.2M|   WC_VIEW|  reg2reg| sa32_reg_4_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.91%|   0:00:20.0| 1539.2M|   WC_VIEW|  reg2reg| sa22_reg_3_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.97%|   0:00:02.0| 1539.2M|   WC_VIEW|  reg2reg| sa10_reg_5_/D         |
|   0.011|    0.011|   0.000|    0.000|    86.30%|   0:00:02.0| 1539.2M|   WC_VIEW|  reg2reg| sa22_reg_6_/D         |
|   0.012|    0.012|   0.000|    0.000|    86.41%|   0:00:03.0| 1539.2M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|   0.013|    0.013|   0.000|    0.000|    86.76%|   0:00:03.0| 1539.2M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|   0.013|    0.013|   0.000|    0.000|    86.81%|   0:00:01.0| 1539.2M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|   0.019|    0.019|   0.000|    0.000|    87.05%|   0:00:02.0| 1539.2M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|   0.018|    0.018|   0.000|    0.000|    87.05%|   0:00:00.0| 1539.2M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:02:35 real=0:02:35 mem=1539.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:35 real=0:02:35 mem=1539.2M) ***
** GigaOpt Optimizer WNS Slack 0.018 TNS Slack 0.000 Density 87.05
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 87.05
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    87.05%|        -|   0.000|   0.000|   0:00:00.0| 1539.2M|
|    86.87%|       38|  -0.028|  -0.061|   0:00:01.0| 1539.2M|
|    83.30%|     1492|  -0.015|  -0.030|   0:00:09.0| 1539.2M|
|    83.23%|       51|  -0.015|  -0.030|   0:00:01.0| 1539.2M|
|    83.23%|        1|  -0.015|  -0.030|   0:00:00.0| 1539.2M|
|    83.23%|        0|  -0.015|  -0.030|   0:00:00.0| 1539.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.015  TNS Slack -0.030 Density 83.23
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 286 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:11.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1483.55M, totSessionCpu=0:22:18).
*** Starting refinePlace (0:22:18 mem=1483.6M) ***
Total net bbox length = 2.506e+05 (1.252e+05 1.254e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13603 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1483.6MB
Move report: Detail placement moves 2373 insts, mean move: 0.44 um, max move: 3.80 um
	Max move on inst (u0/u3/U238): (77.20, 139.60) --> (79.20, 141.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1485.8MB
Summary Report:
Instances move: 2373 (out of 13603 movable)
Mean displacement: 0.44 um
Max displacement: 3.80 um (Instance: u0/u3/U238) (77.2, 139.6) -> (79.2, 141.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 2.511e+05 (1.256e+05 1.255e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1485.8MB
*** Finished refinePlace (0:22:18 mem=1485.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1485.8M)


Density : 0.8323
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1485.8M) ***
** GigaOpt Optimizer WNS Slack -0.015 TNS Slack -0.030 Density 83.23
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.015|   -0.015|  -0.030|   -0.030|    83.23%|   0:00:00.0| 1485.8M|   WC_VIEW|  reg2reg| sa00_reg_1_/D         |
|   0.003|    0.003|   0.000|    0.000|    84.00%|   0:01:02.0| 1487.6M|   WC_VIEW|  reg2reg| sa02_reg_4_/D         |
|   0.005|    0.005|   0.000|    0.000|    84.12%|   0:00:11.0| 1487.6M|   WC_VIEW|  reg2reg| sa30_reg_5_/D         |
|   0.010|    0.010|   0.000|    0.000|    84.60%|   0:00:47.0| 1506.6M|   WC_VIEW|  reg2reg| sa13_reg_0_/D         |
|   0.012|    0.012|   0.000|    0.000|    85.04%|   0:00:31.0| 1487.7M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|   0.017|    0.017|   0.000|    0.000|    85.33%|   0:00:11.0| 1487.7M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
|   0.017|    0.017|   0.000|    0.000|    85.33%|   0:00:00.0| 1487.7M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:02:43 real=0:02:42 mem=1487.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:43 real=0:02:42 mem=1487.7M) ***
*** Starting refinePlace (0:25:02 mem=1487.7M) ***
Total net bbox length = 2.532e+05 (1.266e+05 1.267e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13788 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 37 insts, mean move: 1.76 um, max move: 4.40 um
	Max move on inst (us23/FE_OCPC2345_n575): (82.60, 29.80) --> (85.20, 28.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.7MB
Summary Report:
Instances move: 37 (out of 13788 movable)
Mean displacement: 1.76 um
Max displacement: 4.40 um (Instance: us23/FE_OCPC2345_n575) (82.6, 29.8) -> (85.2, 28)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 2.533e+05 (1.266e+05 1.267e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.7MB
*** Finished refinePlace (0:25:02 mem=1487.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1487.7M)


Density : 0.8533
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1487.7M) ***
** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.009 Density 85.33
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 343 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:12:27 real=0:12:26 mem=1487.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.009
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.009 TNS Slack -0.009 Density 85.33
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.009|   -0.009|  -0.009|   -0.009|    85.33%|   0:00:00.0| 1475.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|   0.005|    0.005|   0.000|    0.000|    85.33%|   0:00:00.0| 1475.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|   0.013|    0.013|   0.000|    0.000|    85.42%|   0:00:19.0| 1494.7M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|   0.017|    0.017|   0.000|    0.000|    85.44%|   0:00:44.0| 1513.8M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
|   0.017|    0.017|   0.000|    0.000|    85.44%|   0:00:00.0| 1513.8M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:01:03 real=0:01:03 mem=1513.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:03 real=0:01:03 mem=1513.8M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 85.44
*** Starting refinePlace (0:26:10 mem=1523.8M) ***
Total net bbox length = 2.534e+05 (1.267e+05 1.267e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13816 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 748 insts, mean move: 0.37 um, max move: 2.60 um
	Max move on inst (u0/w_reg_1__30_): (171.00, 157.60) --> (170.20, 159.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1523.8MB
Summary Report:
Instances move: 748 (out of 13816 movable)
Mean displacement: 0.37 um
Max displacement: 2.60 um (Instance: u0/w_reg_1__30_) (171, 157.6) -> (170.2, 159.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 2.535e+05 (1.268e+05 1.267e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1523.8MB
*** Finished refinePlace (0:26:10 mem=1523.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1523.8M)


Density : 0.8544
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1523.8M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 85.44
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 343 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:04 real=0:01:04 mem=1523.8M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 85.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.44%|        -|   0.000|   0.000|   0:00:00.0| 1482.9M|
|    84.66%|      179|  -0.015|  -0.039|   0:00:02.0| 1482.9M|
|    82.18%|     1150|  -0.014|  -0.033|   0:00:08.0| 1482.9M|
|    81.99%|       95|  -0.014|  -0.034|   0:00:01.0| 1482.9M|
|    81.99%|        4|  -0.014|  -0.034|   0:00:01.0| 1482.9M|
|    81.99%|        0|  -0.014|  -0.034|   0:00:00.0| 1482.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.014  TNS Slack -0.034 Density 81.99
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 313 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.7) (real = 0:00:12.0) **
*** Starting refinePlace (0:26:22 mem=1482.9M) ***
Total net bbox length = 2.525e+05 (1.264e+05 1.261e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13633 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1482.9MB
Summary Report:
Instances move: 0 (out of 13633 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.525e+05 (1.264e+05 1.261e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1482.9MB
*** Finished refinePlace (0:26:22 mem=1482.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1482.9M)


Density : 0.8199
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1482.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1334.11M, totSessionCpu=0:26:22).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13892  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13892 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 313 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.33% H + 0.24% V. EstWL: 3.017520e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13579 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.624832e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 48448
[NR-eagl] Layer2(M2)(V) length: 7.331161e+04um, number of vias: 64231
[NR-eagl] Layer3(M3)(H) length: 9.356711e+04um, number of vias: 14872
[NR-eagl] Layer4(M4)(V) length: 5.600267e+04um, number of vias: 8648
[NR-eagl] Layer5(M5)(H) length: 3.949288e+04um, number of vias: 3211
[NR-eagl] Layer6(M6)(V) length: 9.504359e+03um, number of vias: 2495
[NR-eagl] Layer7(M7)(H) length: 1.383080e+04um, number of vias: 3075
[NR-eagl] Layer8(M8)(V) length: 1.712656e+04um, number of vias: 0
[NR-eagl] Total length: 3.028360e+05um, number of vias: 144980
[NR-eagl] End Peak syMemory usage = 1317.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.51 seconds
Extraction called for design 'aes_cipher_top' of instances=13633 and nets=13925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1315.520M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1376.15 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1376.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.16 |          0|          0|          0|  81.99  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.16 |          0|          0|          1|  81.99  |   0:00:00.0|    1467.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.16 |          0|          0|          0|  81.99  |   0:00:00.0|    1467.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 193 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1467.7M) ***

*** Starting refinePlace (0:26:29 mem=1497.7M) ***
Total net bbox length = 2.525e+05 (1.264e+05 1.261e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13633 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1497.7MB
Summary Report:
Instances move: 0 (out of 13633 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.525e+05 (1.264e+05 1.261e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1497.7MB
*** Finished refinePlace (0:26:29 mem=1497.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1497.7M)


Density : 0.8199
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1497.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.013 -> -0.163 (bump = 0.15)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.163 TNS Slack -8.007 Density 81.99
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.163|   -0.163|  -8.007|   -8.007|    81.99%|   0:00:00.0| 1516.8M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.143|   -0.143|  -7.957|   -7.957|    81.99%|   0:00:00.0| 1516.8M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.118|   -0.118|  -7.364|   -7.364|    82.01%|   0:00:00.0| 1516.8M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|  -0.108|   -0.108|  -7.128|   -7.128|    82.02%|   0:00:00.0| 1516.8M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.100|   -0.100|  -6.815|   -6.815|    82.04%|   0:00:01.0| 1516.8M|   WC_VIEW|  reg2reg| sa22_reg_5_/D         |
|  -0.092|   -0.092|  -6.605|   -6.605|    82.06%|   0:00:00.0| 1516.8M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.085|   -0.085|  -6.349|   -6.349|    82.08%|   0:00:02.0| 1535.9M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.081|   -0.081|  -6.046|   -6.046|    82.10%|   0:00:01.0| 1518.8M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.078|   -0.078|  -5.844|   -5.844|    82.11%|   0:00:03.0| 1518.8M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.078|   -0.078|  -5.730|   -5.730|    82.14%|   0:00:04.0| 1499.7M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.078|   -0.078|  -5.710|   -5.710|    82.14%|   0:00:00.0| 1499.7M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.070|   -0.070|  -5.580|   -5.580|    82.20%|   0:00:01.0| 1499.7M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.066|   -0.066|  -5.315|   -5.315|    82.22%|   0:00:05.0| 1518.8M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.063|   -0.063|  -5.151|   -5.151|    82.26%|   0:00:07.0| 1518.8M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.063|   -0.063|  -4.952|   -4.952|    82.31%|   0:00:08.0| 1518.9M|   WC_VIEW|  reg2reg| sa10_reg_0_/D         |
|  -0.062|   -0.062|  -4.933|   -4.933|    82.31%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| sa22_reg_1_/D         |
|  -0.055|   -0.055|  -4.792|   -4.792|    82.38%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| sa01_reg_3_/D         |
|  -0.055|   -0.055|  -4.346|   -4.346|    82.47%|   0:00:15.0| 1499.8M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.055|   -0.055|  -4.329|   -4.329|    82.48%|   0:00:02.0| 1499.8M|   WC_VIEW|  reg2reg| sa21_reg_4_/D         |
|  -0.053|   -0.053|  -4.061|   -4.061|    82.63%|   0:00:01.0| 1499.8M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.053|   -0.053|  -4.015|   -4.015|    82.64%|   0:00:01.0| 1499.8M|   WC_VIEW|  reg2reg| sa21_reg_1_/D         |
|  -0.046|   -0.046|  -3.955|   -3.955|    82.67%|   0:00:00.0| 1499.8M|   WC_VIEW|  reg2reg| sa13_reg_1_/D         |
|  -0.045|   -0.045|  -3.731|   -3.731|    82.74%|   0:00:25.0| 1486.5M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.045|   -0.045|  -3.644|   -3.644|    82.75%|   0:00:02.0| 1486.5M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.045|   -0.045|  -3.641|   -3.641|    82.76%|   0:00:02.0| 1486.5M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.044|   -0.044|  -3.507|   -3.507|    82.84%|   0:00:01.0| 1486.5M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.044|   -0.044|  -3.402|   -3.402|    82.85%|   0:00:01.0| 1486.5M|   WC_VIEW|  reg2reg| sa00_reg_4_/D         |
|  -0.037|   -0.037|  -3.353|   -3.353|    82.90%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa32_reg_7_/D         |
|  -0.038|   -0.038|  -3.017|   -3.017|    82.99%|   0:00:44.0| 1505.6M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
|  -0.038|   -0.038|  -2.954|   -2.954|    83.00%|   0:00:00.0| 1505.6M|   WC_VIEW|  reg2reg| sa30_reg_6_/D         |
|  -0.036|   -0.036|  -2.778|   -2.778|    83.16%|   0:00:03.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.036|   -0.036|  -2.628|   -2.628|    83.27%|   0:00:02.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.036|   -0.036|  -2.623|   -2.623|    83.28%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.036|   -0.036|  -2.621|   -2.621|    83.28%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.036|   -0.036|  -2.582|   -2.582|    83.31%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.034|   -0.034|  -2.574|   -2.574|    83.31%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.034|   -0.034|  -2.447|   -2.447|    83.34%|   0:00:02.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.034|   -0.034|  -2.439|   -2.439|    83.34%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.034|   -0.034|  -2.395|   -2.395|    83.42%|   0:00:01.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -2.386|   -2.386|    83.43%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -2.343|   -2.343|    83.44%|   0:00:01.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -2.339|   -2.339|    83.45%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -2.359|   -2.359|    83.47%|   0:00:01.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:02:16 real=0:02:16 mem=1486.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:16 real=0:02:16 mem=1486.5M) ***
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -2.359 Density 83.47
*** Starting refinePlace (0:28:48 mem=1486.5M) ***
Total net bbox length = 2.544e+05 (1.274e+05 1.270e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13763 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 16 insts, mean move: 2.33 um, max move: 6.20 um
	Max move on inst (us22/FE_RC_374_0): (53.60, 35.20) --> (54.40, 40.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1486.5MB
Summary Report:
Instances move: 16 (out of 13763 movable)
Mean displacement: 2.33 um
Max displacement: 6.20 um (Instance: us22/FE_RC_374_0) (53.6, 35.2) -> (54.4, 40.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 2.545e+05 (1.274e+05 1.270e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1486.5MB
*** Finished refinePlace (0:28:48 mem=1486.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1486.5M)


Density : 0.8347
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1486.5M) ***
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -2.373 Density 83.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 221 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:16 real=0:02:16 mem=1486.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.013 -> -0.033 (bump = 0.02)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.066 -> -2.273
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -2.373 Density 83.47
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.033|   -0.033|  -2.373|   -2.373|    83.47%|   0:00:00.0| 1486.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.750|   -1.750|    83.63%|   0:00:14.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.697|   -1.697|    83.65%|   0:00:00.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.423|   -1.423|    83.87%|   0:00:04.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.405|   -1.405|    83.88%|   0:00:00.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.371|   -1.371|    83.91%|   0:00:03.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.234|   -1.234|    84.06%|   0:00:01.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.228|   -1.228|    84.07%|   0:00:01.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -1.200|   -1.200|    84.12%|   0:00:00.0| 1488.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -0.916|   -0.916|    84.27%|   0:00:06.0| 1488.2M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.033|   -0.033|  -0.811|   -0.811|    84.41%|   0:00:02.0| 1507.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.033|   -0.033|  -0.807|   -0.807|    84.42%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.033|   -0.033|  -0.804|   -0.804|    84.44%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.033|   -0.033|  -0.802|   -0.802|    84.51%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sa31_reg_0_/D         |
|  -0.033|   -0.033|  -0.747|   -0.747|    84.54%|   0:00:02.0| 1507.3M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.033|   -0.033|  -0.742|   -0.742|    84.55%|   0:00:01.0| 1507.3M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.033|   -0.033|  -0.741|   -0.741|    84.57%|   0:00:00.0| 1488.2M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.033|   -0.033|  -0.739|   -0.739|    84.57%|   0:00:00.0| 1488.2M|   WC_VIEW|  reg2reg| sa02_reg_1_/D         |
|  -0.033|   -0.033|  -0.739|   -0.739|    84.57%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:36.0 real=0:00:36.0 mem=1507.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.0 real=0:00:36.0 mem=1507.3M) ***
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -0.739 Density 84.57
*** Starting refinePlace (0:29:28 mem=1507.3M) ***
Total net bbox length = 2.555e+05 (1.278e+05 1.278e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13843 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1507.3MB
Summary Report:
Instances move: 0 (out of 13843 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.555e+05 (1.278e+05 1.278e+05) (ext = 1.491e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1507.3MB
*** Finished refinePlace (0:29:28 mem=1507.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1507.3M)


Density : 0.8457
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1507.3M) ***
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -0.739 Density 84.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 209 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:36.6 real=0:00:37.0 mem=1507.3M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 1.220%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1473.0M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -0.739 Density 84.57
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.033|   -0.033|  -0.739|   -0.739|    84.57%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.033|   -0.033|  -0.738|   -0.738|    84.57%|   0:00:00.0| 1507.3M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1507.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=1507.3M) ***
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -0.738 Density 84.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 209 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1507.3M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:26:37, real = 0:26:37, mem = 1339.4M, totSessionCpu=0:29:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1339.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1339.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1347.4M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1347.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |  0.027  |
|           TNS (ns):| -0.738  | -0.738  |  0.000  |
|    Violating Paths:|   62    |   62    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.574%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1347.4M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1120.50MB/1120.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1120.50MB/1120.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1120.50MB/1120.50MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT)
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 10%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 20%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 30%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 40%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 50%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 60%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 70%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 80%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 90%

Finished Levelizing
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT)

Starting Activity Propagation
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT)
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 10%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 20%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1120.87MB/1120.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT)
 ... Calculating switching power
  instance us20/FE_OCPC2690_n778 is not connected to any rail
  instance us02/FE_OCPC2689_n797 is not connected to any rail
  instance u0/u1/FE_OCPC2688_n746 is not connected to any rail
  instance us32/FE_OCPC2687_FE_OFN845_n86 is not connected to any rail
  instance us03/FE_OCPC2686_n540 is not connected to any rail
  only first five unconnected instances are listed...
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 10%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 20%
2018-Feb-01 19:32:48 (2018-Feb-02 03:32:48 GMT): 30%
2018-Feb-01 19:32:49 (2018-Feb-02 03:32:49 GMT): 40%
2018-Feb-01 19:32:49 (2018-Feb-02 03:32:49 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 19:32:49 (2018-Feb-02 03:32:49 GMT): 60%
2018-Feb-01 19:32:49 (2018-Feb-02 03:32:49 GMT): 70%
2018-Feb-01 19:32:50 (2018-Feb-02 03:32:50 GMT): 80%
2018-Feb-01 19:32:50 (2018-Feb-02 03:32:50 GMT): 90%

Finished Calculating power
2018-Feb-01 19:32:51 (2018-Feb-02 03:32:51 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1120.97MB/1120.97MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1120.97MB/1120.97MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1120.97MB/1120.97MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:32:51 (2018-Feb-02 03:32:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.89831395 	   50.2819%
Total Switching Power:       8.39960935 	   47.4638%
Total Leakage Power:         0.39893761 	    2.2543%
Total Power:                17.69686094
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.757      0.4605     0.03349       4.251       24.02
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.142       7.939      0.3654       13.45       75.98
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.898         8.4      0.3989        17.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.898         8.4      0.3989        17.7         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:          FE_OCPC2053_n344 (BUFFD8): 	   0.02231
* 		Highest Leakage Power:   us03/FE_OFC1131_sa03_3_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	1.11522e-10 F
* 		Total instances in design: 13843
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1121.09MB/1121.09MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.033  TNS Slack -0.738 Density 84.57
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.57%|        -|  -0.033|  -0.738|   0:00:00.0| 1496.3M|
|    84.57%|        0|  -0.033|  -0.738|   0:00:04.0| 1496.3M|
|    84.57%|       26|  -0.033|  -0.727|   0:00:07.0| 1496.3M|
|    84.36%|       85|  -0.033|  -0.708|   0:00:19.0| 1490.3M|
|    84.36%|        2|  -0.033|  -0.708|   0:00:01.0| 1490.3M|
|    84.26%|     2280|  -0.031|  -0.630|   0:00:11.0| 1492.2M|
|    84.26%|       44|  -0.031|  -0.632|   0:00:01.0| 1492.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.031  TNS Slack -0.632 Density 84.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 209 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:43.5) (real = 0:00:44.0) **
Executing incremental physical updates
*** Starting refinePlace (0:30:19 mem=1457.9M) ***
Total net bbox length = 2.554e+05 (1.278e+05 1.276e+05) (ext = 1.491e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13739 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 480 insts, mean move: 0.70 um, max move: 7.20 um
	Max move on inst (FE_OFC1621_w3_20_): (215.00, 137.80) --> (215.00, 130.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1457.9MB
Summary Report:
Instances move: 480 (out of 13739 movable)
Mean displacement: 0.70 um
Max displacement: 7.20 um (Instance: FE_OFC1621_w3_20_) (215, 137.8) -> (215, 130.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 2.555e+05 (1.278e+05 1.277e+05) (ext = 1.493e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1457.9MB
*** Finished refinePlace (0:30:19 mem=1457.9M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.031|   -0.031|  -0.632|   -0.632|    84.26%|   0:00:00.0| 1492.2M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1492.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1492.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 209 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1149.28MB/1149.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1149.28MB/1149.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1149.28MB/1149.28MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT)
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 10%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 20%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 30%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 40%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 50%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 60%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 70%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 80%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 90%

Finished Levelizing
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT)

Starting Activity Propagation
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT)
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 10%
2018-Feb-01 19:33:39 (2018-Feb-02 03:33:39 GMT): 20%
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1149.42MB/1149.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT)
 ... Calculating switching power
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 10%
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 20%
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 30%
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 40%
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 19:33:40 (2018-Feb-02 03:33:40 GMT): 60%
2018-Feb-01 19:33:41 (2018-Feb-02 03:33:41 GMT): 70%
2018-Feb-01 19:33:41 (2018-Feb-02 03:33:41 GMT): 80%
2018-Feb-01 19:33:42 (2018-Feb-02 03:33:42 GMT): 90%

Finished Calculating power
2018-Feb-01 19:33:42 (2018-Feb-02 03:33:42 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1149.42MB/1149.42MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1149.42MB/1149.42MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1149.42MB/1149.42MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:33:42 (2018-Feb-02 03:33:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.81826920 	   50.3681%
Total Switching Power:       8.30366691 	   47.4288%
Total Leakage Power:         0.38572525 	    2.2032%
Total Power:                17.50766137
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.757      0.4531     0.03349       4.244       24.24
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.061       7.851      0.3522       13.26       75.76
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.818       8.304      0.3857       17.51         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.818       8.304      0.3857       17.51         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:          FE_OCPC2053_n344 (BUFFD8): 	   0.02231
* 		Highest Leakage Power:   us03/FE_OFC1131_sa03_3_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	1.1011e-10 F
* 		Total instances in design: 13739
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1149.53MB/1149.53MB)

*** Finished Leakage Power Optimization (cpu=0:00:51, real=0:00:51, mem=1339.72M, totSessionCpu=0:30:27).
Extraction called for design 'aes_cipher_top' of instances=13739 and nets=14031 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1321.309M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1366.95 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1366.9M) ***

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.52MB/1126.52MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.55MB/1126.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.55MB/1126.55MB)

Begin Processing Signal Activity


Starting Activity Propagation
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT)
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT): 10%
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT): 20%
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.75MB/1126.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT)
 ... Calculating switching power
2018-Feb-01 19:33:46 (2018-Feb-02 03:33:46 GMT): 10%
2018-Feb-01 19:33:47 (2018-Feb-02 03:33:47 GMT): 20%
2018-Feb-01 19:33:47 (2018-Feb-02 03:33:47 GMT): 30%
2018-Feb-01 19:33:47 (2018-Feb-02 03:33:47 GMT): 40%
2018-Feb-01 19:33:47 (2018-Feb-02 03:33:47 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 19:33:47 (2018-Feb-02 03:33:47 GMT): 60%
2018-Feb-01 19:33:48 (2018-Feb-02 03:33:48 GMT): 70%
2018-Feb-01 19:33:48 (2018-Feb-02 03:33:48 GMT): 80%
2018-Feb-01 19:33:48 (2018-Feb-02 03:33:48 GMT): 90%

Finished Calculating power
2018-Feb-01 19:33:49 (2018-Feb-02 03:33:49 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1126.75MB/1126.75MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.75MB/1126.75MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1126.75MB/1126.75MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:33:49 (2018-Feb-02 03:33:49 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top

*

*	Liberty Libraries used: 

*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.81825917 	   50.3680%
Total Switching Power:       8.30366691 	   47.4288%
Total Leakage Power:         0.38572525 	    2.2032%
Total Power:                17.50765134
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.757      0.4531     0.03349       4.244       24.24
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.061       7.851      0.3522       13.26       75.76
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.818       8.304      0.3857       17.51         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.818       8.304      0.3857       17.51         100
Total leakage power = 0.385725 mW
Cell usage statistics:  
Library tcbn65gpluswc , 13739 cells ( 100.000000%) , 0.385725 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1126.86MB/1126.86MB)


Output file is ./timingReports/aes_cipher_top_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:27:39, real = 0:27:39, mem = 1309.7M, totSessionCpu=0:30:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=1309.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1309.8M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1319.8M
** Profile ** Total reports :  cpu=0:00:00.4, mem=1311.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1311.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.031  | -0.031  |  0.033  |
|           TNS (ns):| -0.619  | -0.619  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.258%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1311.8M
**optDesign ... cpu = 0:27:40, real = 0:27:40, mem = 1309.7M, totSessionCpu=0:30:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:28:17, real = 0:28:17, mem = 1246.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-5140          12  Global net connect rules have not been c...
WARNING   IMPSP-315           12  Found %d instances insts with no PG Term...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 38 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1246.4M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat/aes_cipher_top.congmap.gz ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design placement.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile aes_cipher_top.post_route.power.rpt
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.81825917 	   50.3680%
Total Switching Power:       8.30366691 	   47.4288%
Total Leakage Power:         0.38572525 	    2.2032%
Total Power:                17.50765134
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1056.38MB/1056.38MB)


Output file is aes_cipher_top.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile aes_cipher_top.post_route.summary.rpt
Creating directory summaryReport.
Report saved in file aes_cipher_top.post_route.summary.rpt.
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ../../desdir/constraints/aes_cipher_top.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ../../desdir/constraints/aes_cipher_top.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 530 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.

Begin checking placement ... (start mem=1258.3M, init mem=1258.3M)
*info: Placed = 13739         
*info: Unplaced = 0           
Placement Density:84.26%(41358/49085)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1258.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 60329.918um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       530
    Delay constrained sinks:     530
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=13998  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 13998 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 209 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.21% V. EstWL: 2.289600e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13789 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.714508e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 48659
[NR-eagl] Layer2(M2)(V) length: 7.466733e+04um, number of vias: 64782
[NR-eagl] Layer3(M3)(H) length: 9.519331e+04um, number of vias: 14809
[NR-eagl] Layer4(M4)(V) length: 5.752912e+04um, number of vias: 8462
[NR-eagl] Layer5(M5)(H) length: 4.189528e+04um, number of vias: 2766
[NR-eagl] Layer6(M6)(V) length: 1.118869e+04um, number of vias: 1979
[NR-eagl] Layer7(M7)(H) length: 1.062220e+04um, number of vias: 2408
[NR-eagl] Layer8(M8)(V) length: 1.337249e+04um, number of vias: 0
[NR-eagl] Total length: 3.044684e+05um, number of vias: 143865
[NR-eagl] End Peak syMemory usage = 1288.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.47 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 61554.792um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       530
    Delay constrained sinks:     530
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=10, i=0, cg=0, l=0, total=10
      cell areas     : b=100.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=100.800um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:32:07 mem=1351.5M) ***
Total net bbox length = 2.566e+05 (1.284e+05 1.282e+05) (ext = 1.500e+04)
Density distribution unevenness ratio = 2.486%
Move report: Detail placement moves 113 insts, mean move: 2.27 um, max move: 7.60 um
	Max move on inst (u0/FE_RC_1978_0): (181.80, 145.00) --> (182.20, 152.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1351.5MB
Summary Report:
Instances move: 113 (out of 13749 movable)
Mean displacement: 2.27 um
Max displacement: 7.60 um (Instance: u0/FE_RC_1978_0) (181.8, 145) -> (182.2, 152.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
Total net bbox length = 2.568e+05 (1.285e+05 1.283e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1351.5MB
*** Finished refinePlace (0:32:07 mem=1351.5M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,3.96)              1
      [3.96,4.32)             0
      [4.32,4.68)             0
      [4.68,5.04)             0
      [5.04,5.4)              0
      [5.4,5.76)              0
      [5.76,6.12)             0
      [6.12,6.48)             0
      [6.48,6.84)             0
      [6.84,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (181.907,140.683)    (181.907,147.882)    ccl clock buffer, uid:A5491 (a lib_cell CKBD16) at (179.400,146.800), in power domain auto-default
           3.6         (181.907,140.683)    (181.907,144.282)    ccl clock buffer, uid:A548f (a lib_cell CKBD16) at (179.400,143.200), in power domain auto-default
           0           (130.507,131.317)    (130.507,131.317)    ccl clock buffer, uid:A548e (a lib_cell CKBD16) at (128.000,130.600), in power domain auto-default
           0           (121.108,142.118)    (121.108,142.118)    ccl clock buffer, uid:A5489 (a lib_cell CKBD16) at (118.600,141.400), in power domain auto-default
           0           (182.493,140.683)    (182.493,140.683)    ccl clock buffer, uid:A548b (a lib_cell CKBD16) at (179.400,139.600), in power domain auto-default
           0           (181.907,144.282)    (181.907,144.282)    ccl clock buffer, uid:A548f (a lib_cell CKBD16) at (179.400,143.200), in power domain auto-default
           0           (143.308,84.517)     (143.308,84.517)     ccl clock buffer, uid:A5487 (a lib_cell CKBD16) at (140.800,83.800), in power domain auto-default
           0           (181.907,134.917)    (181.907,134.917)    ccl clock buffer, uid:A548a (a lib_cell CKBD16) at (179.400,134.200), in power domain auto-default
           0           (145.107,185.317)    (145.107,185.317)    ccl clock buffer, uid:A548d (a lib_cell CKBD16) at (142.600,184.600), in power domain auto-default
           0           (181.907,147.882)    (181.907,147.882)    ccl clock buffer, uid:A5491 (a lib_cell CKBD16) at (179.400,146.800), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=10, i=0, cg=0, l=0, total=10
      cell areas     : b=100.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=100.800um^2
      gate capacitance : top=0.000pF, trunk=0.055pF, leaf=0.477pF, total=0.532pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.545pF, total=0.605pF
      wire lengths   : top=0.000um, trunk=363.500um, leaf=2925.613um, total=3289.113um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.062),top(nil), margined worst slew is leaf(0.099),trunk(0.062),top(nil)
      skew_group clk/CON: insertion delay [min=0.131, max=0.162, avg=0.150, sd=0.008], skew [0.032 vs 0.057, 100% {0.131, 0.151, 0.162}] (wid=0.017 ws=0.014) (gid=0.145 gs=0.019)
    Clock network insertion delays are now [0.131ns, 0.162ns] average 0.150ns std.dev 0.008ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13749 and nets=14433 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1286.293M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=10, i=0, cg=0, l=0, total=10
  Rebuilding timing graph   cell areas     : b=100.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=100.800um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.055pF, leaf=0.477pF, total=0.532pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.547pF, total=0.607pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=363.500um, leaf=2925.613um, total=3289.113um
  Rebuilding timing graph   sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.099),trunk(0.062),top(nil), margined worst slew is leaf(0.099),trunk(0.062),top(nil)
    skew_group clk/CON: insertion delay [min=0.131, max=0.162, avg=0.151, sd=0.008], skew [0.032 vs 0.057, 100% {0.131, 0.151, 0.162}] (wid=0.017 ws=0.014) (gid=0.145 gs=0.019)
  Clock network insertion delays are now [0.131ns, 0.162ns] average 0.151ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=10, i=0, cg=0, l=0, total=10
      cell areas     : b=100.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=100.800um^2
      gate capacitance : top=0.000pF, trunk=0.055pF, leaf=0.477pF, total=0.532pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.547pF, total=0.607pF
      wire lengths   : top=0.000um, trunk=363.500um, leaf=2925.613um, total=3289.113um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.062),top(nil), margined worst slew is leaf(0.099),trunk(0.062),top(nil)
      skew_group clk/CON: insertion delay [min=0.131, max=0.162, avg=0.151, sd=0.008], skew [0.032 vs 0.057, 100% {0.131, 0.151, 0.162}] (wid=0.017 ws=0.014) (gid=0.145 gs=0.019)
    Clock network insertion delays are now [0.131ns, 0.162ns] average 0.151ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=10, i=0, cg=0, l=0, total=10
      cell areas     : b=100.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=100.800um^2
      gate capacitance : top=0.000pF, trunk=0.055pF, leaf=0.477pF, total=0.532pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.547pF, total=0.607pF
      wire lengths   : top=0.000um, trunk=363.500um, leaf=2925.613um, total=3289.113um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.099),trunk(0.062),top(nil), margined worst slew is leaf(0.099),trunk(0.062),top(nil)
      skew_group clk/CON: insertion delay [min=0.131, max=0.162, avg=0.151, sd=0.008], skew [0.032 vs 0.057, 100% {0.131, 0.151, 0.162}] (wid=0.017 ws=0.014) (gid=0.145 gs=0.019)
    Clock network insertion delays are now [0.131ns, 0.162ns] average 0.151ns std.dev 0.008ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=84.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=84.240um^2
      gate capacitance : top=0.000pF, trunk=0.046pF, leaf=0.477pF, total=0.523pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.627pF, total=0.665pF
      wire lengths   : top=0.000um, trunk=239.262um, leaf=3436.495um, total=3675.757um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.008),top(nil), margined worst slew is leaf(0.105),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.068, max=0.092, avg=0.082, sd=0.006], skew [0.024 vs 0.057, 100% {0.068, 0.082, 0.092}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.012)
    Clock network insertion delays are now [0.068ns, 0.092ns] average 0.082ns std.dev 0.006ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=84.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=84.240um^2
      gate capacitance : top=0.000pF, trunk=0.046pF, leaf=0.477pF, total=0.523pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.627pF, total=0.665pF
      wire lengths   : top=0.000um, trunk=239.262um, leaf=3436.495um, total=3675.757um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.008),top(nil), margined worst slew is leaf(0.105),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.068, max=0.092, avg=0.082, sd=0.006], skew [0.024 vs 0.057, 100% {0.068, 0.082, 0.092}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.012)
    Clock network insertion delays are now [0.068ns, 0.092ns] average 0.082ns std.dev 0.006ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=84.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=84.240um^2
      gate capacitance : top=0.000pF, trunk=0.046pF, leaf=0.477pF, total=0.523pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.627pF, total=0.665pF
      wire lengths   : top=0.000um, trunk=239.262um, leaf=3436.495um, total=3675.757um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.008),top(nil), margined worst slew is leaf(0.105),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.068, max=0.092, avg=0.082, sd=0.006], skew [0.024 vs 0.057, 100% {0.068, 0.082, 0.092}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.012)
    Clock network insertion delays are now [0.068ns, 0.092ns] average 0.082ns std.dev 0.006ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=84.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=84.240um^2
      gate capacitance : top=0.000pF, trunk=0.046pF, leaf=0.477pF, total=0.523pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.627pF, total=0.665pF
      wire lengths   : top=0.000um, trunk=239.262um, leaf=3436.495um, total=3675.757um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.008),top(nil), margined worst slew is leaf(0.105),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.068, max=0.092, avg=0.082, sd=0.006], skew [0.024 vs 0.057, 100% {0.068, 0.082, 0.092}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.012)
    Clock network insertion delays are now [0.068ns, 0.092ns] average 0.082ns std.dev 0.006ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=84.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=84.240um^2
      gate capacitance : top=0.000pF, trunk=0.046pF, leaf=0.477pF, total=0.523pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.627pF, total=0.665pF
      wire lengths   : top=0.000um, trunk=239.262um, leaf=3436.495um, total=3675.757um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.008),top(nil), margined worst slew is leaf(0.105),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.068, max=0.092, avg=0.082, sd=0.006], skew [0.024 vs 0.057, 100% {0.068, 0.082, 0.092}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.012)
    Clock network insertion delays are now [0.068ns, 0.092ns] average 0.082ns std.dev 0.006ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 86 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=84.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=84.240um^2
      gate capacitance : top=0.000pF, trunk=0.046pF, leaf=0.477pF, total=0.523pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.627pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.540um, leaf=3433.827um, total=3670.367um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.068, max=0.091, avg=0.082, sd=0.005], skew [0.024 vs 0.057, 100% {0.068, 0.082, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.013)
    Clock network insertion delays are now [0.068ns, 0.091ns] average 0.082ns std.dev 0.005ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ...
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=9, i=0, cg=0, l=0, total=9
          cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
          gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
          wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
          sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=9, i=0, cg=0, l=0, total=9
    cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
    gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
    wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
    wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
    sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
    skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
  Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=9, i=0, cg=0, l=0, total=9
          cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
          gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
          wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
          sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.626pF, total=0.664pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13748 and nets=14432 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1286.297M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=9, i=0, cg=0, l=0, total=9
  Rebuilding timing graph   cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.628pF, total=0.666pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
  Rebuilding timing graph   sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
    skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
  Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.628pF, total=0.666pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.522pF fall=0.521pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ...
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.628pF, total=0.666pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.628pF, total=0.666pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.628pF, total=0.666pF
      wire lengths   : top=0.000um, trunk=236.665um, leaf=3433.385um, total=3670.050um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.008),top(nil), margined worst slew is leaf(0.104),trunk(0.008),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.091, avg=0.083, sd=0.005], skew [0.020 vs 0.057, 100% {0.071, 0.083, 0.091}] (wid=0.024 ws=0.018) (gid=0.069 gs=0.010)
    Clock network insertion delays are now [0.071ns, 0.091ns] average 0.083ns std.dev 0.005ns
  Improving insertion delay done.
  Total capacitance is (rise=1.188pF fall=1.186pF), of which (rise=0.666pF fall=0.666pF) is wire, and (rise=0.522pF fall=0.521pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:32:10 mem=1351.5M) ***
Total net bbox length = 2.572e+05 (1.288e+05 1.284e+05) (ext = 1.494e+04)
Density distribution unevenness ratio = 3.497%
Move report: Detail placement moves 36 insts, mean move: 2.60 um, max move: 7.20 um
	Max move on inst (us32/U421): (165.40, 179.20) --> (165.40, 172.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1351.5MB
Summary Report:
Instances move: 36 (out of 13209 movable)
Mean displacement: 2.60 um
Max displacement: 7.20 um (Instance: us32/U421) (165.4, 179.2) -> (165.4, 172)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1351.5MB
*** Finished refinePlace (0:32:10 mem=1351.5M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:32:10 mem=1351.5M) ***
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Density distribution unevenness ratio = 2.568%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1351.5MB
Summary Report:
Instances move: 0 (out of 13748 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1351.5MB
*** Finished refinePlace (0:32:10 mem=1351.5M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 13997 (unrouted=0, trialRouted=13997, noStatus=0, routed=0, fixed=0)
(Not counting 425 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13748 and nets=14432 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1353.070M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 10 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 10 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Feb  1 19:47:43 2018
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 14430 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1080.13 (MB), peak = 1225.81 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb  1 19:48:07 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb  1 19:48:07 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    68.52%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.57%
#
#  10 nets (0.07%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1080.59 (MB), peak = 1225.81 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.58 (MB), peak = 1225.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.62 (MB), peak = 1225.81 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 425 (skipped).
#Total number of selected nets for routing = 10.
#Total number of unselected nets (but routable) for routing = 13997 (skipped).
#Total number of nets in the design = 14432.
#
#13997 skipped nets do not have any wires.
#10 routable nets have only global wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10               0  
#------------------------------------------------
#        Total                 10               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 10                175           13822  
#-------------------------------------------------------------------
#        Total                 10                175           13822  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 3714 um.
#Total half perimeter of net bounding box = 1951 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 2127 um.
#Total wire length on LAYER M4 = 1587 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1411
#Up-Via Summary (total 1411):
#           
#-----------------------
#  Metal 1          548
#  Metal 2          482
#  Metal 3          381
#-----------------------
#                  1411 
#
#Total number of involved priority nets 10
#Maximum src to sink distance for priority net 282.6
#Average of max src_to_sink distance for priority net 192.4
#Average of ave src_to_sink distance for priority net 132.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.80 (MB), peak = 1225.81 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.12 (MB), peak = 1225.81 (MB)
#Start Track Assignment.
#Done with 380 horizontal wires in 1 hboxes and 310 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 3958 um.
#Total half perimeter of net bounding box = 1951 um.
#Total wire length on LAYER M1 = 277 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 2100 um.
#Total wire length on LAYER M4 = 1582 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1411
#Up-Via Summary (total 1411):
#           
#-----------------------
#  Metal 1          548
#  Metal 2          482
#  Metal 3          381
#-----------------------
#                  1411 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.74 (MB), peak = 1225.81 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 32.05 (MB)
#Total memory = 1084.74 (MB)
#Peak memory = 1225.81 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.9% of the total area was rechecked for DRC, and 48.1% required routing.
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1117.45 (MB), peak = 1225.81 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.21 (MB), peak = 1225.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 3798 um.
#Total half perimeter of net bounding box = 1951 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 163 um.
#Total wire length on LAYER M3 = 2045 um.
#Total wire length on LAYER M4 = 1588 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1558
#Total number of multi-cut vias = 9 (  0.6%)
#Total number of single cut vias = 1549 ( 99.4%)
#Up-Via Summary (total 1558):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         539 ( 98.4%)         9 (  1.6%)        548
#  Metal 2         513 (100.0%)         0 (  0.0%)        513
#  Metal 3         497 (100.0%)         0 (  0.0%)        497
#-----------------------------------------------------------
#                 1549 ( 99.4%)         9 (  0.6%)       1558 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 1.74 (MB)
#Total memory = 1086.49 (MB)
#Peak memory = 1225.81 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 1.75 (MB)
#Total memory = 1086.49 (MB)
#Peak memory = 1225.81 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:30
#Increased memory = 42.09 (MB)
#Total memory = 1078.45 (MB)
#Peak memory = 1225.81 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb  1 19:48:14 2018
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 10 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       100.000     150.000           2
       150.000     200.000           5
       200.000     250.000           2
       250.000     300.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
        0.000      2.000           3
        2.000      4.000           0
        4.000      6.000           2
        6.000      8.000           2
        8.000     10.000           1
       10.000     12.000           0
       12.000     14.000           0
       14.000     16.000           0
       16.000     18.000           1
       18.000     20.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_36 (93 terminals)
    Guided length:  max path =   141.015um, total =   380.772um
    Routed length:  max path =   168.000um, total =   470.680um
    Deviation:      max path =    19.136%,  total =    23.612%

    Net CTS_34 (71 terminals)
    Guided length:  max path =   196.540um, total =   407.978um
    Routed length:  max path =   231.800um, total =   446.480um
    Deviation:      max path =    17.940%,  total =     9.437%

    Net CTS_30 (74 terminals)
    Guided length:  max path =   185.358um, total =   377.675um
    Routed length:  max path =   186.800um, total =   438.800um
    Deviation:      max path =     0.778%,  total =    16.185%

    Net CTS_33 (80 terminals)
    Guided length:  max path =   189.340um, total =   458.540um
    Routed length:  max path =   197.400um, total =   506.060um
    Deviation:      max path =     4.257%,  total =    10.363%

    Net CTS_31 (39 terminals)
    Guided length:  max path =   193.030um, total =   281.870um
    Routed length:  max path =   195.800um, total =   307.140um
    Deviation:      max path =     1.435%,  total =     8.965%

    Net CTS_38 (76 terminals)
    Guided length:  max path =   154.600um, total =   351.457um
    Routed length:  max path =   167.200um, total =   372.700um
    Deviation:      max path =     8.150%,  total =     6.044%

    Net CTS_37 (37 terminals)
    Guided length:  max path =   217.025um, total =   389.615um
    Routed length:  max path =   231.000um, total =   417.380um
    Deviation:      max path =     6.439%,  total =     7.126%

    Net CTS_32 (41 terminals)
    Guided length:  max path =   205.428um, total =   407.778um
    Routed length:  max path =   219.200um, total =   430.860um
    Deviation:      max path =     6.704%,  total =     5.661%

    Net clk (10 terminals)
    Guided length:  max path =   137.882um, total =   236.665um
    Routed length:  max path =   144.800um, total =   249.640um
    Deviation:      max path =     5.017%,  total =     5.482%

    Net CTS_35 (28 terminals)
    Guided length:  max path =   282.540um, total =   377.700um
    Routed length:  max path =   287.600um, total =   396.420um
    Deviation:      max path =     1.791%,  total =     4.956%

Set FIXED routing status on 10 net(s)
Set FIXED placed status on 9 instance(s)
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10)
  Non-clock: 13997 (unrouted=13997, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 425 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 10  numPreroutedWires = 1635
[NR-eagl] Read numTotalNets=14007  numIgnoredNets=10
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 13997 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 156 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.12% V. EstWL: 2.163060e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 13841 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.705544e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 2.400000e+00um, number of vias: 48677
[NR-eagl] Layer2(M2)(V) length: 7.423324e+04um, number of vias: 64425
[NR-eagl] Layer3(M3)(H) length: 9.439951e+04um, number of vias: 15224
[NR-eagl] Layer4(M4)(V) length: 5.741979e+04um, number of vias: 8454
[NR-eagl] Layer5(M5)(H) length: 4.454707e+04um, number of vias: 2615
[NR-eagl] Layer6(M6)(V) length: 1.303739e+04um, number of vias: 1778
[NR-eagl] Layer7(M7)(H) length: 9.790700e+03um, number of vias: 2210
[NR-eagl] Layer8(M8)(V) length: 1.253380e+04um, number of vias: 0
[NR-eagl] Total length: 3.059639e+05um, number of vias: 143383
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13748 and nets=14432 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1304.785M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um         83.661       86.733      1.037     27.931        29.820      0.996      1.064         0.933
    S->S Wire Res.       Ohm        97.405      105.083      1.079     30.151        34.031      0.992      1.119         0.879
    S->S Wire Res./um    Ohm         1.173        1.220      1.040      0.033         0.035      0.724      0.756         0.693
    Total Wire Len.      um        236.665      246.000      1.039      0.000         0.000      1.000      1.000         1.000
    Trans. Time          ns          0.007        0.008      1.076      0.002         0.002      1.000      1.208         0.828
    Wire Cap.            fF         38.115       39.582      1.038      0.000         0.000      1.000      1.000         1.000
    Wire Cap./um         fF          0.161        0.161      0.999      0.000         0.000      1.000      1.000         1.000
    Wire Delay           ns          0.003        0.003      1.102      0.001         0.001      0.997      1.159         0.858
    Wire Skew            ns          0.003        0.003      1.115      0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.065        0.064      0.989      0.004         0.003      0.958      0.854         1.074
    S->S Wire Len.       um        124.995      133.438      1.068     41.186        42.633      0.975      1.009         0.942
    S->S Wire Res.       Ohm       161.148      169.969      1.055     49.361        51.013      0.967      0.999         0.936
    S->S Wire Res./um    Ohm         1.299        1.282      0.987      0.074         0.067      0.754      0.681         0.835
    Total Wire Len.      um        381.487      394.711      1.035     47.764        52.899      0.956      1.059         0.863
    Trans. Time          ns          0.095        0.095      1.003      0.008         0.009      0.986      1.162         0.837
    Wire Cap.            fF         69.726       68.603      0.984      8.989         9.426      0.971      1.018         0.925
    Wire Cap./um         fF          0.183        0.174      0.950      0.010         0.005      0.953      0.474         1.916
    Wire Delay           ns          0.014        0.015      1.084      0.004         0.004      0.942      1.099         0.808
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A548f/I       -15.385
    CTS_ccl_BUF_CLOCK_NODE_UID_A5489/I       -12.500
    CTS_ccl_BUF_CLOCK_NODE_UID_A548d/I       -11.111
    CTS_ccl_BUF_CLOCK_NODE_UID_A5487/I       -10.526
    CTS_ccl_BUF_CLOCK_NODE_UID_A548b/I        -9.524
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.600um        1.599         0.282         0.451
    M3                           115.965um    118.000um        1.599         0.282         0.451
    M4                           120.700um    127.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.756%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    --------------------------------------
    Route Sink Pin          Difference (%)
    --------------------------------------
    u0/w_reg_3__3_/CP          -46.269
    u0/w_reg_0__1_/CP          -44.118
    sa30_reg_6_/CP             -43.284
    sa30_reg_7_/CP             -42.647
    text_out_reg_101_/CP       -37.975
    --------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       2.400um       1.787         0.272         0.487
    M2                              0.000um     162.600um       1.599         0.282         0.451
    M3                           1749.145um    1927.200um       1.599         0.282         0.451
    M4                           1684.240um    1460.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       95.355%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_36:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      93            18.600um         93
    M3                   193.520um      93           266.200um         90
    M4                   187.252um     140           142.800um         71
    -------------------------------------------------------------------------
    Totals               380.000um     326           426.000um        254
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.104ns       0.108ns         -             -
    S->WS Wire Len.      115.757um     144.800um         -             -
    S->WS Wire Res.      156.011Ohm    192.876Ohm        -             -
    Wire Cap.             75.887fF      77.479fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: sa01_reg_0_/CP.
    Post-route worst sink: sa01_reg_0_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A548d.
    Driver fanout: 92.
    Driver cell: CKBD16.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       3          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       2          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047     525         97%       ER        9         100%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044       7          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044       2          0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046     504        100%       ER        9         100%        ER         -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046     481        100%       ER       16         100%        ER         -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
      wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.009),top(nil), margined worst slew is leaf(0.108),trunk(0.009),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.094, avg=0.083, sd=0.005], skew [0.023 vs 0.057, 100% {0.071, 0.083, 0.094}] (wid=0.027 ws=0.020) (gid=0.067 gs=0.009)
    Clock network insertion delays are now [0.071ns, 0.094ns] average 0.083ns std.dev 0.005ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1413.04 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1413.0M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=9, i=0, cg=0, l=0, total=9
      Rebuilding timing graph   cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
      Rebuilding timing graph   sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=9, i=0, cg=0, l=0, total=9
        cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
        gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
        wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
        wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
        sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 2, cannot run: 1, attempted: 1, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          0
        ------------------------------
        Total           1          0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=9, i=0, cg=0, l=0, total=9
          cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
          gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
          wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
          wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
          sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
          Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.108),trunk(0.009),top(nil), margined worst slew is leaf(0.108),trunk(0.009),top(nil)
          skew_group clk/CON: insertion delay [min=0.071, max=0.094, avg=0.083, sd=0.005], skew [0.023 vs 0.057, 100% {0.071, 0.083, 0.094}] (wid=0.027 ws=0.020) (gid=0.067 gs=0.009)
        Clock network insertion delays are now [0.071ns, 0.094ns] average 0.083ns std.dev 0.005ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ------------------------------------------------------------------------------
      Overslew    Causes                          Driving Pin
      ------------------------------------------------------------------------------
      0.003ns     Inst already optimally sized    CTS_ccl_BUF_CLOCK_NODE_UID_A548d/Z
      ------------------------------------------------------------------------------
      
      Slew Diagnostics Counts:
      
      ------------------------------------------
      Cause                           Occurences
      ------------------------------------------
      Inst already optimally sized        1
      ------------------------------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:32:46 mem=1431.4M) ***
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Density distribution unevenness ratio = 3.505%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1431.4MB
Summary Report:
Instances move: 0 (out of 13209 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1431.4MB
*** Finished refinePlace (0:32:46 mem=1431.4M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:32:46 mem=1431.4M) ***
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Density distribution unevenness ratio = 2.568%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1431.4MB
Summary Report:
Instances move: 0 (out of 13748 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.572e+05 (1.288e+05 1.285e+05) (ext = 1.494e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1431.4MB
*** Finished refinePlace (0:32:46 mem=1431.4M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 1 insts, 2 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'aes_cipher_top' of instances=13748 and nets=14432 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1316.902M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=9, i=0, cg=0, l=0, total=9
      Rebuilding timing graph   cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
      Rebuilding timing graph   sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
    PostConditioning done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10)
  Non-clock: 13997 (unrouted=0, trialRouted=13997, noStatus=0, routed=0, fixed=0)
(Not counting 425 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=9, i=0, cg=0, l=0, total=9
      cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
      gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
      wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
      wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
      sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.009),top(nil), margined worst slew is leaf(0.108),trunk(0.009),top(nil)
      skew_group clk/CON: insertion delay [min=0.071, max=0.094, avg=0.083, sd=0.005], skew [0.023 vs 0.057, 100% {0.071, 0.083, 0.094}] (wid=0.027 ws=0.020) (gid=0.067 gs=0.009)
    Clock network insertion delays are now [0.071ns, 0.094ns] average 0.083ns std.dev 0.005ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------
  Cell type      Count    Area
  ------------------------------
  Buffers          9      82.080
  Inverters        0       0.000
  Clock Gates      0       0.000
  Clock Logic      0       0.000
  All              9      82.080
  ------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      246.000
  Leaf      3552.400
  Total     3798.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.045    0.040    0.085
  Leaf     0.477    0.617    1.095
  Total    0.522    0.657    1.179
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   530     0.477     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      [0.000]
  Transition     ns         1       0.003       0.000      [0.003]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.009               0.108
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.071     0.094     0.023       0.057         0.020           0.015           0.083        0.005     100% {0.071, 0.083, 0.094}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.071ns, 0.094ns] average 0.083ns std.dev 0.005ns
  
  Found a total of 92 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ---------------------------------------------------------------------------------------------
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  text_out_reg_100_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  text_out_reg_99_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  text_out_reg_98_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  text_out_reg_97_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  text_out_reg_96_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  text_out_reg_5_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  sa01_reg_7_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  sa01_reg_4_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  sa01_reg_1_/CP
  WC:setup.late    0.003    0.105    0.108    N      N      auto computed  sa01_reg_0_/CP
  ---------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=9, i=0, cg=0, l=0, total=9
  cell areas     : b=82.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=82.080um^2
  gate capacitance : top=0.000pF, trunk=0.045pF, leaf=0.477pF, total=0.522pF
  wire capacitance : top=0.000pF, trunk=0.040pF, leaf=0.617pF, total=0.657pF
  wire lengths   : top=0.000um, trunk=246.000um, leaf=3552.400um, total=3798.400um
  sink capacitance : count=530, total=0.477pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
  Transition  : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.108),trunk(0.009),top(nil), margined worst slew is leaf(0.108),trunk(0.009),top(nil)
  skew_group clk/CON: insertion delay [min=0.071, max=0.094, avg=0.083, sd=0.005], skew [0.023 vs 0.057, 100% {0.071, 0.083, 0.094}] (wid=0.027 ws=0.020) (gid=0.067 gs=0.009)
Clock network insertion delays are now [0.071ns, 0.094ns] average 0.083ns std.dev 0.005ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation and 1 slew violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (263.800,139.000), in power domain auto-default. Achieved capacitance of 0.085pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 92 slew violations below cell CTS_ccl_BUF_clk_G0_L1_7 (a lib_cell CKBD16) at (161.600,179.200), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin sa01_reg_0_/CP with a slew time target of 0.105ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1314.5M, totSessionCpu=0:32:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1314.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1314.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1314.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1350.26 CPU=0:00:02.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1350.3M) ***
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:32:51 mem=1350.3M)
** Profile ** Overall slacks :  cpu=0:00:02.7, mem=1350.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1350.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.033  |
|           TNS (ns):| -1.529  |
|    Violating Paths:|   105   |
|          All Paths:|   794   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.426%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1350.3M
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1293.0M, totSessionCpu=0:32:52 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 13748

Instance distribution across the VT partitions:

 LVT : inst = 6807 (49.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6807 (49.5%)

 HVT : inst = 6941 (50.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 6941 (50.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1323.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1323.0M) ***
*** Starting optimizing excluded clock nets MEM= 1323.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1323.0M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.033
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in TNS mode
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -1.529 Density 84.43
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.033|   -0.033|  -1.529|   -1.529|    84.43%|   0:00:00.0| 1555.9M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.030|   -0.030|  -0.980|   -0.980|    84.63%|   0:00:16.0| 1580.9M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.030|   -0.030|  -0.933|   -0.933|    84.65%|   0:00:01.0| 1580.9M|   WC_VIEW|  reg2reg| sa33_reg_2_/D         |
|  -0.023|   -0.023|  -0.614|   -0.614|    84.82%|   0:00:02.0| 1582.9M|   WC_VIEW|  reg2reg| sa03_reg_3_/D         |
|  -0.023|   -0.023|  -0.559|   -0.559|    84.86%|   0:00:19.0| 1584.9M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.023|   -0.023|  -0.516|   -0.516|    84.89%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.023|   -0.023|  -0.465|   -0.465|    84.91%|   0:00:05.0| 1604.0M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|  -0.019|   -0.019|  -0.261|   -0.261|    85.14%|   0:00:02.0| 1566.6M|   WC_VIEW|  reg2reg| sa32_reg_5_/D         |
|  -0.019|   -0.019|  -0.221|   -0.221|    85.17%|   0:00:07.0| 1587.6M|   WC_VIEW|  reg2reg| sa32_reg_5_/D         |
|  -0.019|   -0.019|  -0.220|   -0.220|    85.17%|   0:00:00.0| 1587.6M|   WC_VIEW|  reg2reg| sa32_reg_5_/D         |
|  -0.019|   -0.019|  -0.140|   -0.140|    85.33%|   0:00:02.0| 1606.7M|   WC_VIEW|  reg2reg| sa30_reg_2_/D         |
|  -0.013|   -0.013|  -0.119|   -0.119|    85.35%|   0:00:01.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.114|   -0.114|    85.37%|   0:00:03.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.111|   -0.111|    85.37%|   0:00:00.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.077|   -0.077|    85.45%|   0:00:01.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.066|   -0.066|    85.48%|   0:00:00.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.058|   -0.058|    85.48%|   0:00:02.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.055|   -0.055|    85.53%|   0:00:00.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|  -0.013|   -0.013|  -0.054|   -0.054|    85.54%|   0:00:00.0| 1606.7M|   WC_VIEW|  reg2reg| sa22_reg_4_/D         |
|  -0.013|   -0.013|  -0.054|   -0.054|    85.54%|   0:00:00.0| 1606.7M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:01:02 real=0:01:02 mem=1606.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:01:02 mem=1606.7M) ***
** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.054 Density 85.54
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.013  TNS Slack -0.054 Density 85.54
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.54%|        -|  -0.013|  -0.054|   0:00:00.0| 1606.7M|
|    85.27%|       68|  -0.013|  -0.060|   0:00:01.0| 1606.7M|
|    84.21%|      533|  -0.012|  -0.053|   0:00:05.0| 1606.7M|
|    84.18%|       28|  -0.012|  -0.053|   0:00:00.0| 1606.7M|
|    84.18%|        0|  -0.012|  -0.053|   0:00:00.0| 1606.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.012  TNS Slack -0.053 Density 84.18
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1566.22M, totSessionCpu=0:34:07).
*** Starting refinePlace (0:34:07 mem=1577.2M) ***
Total net bbox length = 2.573e+05 (1.290e+05 1.283e+05) (ext = 1.495e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13751 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.009%
Density distribution unevenness ratio = 2.799%
Move report: Detail placement moves 1927 insts, mean move: 0.47 um, max move: 5.20 um
	Max move on inst (FE_OFC1075_sa20_3_): (40.60, 166.60) --> (39.00, 170.20)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1583.5MB
Summary Report:
Instances move: 1927 (out of 13742 movable)
Mean displacement: 0.47 um
Max displacement: 5.20 um (Instance: FE_OFC1075_sa20_3_) (40.6, 166.6) -> (39, 170.2)
	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.577e+05 (1.293e+05 1.283e+05) (ext = 1.495e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1583.5MB
*** Finished refinePlace (0:34:07 mem=1583.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1583.5M)


Density : 0.8418
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1583.5M) ***
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.053 Density 84.18
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 141 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:09 real=0:01:09 mem=1583.5M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in WNS mode
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.053 Density 84.18
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.012|   -0.012|  -0.053|   -0.053|    84.18%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|   0.001|    0.001|   0.000|    0.000|    84.77%|   0:01:07.0| 1613.4M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|   0.001|    0.001|   0.000|    0.000|    84.87%|   0:00:42.0| 1632.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|   0.004|    0.004|   0.000|    0.000|    85.22%|   0:00:12.0| 1632.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.69%|   0:00:37.0| 1651.5M|   WC_VIEW|  reg2reg| sa02_reg_6_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.85%|   0:00:44.0| 1651.5M|   WC_VIEW|  reg2reg| sa02_reg_3_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.91%|   0:00:12.0| 1651.5M|   WC_VIEW|  reg2reg| sa32_reg_6_/D         |
|   0.008|    0.008|   0.000|    0.000|    85.96%|   0:00:02.0| 1651.5M|   WC_VIEW|  reg2reg| sa10_reg_1_/D         |
|   0.010|    0.010|   0.000|    0.000|    86.30%|   0:00:09.0| 1651.5M|   WC_VIEW|  reg2reg| sa10_reg_2_/D         |
|   0.013|    0.013|   0.000|    0.000|    86.57%|   0:00:19.0| 1651.5M|   WC_VIEW|  reg2reg| sa01_reg_1_/D         |
|   0.014|    0.014|   0.000|    0.000|    86.70%|   0:00:18.0| 1651.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|   0.014|    0.014|   0.000|    0.000|    86.70%|   0:00:00.0| 1651.5M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:04:22 real=0:04:22 mem=1651.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:22 real=0:04:22 mem=1651.5M) ***
** GigaOpt Optimizer WNS Slack 0.014 TNS Slack 0.000 Density 86.70
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.014  TNS Slack 0.000 Density 86.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.70%|        -|   0.014|   0.000|   0:00:00.0| 1651.5M|
|    86.57%|       37|   0.014|   0.000|   0:00:01.0| 1651.5M|
|    85.80%|      408|   0.015|   0.000|   0:00:04.0| 1651.5M|
|    85.76%|       23|   0.015|   0.000|   0:00:00.0| 1651.5M|
|    85.76%|        0|   0.015|   0.000|   0:00:00.0| 1651.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.015  TNS Slack 0.000 Density 85.76
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 133 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1590.81M, totSessionCpu=0:38:39).
*** Starting refinePlace (0:38:39 mem=1600.8M) ***
Total net bbox length = 2.592e+05 (1.303e+05 1.290e+05) (ext = 1.495e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13989 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 3.404%
Density distribution unevenness ratio = 2.650%
Move report: Timing Driven Placement moves 2725 insts, mean move: 5.16 um, max move: 43.00 um
	Max move on inst (us21/U160): (51.60, 173.80) --> (83.80, 184.60)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1603.3MB
Density distribution unevenness ratio = 2.458%
Move report: Detail placement moves 7479 insts, mean move: 1.34 um, max move: 29.00 um
	Max move on inst (FE_OFC1075_sa20_3_): (39.60, 141.40) --> (39.80, 170.20)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1603.3MB
Summary Report:
Instances move: 8370 (out of 13980 movable)
Mean displacement: 2.64 um
Max displacement: 35.00 um (Instance: us21/FE_RC_3143_0) (62.6, 193.6) -> (83.2, 179.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 2.553e+05 (1.260e+05 1.293e+05) (ext = 1.501e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1603.3MB
*** Finished refinePlace (0:38:41 mem=1603.3M) ***
Finished re-routing un-routed nets (0:00:00.0 1603.3M)


Density : 0.8576
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:03.0 mem=1603.3M) ***
** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -0.242 Density 85.76
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.046|   -0.046|  -0.242|   -0.242|    85.76%|   0:00:00.0| 1603.3M|   WC_VIEW|  reg2reg| sa22_reg_5_/D         |
|   0.004|    0.004|   0.000|    0.000|    85.81%|   0:00:04.0| 1624.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__12_/D     |
|   0.005|    0.005|   0.000|    0.000|    85.84%|   0:00:02.0| 1624.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__12_/D     |
|   0.010|    0.010|   0.000|    0.000|    85.84%|   0:00:00.0| 1624.1M|   WC_VIEW|  reg2reg| u0/w_reg_2__13_/D     |
|   0.013|    0.013|   0.000|    0.000|    85.94%|   0:00:13.0| 1624.1M|   WC_VIEW|  reg2reg| sa10_reg_3_/D         |
|   0.016|    0.016|   0.000|    0.000|    86.10%|   0:00:16.0| 1624.1M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
|   0.016|    0.016|   0.000|    0.000|    86.10%|   0:00:00.0| 1624.1M|   WC_VIEW|  reg2reg| sa13_reg_5_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:34.2 real=0:00:35.0 mem=1624.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.3 real=0:00:35.0 mem=1624.1M) ***
** GigaOpt Optimizer WNS Slack 0.016 TNS Slack 0.000 Density 86.10
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.016  TNS Slack 0.000 Density 86.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.10%|        -|   0.016|   0.000|   0:00:00.0| 1624.1M|
|    86.02%|       22|   0.016|   0.000|   0:00:01.0| 1624.1M|
|    85.57%|      227|   0.016|   0.000|   0:00:03.0| 1624.1M|
|    85.56%|        8|   0.016|   0.000|   0:00:00.0| 1624.1M|
|    85.56%|        0|   0.016|   0.000|   0:00:00.0| 1624.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.016  TNS Slack 0.000 Density 85.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1601.81M, totSessionCpu=0:39:20).
*** Starting refinePlace (0:39:21 mem=1601.8M) ***
Total net bbox length = 2.555e+05 (1.263e+05 1.292e+05) (ext = 1.501e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13996 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.512%
Density distribution unevenness ratio = 2.287%
Move report: Detail placement moves 796 insts, mean move: 0.54 um, max move: 10.80 um
	Max move on inst (u0/U54): (215.00, 110.80) --> (215.00, 121.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1603.1MB
Summary Report:
Instances move: 796 (out of 13987 movable)
Mean displacement: 0.54 um
Max displacement: 10.80 um (Instance: u0/U54) (215, 110.8) -> (215, 121.6)
	Length: 10 sites, height: 1 rows, site name: core, cell type: CKXOR2D1
Total net bbox length = 2.558e+05 (1.265e+05 1.293e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1603.1MB
*** Finished refinePlace (0:39:21 mem=1603.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1603.1M)


Density : 0.8556
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1603.1M) ***
** GigaOpt Optimizer WNS Slack 0.016 TNS Slack 0.000 Density 85.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:05:10 real=0:05:09 mem=1603.1M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.016  TNS Slack 0.000 Density 85.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.56%|        -|   0.016|   0.000|   0:00:00.0| 1608.4M|
|    85.54%|       12|   0.016|   0.000|   0:00:03.0| 1610.1M|
|    85.54%|        2|   0.016|   0.000|   0:00:00.0| 1610.1M|
|    85.54%|        1|   0.016|   0.000|   0:00:00.0| 1610.1M|
|    85.53%|        1|   0.016|   0.000|   0:00:00.0| 1610.1M|
|    85.53%|        0|   0.016|   0.000|   0:00:01.0| 1610.1M|
|    85.52%|        6|   0.016|   0.000|   0:00:01.0| 1610.1M|
|    85.52%|        0|   0.016|   0.000|   0:00:00.0| 1610.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.016  TNS Slack 0.000 Density 85.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 132 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.7) (real = 0:00:06.0) **
*** Starting refinePlace (0:39:28 mem=1604.1M) ***
Total net bbox length = 2.558e+05 (1.265e+05 1.293e+05) (ext = 1.502e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13979 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 6 insts, mean move: 1.83 um, max move: 4.20 um
	Max move on inst (u0/U256): (118.80, 224.20) --> (116.40, 226.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.1MB
Summary Report:
Instances move: 6 (out of 13970 movable)
Mean displacement: 1.83 um
Max displacement: 4.20 um (Instance: u0/U256) (118.8, 224.2) -> (116.4, 226)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 2.558e+05 (1.265e+05 1.293e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1604.1MB
*** Finished refinePlace (0:39:28 mem=1604.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1604.1M)


Density : 0.8552
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1604.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1455.29M, totSessionCpu=0:39:28).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 10  numPreroutedWires = 1635
[NR-eagl] Read numTotalNets=14238  numIgnoredNets=10
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 14228 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 0 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 132 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.06% V. EstWL: 1.824480e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 14096 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.729232e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 2.400000e+00um, number of vias: 49203
[NR-eagl] Layer2(M2)(V) length: 7.434343e+04um, number of vias: 64576
[NR-eagl] Layer3(M3)(H) length: 9.434361e+04um, number of vias: 15044
[NR-eagl] Layer4(M4)(V) length: 5.977898e+04um, number of vias: 7929
[NR-eagl] Layer5(M5)(H) length: 4.366518e+04um, number of vias: 2427
[NR-eagl] Layer6(M6)(V) length: 1.326779e+04um, number of vias: 1585
[NR-eagl] Layer7(M7)(H) length: 8.525100e+03um, number of vias: 1937
[NR-eagl] Layer8(M8)(V) length: 1.062080e+04um, number of vias: 0
[NR-eagl] Total length: 3.045473e+05um, number of vias: 142701
[NR-eagl] End Peak syMemory usage = 1439.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.55 seconds
Extraction called for design 'aes_cipher_top' of instances=13979 and nets=14271 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1436.879M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1497.58 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1497.6M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  85.52  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  85.52  |   0:00:00.0|    1589.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1589.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.017 -> -0.010 (bump = 0.027)
Begin: GigaOpt postEco optimization
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.049 Density 85.52
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.010|   -0.010|  -0.049|   -0.049|    85.52%|   0:00:00.0| 1619.2M|   WC_VIEW|  reg2reg| sa13_reg_6_/D         |
|   0.000|    0.000|   0.000|    0.000|    85.53%|   0:00:04.0| 1619.2M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1619.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:04.0 mem=1619.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 85.53
*** Starting refinePlace (0:39:42 mem=1619.2M) ***
Total net bbox length = 2.558e+05 (1.265e+05 1.293e+05) (ext = 1.502e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13978 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1619.2MB
Summary Report:
Instances move: 0 (out of 13969 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.558e+05 (1.265e+05 1.293e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1619.2MB
*** Finished refinePlace (0:39:43 mem=1619.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1619.2M)


Density : 0.8553
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1619.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 85.53
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=1619.2M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.035%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
**optDesign ... cpu = 0:06:54, real = 0:06:54, mem = 1453.3M, totSessionCpu=0:39:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1453.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1453.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1461.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1461.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.529%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1461.3M
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.21MB/1204.21MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.21MB/1204.21MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.21MB/1204.21MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT)
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 10%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 20%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 30%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 40%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 50%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 60%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 70%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 80%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 90%

Finished Levelizing
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT)

Starting Activity Propagation
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT)
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 10%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 20%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.47MB/1204.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT)
 ... Calculating switching power
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 10%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 20%
2018-Feb-01 19:55:16 (2018-Feb-02 03:55:16 GMT): 30%
2018-Feb-01 19:55:17 (2018-Feb-02 03:55:17 GMT): 40%
2018-Feb-01 19:55:17 (2018-Feb-02 03:55:17 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 19:55:17 (2018-Feb-02 03:55:17 GMT): 60%
2018-Feb-01 19:55:17 (2018-Feb-02 03:55:17 GMT): 70%
2018-Feb-01 19:55:18 (2018-Feb-02 03:55:18 GMT): 80%
2018-Feb-01 19:55:18 (2018-Feb-02 03:55:18 GMT): 90%

Finished Calculating power
2018-Feb-01 19:55:19 (2018-Feb-02 03:55:19 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1204.47MB/1204.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.47MB/1204.47MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1204.47MB/1204.47MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:55:19 (2018-Feb-02 03:55:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.98827852 	   48.7613%
Total Switching Power:       9.04900316 	   49.0908%
Total Leakage Power:         0.39592248 	    2.1479%
Total Power:                18.43320417
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.691      0.4563      0.0339       4.181       22.68
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      5.062       7.838      0.3602       13.26       71.94
Clock (Combinational)              0.235       0.755    0.001784      0.9918        5.38
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.988       9.049      0.3959       18.43         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.988       9.049      0.3959       18.43         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                0.235       0.755    0.001784      0.9918        5.38
-----------------------------------------------------------------------------------------
Total                              0.235       0.755    0.001784      0.9918        5.38
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_7 (CKBD16): 	    0.1379
* 		Highest Leakage Power:   us03/FE_OFC1131_sa03_3_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	1.11729e-10 F
* 		Total instances in design: 13978
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1204.59MB/1204.59MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 85.53
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.53%|        -|   0.000|   0.000|   0:00:00.0| 1610.1M|
|    85.53%|        0|   0.000|   0.000|   0:00:04.0| 1610.1M|
|    85.53%|       23|   0.000|   0.000|   0:00:07.0| 1610.1M|
|    85.35%|       66|   0.000|   0.000|   0:00:21.0| 1604.4M|
|    85.35%|        1|   0.000|   0.000|   0:00:00.0| 1604.4M|
|    84.84%|     2289|   0.000|   0.000|   0:00:15.0| 1607.1M|
|    84.81%|       76|   0.000|   0.000|   0:00:01.0| 1607.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 84.81
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:49.0) (real = 0:00:49.0) **
Executing incremental physical updates
*** Starting refinePlace (0:40:36 mem=1572.7M) ***
Total net bbox length = 2.559e+05 (1.266e+05 1.293e+05) (ext = 1.502e+04)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13890 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 2.568%
Density distribution unevenness ratio = 1.473%
Move report: Timing Driven Placement moves 13582 insts, mean move: 3.24 um, max move: 41.40 um
	Max move on inst (u0/FE_RC_5724_0): (175.00, 150.40) --> (151.60, 168.40)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:05.0 MEM: 1572.7MB
Density distribution unevenness ratio = 1.268%
Move report: Detail placement moves 7882 insts, mean move: 0.50 um, max move: 35.60 um
	Max move on inst (u0/FE_RC_5696_0): (219.00, 125.20) --> (183.40, 125.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1572.7MB
Summary Report:
Instances move: 13576 (out of 13881 movable)
Mean displacement: 3.28 um
Max displacement: 40.60 um (Instance: u0/FE_RC_5724_0) (175, 150.4) -> (152.4, 168.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 2.560e+05 (1.309e+05 1.251e+05) (ext = 1.553e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 1572.7MB
*** Finished refinePlace (0:40:41 mem=1572.7M) ***
Checking setup slack degradation ...
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|   0.001|    0.001|   0.000|    0.000|    84.81%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__6_/D      |
|   0.001|    0.001|   0.000|    0.000|    84.81%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| u0/w_reg_3__6_/D      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1607.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1607.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.29MB/1242.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.29MB/1242.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.29MB/1242.29MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT)
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 10%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 20%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 30%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 40%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 50%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 60%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 70%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 80%
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT): 90%

Finished Levelizing
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT)

Starting Activity Propagation
2018-Feb-01 19:56:17 (2018-Feb-02 03:56:17 GMT)
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 10%
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 20%
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.43MB/1242.43MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT)
 ... Calculating switching power
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 10%
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 20%
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 30%
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 40%
2018-Feb-01 19:56:18 (2018-Feb-02 03:56:18 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 19:56:19 (2018-Feb-02 03:56:19 GMT): 60%
2018-Feb-01 19:56:19 (2018-Feb-02 03:56:19 GMT): 70%
2018-Feb-01 19:56:20 (2018-Feb-02 03:56:20 GMT): 80%
2018-Feb-01 19:56:20 (2018-Feb-02 03:56:20 GMT): 90%

Finished Calculating power
2018-Feb-01 19:56:20 (2018-Feb-02 03:56:20 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1242.43MB/1242.43MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1242.43MB/1242.43MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1242.43MB/1242.43MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:56:20 (2018-Feb-02 03:56:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.89130151 	   48.8549%
Total Switching Power:       8.92578628 	   49.0444%
Total Leakage Power:         0.38230671 	    2.1007%
Total Power:                18.19939451
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.691      0.4525      0.0339       4.178       22.95
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      4.965       7.718      0.3466       13.03        71.6
Clock (Combinational)              0.235       0.755    0.001784      0.9918       5.449
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.891       8.926      0.3823        18.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.891       8.926      0.3823        18.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                0.235       0.755    0.001784      0.9918       5.449
-----------------------------------------------------------------------------------------
Total                              0.235       0.755    0.001784      0.9918       5.449
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_7 (CKBD16): 	    0.1379
* 		Highest Leakage Power:   us03/FE_OFC1131_sa03_3_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	1.09939e-10 F
* 		Total instances in design: 13890
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1242.43MB/1242.43MB)

*** Finished Leakage Power Optimization (cpu=0:01:01, real=0:01:02, mem=1455.39M, totSessionCpu=0:40:49).
Extraction called for design 'aes_cipher_top' of instances=13890 and nets=14182 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1436.980M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1482.62 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1482.6M) ***

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.00MB/1208.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.00MB/1208.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.00MB/1208.00MB)

Begin Processing Signal Activity


Starting Activity Propagation
2018-Feb-01 19:56:24 (2018-Feb-02 03:56:24 GMT)
2018-Feb-01 19:56:24 (2018-Feb-02 03:56:24 GMT): 10%
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 20%
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 30%

Finished Activity Propagation
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.18MB/1208.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT)
 ... Calculating switching power
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 10%
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 20%
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 30%
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 40%
2018-Feb-01 19:56:25 (2018-Feb-02 03:56:25 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 19:56:26 (2018-Feb-02 03:56:26 GMT): 60%
2018-Feb-01 19:56:26 (2018-Feb-02 03:56:26 GMT): 70%
2018-Feb-01 19:56:26 (2018-Feb-02 03:56:26 GMT): 80%
2018-Feb-01 19:56:27 (2018-Feb-02 03:56:27 GMT): 90%

Finished Calculating power
2018-Feb-01 19:56:27 (2018-Feb-02 03:56:27 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1208.18MB/1208.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1208.18MB/1208.18MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1208.18MB/1208.18MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 19:56:27 (2018-Feb-02 03:56:27 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: aes_cipher_top

*

*	Liberty Libraries used: 

*	        WC_VIEW: ../../libdir/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/aes_cipher_top_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.89131205 	   48.8550%
Total Switching Power:       8.92578628 	   49.0444%
Total Leakage Power:         0.38230671 	    2.1007%
Total Power:                18.19940506
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.691      0.4525      0.0339       4.178       22.95
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      4.965       7.718      0.3466       13.03        71.6
Clock (Combinational)              0.235       0.755    0.001784      0.9918       5.449
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.891       8.926      0.3823        18.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.891       8.926      0.3823        18.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                0.235       0.755    0.001784      0.9918       5.449
-----------------------------------------------------------------------------------------
Total                              0.235       0.755    0.001784      0.9918       5.449
-----------------------------------------------------------------------------------------
Total leakage power = 0.382307 mW
Cell usage statistics:  
Library tcbn65gpluswc , 13890 cells ( 100.000000%) , 0.382307 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1208.29MB/1208.29MB)


Output file is ./timingReports/aes_cipher_top_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:07, real = 0:08:07, mem = 1425.4M, totSessionCpu=0:40:56 **
** Profile ** Start :  cpu=0:00:00.0, mem=1425.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1425.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1433.5M
** Profile ** Total reports :  cpu=0:00:00.4, mem=1425.4M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1425.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.812%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1425.4M
**optDesign ... cpu = 0:08:08, real = 0:08:07, mem = 1423.4M, totSessionCpu=0:40:56 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPSP-5140           6  Global net connect rules have not been c...
WARNING   IMPSP-315            6  Found %d instances insts with no PG Term...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
*** Message Summary: 31 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:08:54, real = 0:08:54, mem = 1356.9M, totSessionCpu=0:40:56 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1378.9M, totSessionCpu=0:40:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1378.9M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 473
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 473
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:40:58 mem=1392.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:00:03.4 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:00:03.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:03.9 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:41:02 mem=1390.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1390.9M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1398.9M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1398.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1398.9M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1398.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.067  |  0.067  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.812%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1398.9M, totSessionCpu=0:41:03 **
*info: Run optDesign holdfix with 1 thread.
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1450.3M, totSessionCpu=0:41:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=1450.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1450.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:02.4 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:00:06.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:0-7.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:03.1, mem=1460.4M
** Profile ** Total reports :  cpu=0:00:00.4, mem=1452.4M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1452.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.067  |  0.067  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.812%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1452.4M
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1450.3M, totSessionCpu=0:41:07 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1450.4M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/aes_cipher_top.congmap.gz ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design cts.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
