# micro2018
The verilog source code is within controller.v

The testbench for the controller is within in controller_tb.v
