{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656913532284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656913532291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 00:45:30 2022 " "Processing started: Mon Jul 04 00:45:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656913532291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913532291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_16_bit -c Risc_16_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_16_bit -c Risc_16_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913532291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656913532986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656913532986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Risc_16_bit " "Found entity 1: Risc_16_bit" {  } { { "Risc_16_bit.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/Risc_16_bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPRs " "Found entity 1: GPRs" {  } { { "reg_file.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "instruction_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/instruction_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Unit " "Found entity 1: Datapath_Unit" {  } { { "data_path.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "data_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "control.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/alu_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656913543863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bne_control data_path.v(74) " "Verilog HDL Implicit Net warning at data_path.v(74): created implicit net for \"bne_control\"" {  } { { "data_path.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Risc_16_bit " "Elaborating entity \"Risc_16_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656913543898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Unit Datapath_Unit:DU " "Elaborating entity \"Datapath_Unit\" for hierarchy \"Datapath_Unit:DU\"" {  } { { "Risc_16_bit.v" "DU" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/Risc_16_bit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Datapath_Unit:DU\|Instruction_Memory:im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Datapath_Unit:DU\|Instruction_Memory:im\"" {  } { { "data_path.v" "im" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543902 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_mem.v(8) " "Net \"memory.data_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656913543904 "|Risc_16_bit|Datapath_Unit:DU|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_mem.v(8) " "Net \"memory.waddr_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656913543904 "|Risc_16_bit|Datapath_Unit:DU|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_mem.v(8) " "Net \"memory.we_a\" at instruction_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/instruction_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656913543904 "|Risc_16_bit|Datapath_Unit:DU|Instruction_Memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPRs Datapath_Unit:DU\|GPRs:reg_file " "Elaborating entity \"GPRs\" for hierarchy \"Datapath_Unit:DU\|GPRs:reg_file\"" {  } { { "data_path.v" "reg_file" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control Datapath_Unit:DU\|alu_control:ALU_Control_unit " "Elaborating entity \"alu_control\" for hierarchy \"Datapath_Unit:DU\|alu_control:ALU_Control_unit\"" {  } { { "data_path.v" "ALU_Control_unit" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath_Unit:DU\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"Datapath_Unit:DU\|ALU:alu_unit\"" {  } { { "data_path.v" "alu_unit" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath_Unit:DU\|Data_Memory:dm " "Elaborating entity \"Data_Memory\" for hierarchy \"Datapath_Unit:DU\|Data_Memory:dm\"" {  } { { "data_path.v" "dm" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f data_mem.v(18) " "Verilog HDL or VHDL warning at data_mem.v(18): object \"f\" assigned a value but never read" {  } { { "data_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_mem.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656913543910 "|Risc_16_bit|Datapath_Unit:DU|Data_Memory:dm"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen data_mem.v(24) " "Verilog HDL Unsupported Feature error at data_mem.v(24): system function \"\$fopen\" is not supported for synthesis" {  } { { "data_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_mem.v" 24 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1656913543911 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_mem.v(25) " "Verilog HDL warning at data_mem.v(25): ignoring unsupported system task" {  } { { "data_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_mem.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1656913543911 "|Risc_16_bit|Datapath_Unit:DU|Data_Memory:dm"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_mem.v(35) " "Verilog HDL warning at data_mem.v(35): ignoring unsupported system task" {  } { { "data_mem.v" "" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_mem.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1656913543911 "|Risc_16_bit|Datapath_Unit:DU|Data_Memory:dm"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath_Unit:DU\|Data_Memory:dm " "Can't elaborate user hierarchy \"Datapath_Unit:DU\|Data_Memory:dm\"" {  } { { "data_path.v" "dm" { Text "E:/Nixon/HardwareDev/FPGA/VerilogProcessor/data_path.v" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656913543911 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656913543975 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 04 00:45:43 2022 " "Processing ended: Mon Jul 04 00:45:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656913543975 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656913543975 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656913543975 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656913543975 ""}
