[{"DBLP title": "Schmitt Trigger-Based Key Provisioning for Locking Analog/RF Integrated Circuits.", "DBLP authors": ["Adriana C. Sanabria-Borbon", "Nithyashankari Gummidipoondi Jayasankaran", "S. Y. Lee", "Edgar S\u00e1nchez-Sinencio", "J. Hu", "Jeyavijayan (JV) Rajendran"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325209", "OA papers": [{"PaperId": "https://openalex.org/W3121322901", "PaperTitle": "Schmitt Trigger-Based Key Provisioning for Locking Analog/RF Integrated Circuits", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 6.0}, "Authors": ["Adriana C. Sanabria-Borbon", "Nithyashankari Gummidipoondi Jayasankaran", "S. H. Lee", "Edgar Sanchez-Sinencio", "J. F. Hu", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "BISTLock: Efficient IP Piracy Protection using BIST.", "DBLP authors": ["Siyuan Chen", "Jinwook Jung", "Peilin Song", "Krishnendu Chakrabarty", "Gi-Joon Nam"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325210", "OA papers": [{"PaperId": "https://openalex.org/W3124466062", "PaperTitle": "BISTLock: Efficient IP Piracy Protection using BIST", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0, "IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["Siyuan Chen", "Jinwook Jung", "Peilin Song", "Krishnendu Chakrabarty", "Gi-Joon Nam"]}]}, {"DBLP title": "LAIDAR: Learning for Accuracy and Ideal Diagnostic Resolution.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "R. D. Shawn Blanton"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325212", "OA papers": [{"PaperId": "https://openalex.org/W3124826750", "PaperTitle": "LAIDAR: Learning for Accuracy and Ideal Diagnostic Resolution", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Qicheng Huang", "Chenlei Fang", "Ronald E. Blanton"]}]}, {"DBLP title": "Wafer Level Stress: Enabling Zero Defect Quality for Automotive Microcontrollers without Package Burn-In.", "DBLP authors": ["Chen He", "Yanyao Yu"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325213", "OA papers": [{"PaperId": "https://openalex.org/W3124406777", "PaperTitle": "Wafer Level Stress: Enabling Zero Defect Quality for Automotive Microcontrollers without Package Burn-In", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"NXP Semiconductor,Automotive Processing,Austin,Texas,USA": 2.0}, "Authors": ["Chen He", "Yanyao Yu"]}]}, {"DBLP title": "Knowledge Transfer for Diagnosis Outcome Preview with Limited Data.", "DBLP authors": ["Qicheng Huang", "Chenlei Fang", "R. D. Shawn Blanton"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325214", "OA papers": [{"PaperId": "https://openalex.org/W3123629228", "PaperTitle": "Knowledge Transfer for Diagnosis Outcome Preview with Limited Data", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Qicheng Huang", "Chenlei Fang", "Ronald E. Blanton"]}]}, {"DBLP title": "Concurrent Detection of Failures in GPU Control Logic for Reliable Parallel Computing.", "DBLP authors": ["Hiroaki Itsuji", "Takumi Uezono", "Tadanobu Toba", "Kojiro Ito", "Masanori Hashimoto"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325216", "OA papers": [{"PaperId": "https://openalex.org/W3124815710", "PaperTitle": "Concurrent Detection of Failures in GPU Control Logic for Reliable Parallel Computing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hitachi (Japan)": 3.0, "Osaka University": 2.0}, "Authors": ["Hiroaki Itsuji", "Takumi Uezono", "Tadanobu Toba", "Kojiro Ito", "Masanori Hashimoto"]}]}, {"DBLP title": "Rapid PLL Monitoring By A Novel min-MAX Time-to-Digital Converter.", "DBLP authors": ["Wei-Hao Chen", "Chu-Chun Hsu", "Shi-Yu Huang"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325217", "OA papers": [{"PaperId": "https://openalex.org/W3123493989", "PaperTitle": "Rapid PLL Monitoring By A Novel min-MAX Time-to-Digital Converter", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Wei-Hao Chen", "Chu-Chun Hsu", "Shi-Yu Huang"]}]}, {"DBLP title": "MBIST Supported Multi Step Trim for Reliable eMRAM Sensing.", "DBLP authors": ["Jongsin Yun", "Benoit Nadeau-Dostie", "Martin Keim", "Lori Schramm", "Cyrille Dray", "El Mehdi Boujamaa", "Khushal Gelda"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325218", "OA papers": [{"PaperId": "https://openalex.org/W3125270963", "PaperTitle": "MBIST Supported Multi Step Trim for Reliable eMRAM Sensing", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Siemens (United States)": 3.0, "Siemens (Canada)": 1.0, "Fondation Sophia Antipolis": 2.0, "ARM,Bangalore,India": 1.0}, "Authors": ["J. Yun", "Benoit Nadeau-Dostie", "Martin Keim", "Lori Schramm", "Cyrille Dray", "Mehdi Boujamaa", "Khushal Gelda"]}]}, {"DBLP title": "Prediction of Test Pattern Count and Test Data Volume for Scan Architectures under Different Input Channel Configurations.", "DBLP authors": ["Fong-Jyun Tsai", "Chong-Siao Ye", "Kuen-Jong Lee", "Shi-Xuan Zheng", "Yu Huang", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Mark Kassab", "Janusz Rajski", "Chen Wang", "Justyna Zawada"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325219", "OA papers": [{"PaperId": "https://openalex.org/W3121464923", "PaperTitle": "Prediction of Test Pattern Count and Test Data Volume for Scan Architectures under Different Input Channel Configurations", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Cheng Kung University": 5.0, "Siemens (United States)": 5.0, "University of Iowa": 1.0}, "Authors": ["Fong-Jyun Tsai", "Chong-Siao Ye", "Kuen-Jong Lee", "Shixuan Zheng", "Yu Huang", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Mark Kassab", "Janusz Rajski", "Cheng Wang", "Justyna Zawada"]}]}, {"DBLP title": "Data-driven fault model development for superconducting logic.", "DBLP authors": ["Mingye Li", "Fangzhou Wang", "Sandeep K. Gupta"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325220", "OA papers": [{"PaperId": "https://openalex.org/W3124399076", "PaperTitle": "Data-driven fault model development for superconducting logic", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Mingye Li", "Fangzhou Wang", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "A Deep Learning-Based Screening Method for Improving the Quality and Reliability of Integrated Passive Devices.", "DBLP authors": ["Chien-Hui Chuang", "Kuan-Wei Hou", "Cheng-Wen Wu", "Mincent Lee", "Chia-Heng Tsai", "Hao Chen", "Min-Jer Wang"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325221", "OA papers": [{"PaperId": "https://openalex.org/W4248241250", "PaperTitle": "A Deep Learning-Based Screening Method for Improving the Quality and Reliability of Integrated Passive Devices", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.5, "National Cheng Kung University": 0.5, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Chien-Hui Chuang", "Kuan-Wei Hou", "Cheng-Wen Wu", "Mincent Lee", "Chia-Heng Tsai", "Hao Chen", "Min-Jer Wang"]}]}, {"DBLP title": "SPARTA: A Laser Probing Approach for Trojan Detection.", "DBLP authors": ["Andrew Stern", "Dhwani Mehta", "Shahin Tajik", "Farimah Farahmandi", "Mark M. Tehranipoor"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325222", "OA papers": [{"PaperId": "https://openalex.org/W3121800955", "PaperTitle": "SPARTA: A Laser Probing Approach for Trojan Detection", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Andrew M. Stern", "Dhwani Mehta", "Shahin Tajik", "Farimah Farahmandi", "Mark Tehranipoor"]}]}, {"DBLP title": "Hardware IP Protection Using Logic Encryption and Watermarking.", "DBLP authors": ["Rajit Karmakar", "Santanu Chattopadhyay"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325223", "OA papers": [{"PaperId": "https://openalex.org/W3124356910", "PaperTitle": "Hardware IP Protection Using Logic Encryption and Watermarking", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Rajit Karmakar", "Santanu Chattopadhyay"]}]}, {"DBLP title": "Stress, Test, and Simulation of Analog IOs on Automotive ICs.", "DBLP authors": ["Chen He", "Stephen Traynor", "Gayathri Bhagavatheeswaran", "Hector Sanchez"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325224", "OA papers": [{"PaperId": "https://openalex.org/W3125029171", "PaperTitle": "Stress, Test, and Simulation of Analog IOs on Automotive ICs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Automotive Processing NXP Semiconductor,Austin,TX,USA": 2.0, "MCU/MPU Design NXP Semiconductor,Austin,TX,USA": 2.0}, "Authors": ["Chen He", "Stephen Traynor", "Gayathri A. Bhagavatheeswaran", "Hector Sanchez"]}]}, {"DBLP title": "Advanced Outlier Detection Using Unsupervised Learning for Screening Potential Customer Returns.", "DBLP authors": ["Hanbin Hu", "Nguyen Nguyen", "Chen He", "Peng Li"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325225", "OA papers": [{"PaperId": "https://openalex.org/W3121941635", "PaperTitle": "Advanced Outlier Detection Using Unsupervised Learning for Screening Potential Customer Returns", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Santa Barbara": 2.0, "NXP Semiconductors, Austin, TX 78735": 2.0}, "Authors": ["Hanbin Hu", "Nguyen Nguyen", "Chen He", "Peng Li"]}]}, {"DBLP title": "Robust DfT Techniques for Built-in Fault Detection in Operational Amplifiers with High Coverage.", "DBLP authors": ["Marampally Saikiran", "Mona Ganji", "Degang Chen"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325226", "OA papers": [{"PaperId": "https://openalex.org/W3124483665", "PaperTitle": "Robust DfT Techniques for Built-in Fault Detection in Operational Amplifiers with High Coverage", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Marampally Saikiran", "Mona Ganji", "Degang Chen"]}]}, {"DBLP title": "Security Preserving Integration and Resynthesis of Reconfigurable Scan Networks.", "DBLP authors": ["Natalia Lylina", "Ahmed Atteya", "Chih-Hao Wang", "Hans-Joachim Wunderlich"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325227", "OA papers": [{"PaperId": "https://openalex.org/W3124077682", "PaperTitle": "Security Preserving Integration and Resynthesis of Reconfigurable Scan Networks", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Stuttgart": 3.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Natalia Lylina", "Ahmed Atteya", "Chih-Hao Wang", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "qATG: Automatic Test Generation for Quantum Circuits.", "DBLP authors": ["Chen-Hung Wu", "Cheng-Yun Hsieh", "Jiun-Yun Li", "James Chien-Mo Li"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325228", "OA papers": [{"PaperId": "https://openalex.org/W3123860857", "PaperTitle": "qATG: Automatic Test Generation for Quantum Circuits", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Chen-Hung Wu", "Cheng-Yun Hsieh", "Jiun-Yun Li", "James T. Li"]}]}, {"DBLP title": "Concurrent Error Detection in Embedded Digital Control of Nonlinear Autonomous Systems Using Adaptive State Space Checks.", "DBLP authors": ["Md Imran Momtaz", "Chandramouli N. Amarnath", "Abhijit Chatterjee"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325229", "OA papers": [{"PaperId": "https://openalex.org/W3124820095", "PaperTitle": "Concurrent Error Detection in Embedded Digital Control of Nonlinear Autonomous Systems Using Adaptive State Space Checks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Imran Momtaz", "Chandramouli N. Amarnath", "Abhijit Chatterjee"]}]}, {"DBLP title": "Quick Analyses for Improving Reliability and Functional Safety of Mixed-Signal ICs.", "DBLP authors": ["Stephen Sunter", "Michal Wolinski", "Anthony Coyette", "Ronny Vanhooren", "Wim Dobbelaere", "Nektar Xama", "Jhon Gomez", "Georges G. E. Gielen"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325230", "OA papers": [{"PaperId": "https://openalex.org/W3122148898", "PaperTitle": "Quick Analyses for Improving Reliability and Functional Safety of Mixed-Signal ICs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Siemens (Canada)": 2.0, "ON Semiconductor (Belgium)": 3.0, "KU Leuven": 3.0}, "Authors": ["Stephen Sunter", "Michal Wolinski", "Anthony Coyette", "Ronny Vanhooren", "Wim Dobbelaere", "Nektar Xama", "Jhon Gomez", "Georges Gielen"]}]}, {"DBLP title": "Assuring Security and Reliability of Emerging Non-Volatile Memories.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325231", "OA papers": [{"PaperId": "https://openalex.org/W3124263145", "PaperTitle": "Assuring Security and Reliability of Emerging Non-Volatile Memories", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Mohammad Monirujjaman Khan", "Swaroop Ghosh"]}]}, {"DBLP title": "IJTAG Through a Two-Pin Chip Interface.", "DBLP authors": ["Manu Baby", "Bernd B\u00fcttner", "Piet Engelke", "Ulrike Pfannkuchen", "Reinhard Meier", "Jonathan Gaudet", "Jean-Fran\u00e7ois C\u00f4t\u00e9", "Givargis Danialy", "Martin Keim", "Lori Schramm"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325232", "OA papers": [{"PaperId": "https://openalex.org/W3121499210", "PaperTitle": "IJTAG Through a Two-Pin Chip Interface", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 4.0, "Siemens (Germany)": 1.0, "Siemens (Canada)": 1.0, "Siemens (United States)": 4.0}, "Authors": ["M. Baby", "Bernd Buttner", "P. Engelke", "Ulrike Pfannkuchen", "Reinhard Meier", "Jonathan Gaudet", "Judith Cote", "Givargis Danialy", "Martin Keim", "Lori Schramm"]}]}, {"DBLP title": "Streaming Scan Network (SSN): An Efficient Packetized Data Network for Testing of Complex SoCs.", "DBLP authors": ["Jean-Fran\u00e7ois C\u00f4t\u00e9", "Mark Kassab", "Wojciech Janiszewski", "Ricardo Rodrigues", "Reinhard Meier", "Bartosz Kaczmarek", "Peter Orlando", "Geir Eide", "Janusz Rajski", "Glenn Col\u00f3n-Bonet", "Naveen Mysore", "Ya Yin", "Pankaj Pant"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325233", "OA papers": [{"PaperId": "https://openalex.org/W3125147644", "PaperTitle": "Streaming Scan Network (SSN): An Efficient Packetized Data Network for Testing of Complex SoCs", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Siemens Healthcare (United States)": 9.0, "Intel (United States)": 4.0}, "Authors": ["Jean-Fran\u00e7ois C\u00f4t\u00e9", "Mark Kassab", "Wojciech Janiszewski", "Ricardo Rodrigues", "Reinhard Meier", "Bartosz F. Kaczmarek", "Peter Orlando", "Geir Eide", "Janusz Rajski", "Glenn Colon-Bonet", "Naveen Mysore", "Ya Yin", "Pankaj Pant"]}]}, {"DBLP title": "Logic Fault Diagnosis of Hidden Delay Defects.", "DBLP authors": ["Stefan Holst", "Matthias Kampmann", "Alexander Sprenger", "Jan Dennis Reimer", "Sybille Hellebrand", "Hans-Joachim Wunderlich", "Xiaoqing Wen"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325234", "OA papers": [{"PaperId": "https://openalex.org/W3088067856", "PaperTitle": "Logic Fault Diagnosis of Hidden Delay Defects", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Kyushu Institute of Technology": 2.0, "Paderborn University": 4.0, "University of Stuttgart": 1.0}, "Authors": ["Stefan Holst", "Matthias Kampmann", "Alexander Sprenger", "Jan Dennis Reimer", "Sybille Hellebrand", "Hans-Joachim Wunderlich", "Xiaoqing Wen"]}]}, {"DBLP title": "Cost-Effective Test Method for screening out Unexpected Failure in High Speed Serial Interface IPs.", "DBLP authors": ["Sang-Uck Ahn", "Beom-Kyu Seo", "Hyun-Woo Kim", "Yeoun-Sook Shin", "Hyung-Tae Kim", "Ghil-Geun Oh", "Young-Dae Kim"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325235", "OA papers": [{"PaperId": "https://openalex.org/W3124032009", "PaperTitle": "Cost-Effective Test Method for screening out Unexpected Failure in High Speed Serial Interface IPs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Samsung (South Korea)": 7.0}, "Authors": ["Sang-Uck Ahn", "beom seok Seo", "Hyun Jung Kim", "Yeoun-Sook Shin", "Hyung Sik Kim", "Ghil-Geun Oh", "Young Ho Kim"]}]}, {"DBLP title": "Improved Chain Diagnosis Methodology for Clock and Control Signal Defect Identification.", "DBLP authors": ["Bharath Nandakumar", "Sameer Chillarige", "Anil Malik", "Atul Chabbra", "Nicholai L'Esperance", "Robert Redburn"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325236", "OA papers": [{"PaperId": "https://openalex.org/W3122489736", "PaperTitle": "Improved Chain Diagnosis Methodology for Clock and Control Signal Defect Identification", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cadence Design Systems (India)": 4.0, "Burlington College": 2.0}, "Authors": ["Bharath Nandakumar", "Sameer Chillarige", "Anil K. Malik", "Atul Chabbra", "Nicholai L' Esperance", "Robert C. Redburn"]}]}, {"DBLP title": "TestDNA-E: Wafer Defect Signature for Pattern Recognition by Ensemble Learning.", "DBLP authors": ["Leon Li-Yang Chen", "Katherine Shu-Min Li", "Ken Chau-Cheung Cheng", "Sying-Jyan Wang", "Andrew Yi-Ann Huang", "Leon Chou", "Nova Cheng-Yen Tsai", "Chen-Shiun Lee"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325237", "OA papers": [{"PaperId": "https://openalex.org/W3123177284", "PaperTitle": "TestDNA-E: Wafer Defect Signature for Pattern Recognition by Ensemble Learning", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"NXP Semiconductors Taiwan Ltd,Department of Wafer Test,Kaohsiung,Taiwan": 6.0, "National Sun Yat-sen University": 1.0, "National Chung Hsing University": 1.0}, "Authors": ["Leon Chen", "Katherine Shu-Min Li", "Ken Cheng", "Sying-Jyan Wang", "Andrew T. Huang", "Leon Chou", "Nova Cheng-Yen Tsai", "Chen-Shiun Lee"]}]}, {"DBLP title": "High Speed Serial Links Risk Assessment in Industrial Post-Silicon Validation Exploiting Machine Learning Techniques.", "DBLP authors": ["Cesar A. S\u00e1nchez-Mart\u00ednez", "Paulo L\u00f3pez-Meyer", "Esdras Ju\u00e1rez-Hern\u00e1ndez", "Aaron Desiga-Orenday", "Andr\u00e9s Viveros-Wacher"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325238", "OA papers": [{"PaperId": "https://openalex.org/W3121331534", "PaperTitle": "High Speed Serial Links Risk Assessment in Industrial Post-Silicon Validation Exploiting Machine Learning Techniques", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Centro de Investigaci\u00f3n y Proyectos en Ambiente y Desarrollo": 5.0}, "Authors": ["Cesar O. Sanchez-Martinez", "Paulo Lopez-Meyer", "Esdras Juarez-Hernandez", "Aaron Desiga-Orenday", "Andres Viveros-Wacher"]}]}, {"DBLP title": "On the Measurement of Safe Fault Failure Rates in High-Performance Compute Processors.", "DBLP authors": ["Richard Bramley", "Yanxiang Huang", "Guangshan Duan", "Nirmal R. Saxena", "Paul Racunas"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325239", "OA papers": [{"PaperId": "https://openalex.org/W3121343024", "PaperTitle": "On the Measurement of Safe Fault Failure Rates in High-Performance Compute Processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nvidia (United States)": 4.0, "GPU Architecture NVIDIA Shanghai,China": 1.0}, "Authors": ["Richard Bramley", "Yanxiang Huang", "Guangshan Duan", "Nirmal Saxena", "Paul Racunas"]}]}, {"DBLP title": "SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts.", "DBLP authors": ["Sujay Pandey", "Zhiwei Liao", "Shreyas Nandi", "Sanya Gupta", "Suriyaprakash Natarajan", "Arani Sinha", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325240", "OA papers": [{"PaperId": "https://openalex.org/W3124612390", "PaperTitle": "SAT-ATPG Generated Multi-Pattern Scan Tests for Cell Internal Defects: Coverage Analysis for Resistive Opens and Shorts", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 5.0, "Intel (United States)": 2.0, "Auburn University": 1.0}, "Authors": ["Sujay Pandey", "Zhiwei Liao", "Shreyas Nandi", "Sanya Gupta", "Suriyaprakash Natarajan", "Arani Sinha", "Adit D. Singh", "Abhijit Chatterjee"]}]}, {"DBLP title": "Cross-PUF Attacks on Arbiter-PUFs through their Power Side-Channel.", "DBLP authors": ["Trevor Kroeger", "Wei Cheng", "Sylvain Guilley", "Jean-Luc Danger", "Naghmeh Karimi"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325241", "OA papers": [{"PaperId": "https://openalex.org/W3125150533", "PaperTitle": "Cross-PUF Attacks on Arbiter-PUFs through their Power Side-Channel", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, Baltimore County": 2.0, "Institut Polytechnique de Paris": 1.0, "T\u00e9l\u00e9com Paris": 1.0, "Secure-IC S.A.S.,Think Ahead Business Line,Cesson-S\u00e9vign\u00e9,France,35 510": 1.0}, "Authors": ["Trevor Kroeger", "Wei Cheng", "Sylvain Guilley", "Jean-Luc Danger", "Naghmeh Karimi"]}]}, {"DBLP title": "Die-to-Die Testing and ECC Error Mitigation in Automotive and Industrial Safety Applications.", "DBLP authors": ["Gabriele Boschi", "Elisa Spano", "Hayk T. Grigoryan", "Arun Kumar", "Gurgen Harutyunyan"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325242", "OA papers": [{"PaperId": "https://openalex.org/W3123527563", "PaperTitle": "Die-to-Die Testing and ECC Error Mitigation in Automotive and Industrial Safety Applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United Kingdom)": 2.0, "Synopsys (Switzerland)": 3.0}, "Authors": ["Gabriele Boschi", "Elisa Spano", "Hayk Grigoryan", "Arun Kumar", "G. Harutyunyan"]}]}, {"DBLP title": "Unleashing the Power of Anomaly Data for Soft Failure Predictive Analytics.", "DBLP authors": ["Fei Su", "Prashant Goteti", "Min Zhang"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325243", "OA papers": [{"PaperId": "https://openalex.org/W3123542118", "PaperTitle": "Unleashing the Power of Anomaly Data for Soft Failure Predictive Analytics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United Kingdom)": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Fei Su", "Prashant Goteti", "Min Zhang"]}]}, {"DBLP title": "High Defect-Density Yield Learning using Three-Dimensional Logic Test Chips.", "DBLP authors": ["Zeye Liu", "R. D. Shawn Blanton"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325244", "OA papers": [{"PaperId": "https://openalex.org/W3124698653", "PaperTitle": "High Defect-Density Yield Learning using Three-Dimensional Logic Test Chips", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Zeye Liu", "R.D. Blanton"]}]}, {"DBLP title": "Modeling Accuracy of Wideband Power Amplifiers with Memory effects via Measurements.", "DBLP authors": ["Wei Gao", "Tao Jing"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325245", "OA papers": [{"PaperId": "https://openalex.org/W3121525588", "PaperTitle": "Modeling Accuracy of Wideband Power Amplifiers with Memory effects via Measurements", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northwest University": 2.0}, "Authors": ["Wei Gao", "Tao Jing"]}]}, {"DBLP title": "A Learning-Based Cell-Aware Diagnosis Flow for Industrial Customer Returns.", "DBLP authors": ["Safa Mhamdi", "Patrick Girard", "Arnaud Virazel", "Alberto Bosio", "Aymen Ladhar"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325246", "OA papers": [{"PaperId": "https://openalex.org/W3107248059", "PaperTitle": "A Learning-Based Cell-Aware Diagnosis Flow for Industrial Customer Returns", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Montpellier": 1.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.5, "\u00c9cole Centrale de Lyon": 1.0, "STMicroelectronics (France)": 1.0}, "Authors": ["S. Mhamdi", "Patrick Girard", "Arnaud Virazel", "Alberto Bosio", "Aymen Ladhar"]}]}, {"DBLP title": "Flip-flops fanout splitting in scan designs.", "DBLP authors": ["Maxim Ladnushkin"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325247", "OA papers": [{"PaperId": "https://openalex.org/W3125862252", "PaperTitle": "Flip-flops fanout splitting in scan designs", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["M.S. Ladnushkin"]}]}, {"DBLP title": "Modeling Novel Non-JTAG IEEE 1687-Like Architectures.", "DBLP authors": ["Mike Laisne", "Alfred L. Crouch", "Michele Portolan", "Martin Keim", "Hans Martin von Staudt", "M. Abdalwahab", "Bradford G. Van Treuren", "Jeff Rearick"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325248", "OA papers": [{"PaperId": "https://openalex.org/W3102431806", "PaperTitle": "Modeling Novel Non-JTAG IEEE 1687-Like Architectures", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dialog Semiconductor (United Kingdom)": 1.0, "Amida Technology Solutions, Inc.,Austin,TX,USA": 1.0, "Grenoble Institute of Technology": 1.0, "Mentor,Wilsonville,OR,USA": 1.0, "Dialog Semiconductor (Germany)": 1.0, "NXP (Netherlands)": 1.0, "VT Enterprises Consulting Services,Lambertville,NJ,USA": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Michael Laisne", "Ashley D. Crouch", "Michele Portolan", "M Keim", "H. M. von Staudt", "M. Abdalwahab", "B.G. Van Treuren", "Jeff Rearick"]}]}, {"DBLP title": "FAT: Training Neural Networks for Reliable Inference Under Hardware Faults.", "DBLP authors": ["Ussama Zahid", "Giulio Gambardella", "Nicholas J. Fraser", "Michaela Blott", "Kees A. Vissers"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325249", "OA papers": [{"PaperId": "https://openalex.org/W3121542217", "PaperTitle": "FAT: Training Neural Networks for Reliable Inference Under Hardware Faults", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Xilinx (Ireland)": 4.0, "Xilinx (United States)": 1.0}, "Authors": ["Ussama Zahid", "Giulio Gambardella", "Nicholas C. Fraser", "Michaela Blott", "Kees Vissers"]}]}, {"DBLP title": "Machine Intelligence for Efficient Test Pattern Generation.", "DBLP authors": ["Soham Roy", "Spencer K. Millican", "Vishwani D. Agrawal"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325250", "OA papers": [{"PaperId": "https://openalex.org/W3124695806", "PaperTitle": "Machine Intelligence for Efficient Test Pattern Generation", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Auburn University": 3.0}, "Authors": ["Soham Roy", "Spencer K. Millican", "Vishwani D. Agrawal"]}]}, {"DBLP title": "Fast Bring-Up of an AI SoC through IEEE 1687 Integrating Embedded TAPs and IEEE 1500 Interfaces.", "DBLP authors": ["Haiying Ma", "Ligang Lu", "Haitao Qian", "Jing Han", "Xin Wen", "Fanjin Meng", "Rahul Singhal", "Martin Keim", "Yu Huang", "Wu Yang"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325251", "OA papers": [{"PaperId": "https://openalex.org/W3122982065", "PaperTitle": "Fast Bring-Up of an AI SoC through IEEE 1687 Integrating Embedded TAPs and IEEE 1500 Interfaces", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Enflame Technology,Shanghai,China": 4.0, "Siemens (China)": 2.0, "Siemens (United States)": 4.0}, "Authors": ["Haiying Ma", "Ligang Lu", "Haitao Qian", "Jing Han", "Xin Wen", "Fan-Jin Meng", "Rahul Singhal", "Martin Keim", "Yu Huang", "Wu Yang"]}]}, {"DBLP title": "Methods for Susceptibility Analysis of Logic Gates in the Presence of Single Event Transients.", "DBLP authors": ["Rafael B. Schvittz", "Paulo F. Butzen", "Leomar S. da Rosa"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325252", "OA papers": [{"PaperId": "https://openalex.org/W3123856488", "PaperTitle": "Methods for Susceptibility Analysis of Logic Gates in the Presence of Single Event Transients", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Federal University of Rio Grande,Center for Computational Sciences - C3,Brazil": 1.0, "Federal University of Rio Grande do Sul": 1.0, "Universidade Federal de Pelotas": 1.0}, "Authors": ["Rafael B. Schvittz", "Paulo F. Butzen", "Leomar S. da Rosa"]}]}, {"DBLP title": "Machine Learning based Performance Prediction of Microcontrollers using Speed Monitors.", "DBLP authors": ["Riccardo Cantoro", "Martin Huch", "Tobias Kilian", "Raffaele Martone", "Ulf Schlichtmann", "Giovanni Squillero"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325253", "OA papers": [{"PaperId": "https://openalex.org/W3122821473", "PaperTitle": "Machine Learning based Performance Prediction of Microcontrollers using Speed Monitors", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0, "Infineon Technologies (Germany)": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Paolo Bernardi", "Martin Huch", "Tobias Kilian", "Raffaele Martone", "Ulf Schlichtmann", "Giovanni Squillero"]}]}, {"DBLP title": "Learning A Wafer Feature With One Training Sample.", "DBLP authors": ["Yueling Jenny Zeng", "Li-C. Wang", "Chuanhe Jay Shan", "Nik Sumikawa"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325254", "OA papers": [{"PaperId": "https://openalex.org/W3123177384", "PaperTitle": "Learning A Wafer Feature With One Training Sample", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 2.0, "IE3A, Inc.,Los Angeles,California,90017": 1.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Yueling Jenny Zeng", "Li-C. Wang", "Chuanhe Jay Shan", "Nik Sumikawa"]}]}, {"DBLP title": "Selecting Close-to-Functional Path Delay Faults for Test Generation.", "DBLP authors": ["Irith Pomeranz"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325255", "OA papers": [{"PaperId": "https://openalex.org/W3125797196", "PaperTitle": "Selecting Close-to-Functional Path Delay Faults for Test Generation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Design Optimization for N-port RF Network Reflectometers under Noise and Gain Imperfections.", "DBLP authors": ["Muslum Emir Avci", "Sule Ozev"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325256", "OA papers": [{"PaperId": "https://openalex.org/W3124983342", "PaperTitle": "Design Optimization for N-port RF Network Reflectometers under Noise and Gain Imperfections", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Muslum Emir Avci", "Sule Ozev"]}]}, {"DBLP title": "Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction.", "DBLP authors": ["Jun Chen", "Masanori Hashimoto"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325257", "OA papers": [{"PaperId": "https://openalex.org/W3121462630", "PaperTitle": "Proactive Supply Noise Mitigation with Low-Latency Minor Voltage Regulator and Lightweight Current Prediction", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Osaka University": 2.0}, "Authors": ["Jun Chen", "Masanori Hashimoto"]}]}, {"DBLP title": "Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs.", "DBLP authors": ["Lizhou Wu", "Siddharth Rao", "Mottaqiallah Taouil", "Erik Jan Marinissen", "Gouri Sankar Kar", "Said Hamdioui"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325258", "OA papers": [{"PaperId": "https://openalex.org/W3121377334", "PaperTitle": "Characterization, Modeling and Test of Synthetic Anti-Ferromagnet Flip Defect in STT-MRAMs", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 3.0, "Imec": 3.0}, "Authors": ["Lizhou Wu", "Siddharth Rao", "Mottaqiallah Taouil", "Erik Jan Marinissen", "Gouri Sankar Kar", "Said Hamdioui"]}]}, {"DBLP title": "Online Fault Detection in ReRAM-Based Computing Systems by Monitoring Dynamic Power Consumption.", "DBLP authors": ["Mengyun Liu", "Krishnendu Chakrabarty"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325259", "OA papers": [{"PaperId": "https://openalex.org/W3125249867", "PaperTitle": "Online Fault Detection in ReRAM-Based Computing Systems by Monitoring Dynamic Power Consumption", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0}, "Authors": ["Mengyun Liu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "New Perspectives on Core In-field Path Delay Test.", "DBLP authors": ["Riccardo Cantoro", "Dario Foti", "Sandro Sartoni", "Matteo Sonza Reorda", "Lorena Anghel", "Michele Portolan"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325260", "OA papers": [{"PaperId": "https://openalex.org/W3123178073", "PaperTitle": "New Perspectives on Core In-field Path Delay Test", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 4.0, "Grenoble Institute of Technology": 2.0}, "Authors": ["Paolo Bernardi", "Dario Foti", "Sandro Sartoni", "Matteo Sonza Reorda", "Lorena Anghel", "Michele Portolan"]}]}, {"DBLP title": "At-speed DfT Architecture for Bundled-data Design.", "DBLP authors": ["Ricardo Aquino Guazzelli", "Laurent Fesquet"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325261", "OA papers": [{"PaperId": "https://openalex.org/W3126000872", "PaperTitle": "At-speed DfT Architecture for Bundled-data Design", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Institute of Technology": 1.0, "Institute of Engineering": 1.0}, "Authors": ["Ricardo Aquino Guazzelli", "Laurent Fesquet"]}]}, {"DBLP title": "Using Volume Cell-aware Diagnosis Results to Improve Physical Failure Analysis Efficiency.", "DBLP authors": ["Hanson Peng", "Mao-Yuan Hsia", "Man-Ting Pang", "I.-Y. Chang", "Jeff Fan", "Huaxing Tang", "Manish Sharma", "Wu Yang"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325262", "OA papers": [{"PaperId": "https://openalex.org/W3123514505", "PaperTitle": "Using Volume Cell-aware Diagnosis Results to Improve Physical Failure Analysis Efficiency", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"United Microelectronics (Taiwan)": 4.0, "Siemens (United States)": 4.0}, "Authors": ["Hanson Peng", "Mao-Yuan Hsia", "Man-Ting Pang", "Iyiin Chang", "Jeff Fan", "Huaxing Tang", "Manish Sharma", "Wu Yang"]}]}, {"DBLP title": "Automating Design For Yield: Silicon Learning to Predictive Models and Design Optimization.", "DBLP authors": ["Srikanth Venkataraman", "Pongpachara Limpisathian", "Pascal Meinerzhagen", "Suriyaprakash Natarajan", "Eric Yang"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325263", "OA papers": [{"PaperId": "https://openalex.org/W3125127103", "PaperTitle": "Automating Design For Yield: Silicon Learning to Predictive Models and Design Optimization", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Srikanth Venkat Raman", "Pongpachara Limpisathian", "Pascal Meinerzhagen", "Suriyaprakash Natarajan", "Eric H. Yang"]}]}, {"DBLP title": "Automated Assertion Generation from Natural Language Specifications.", "DBLP authors": ["Steven J. Frederiksen", "John Aromando", "Michael S. Hsiao"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325264", "OA papers": [{"PaperId": "https://openalex.org/W3123567287", "PaperTitle": "Automated Assertion Generation from Natural Language Specifications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Steven Frederiksen", "J Aromando", "Michael Hsiao"]}]}, {"DBLP title": "Test Challenges of Intel IA Cores.", "DBLP authors": ["Uri Shpiro", "Khen Wee", "Kun-Han Tsai", "Justyna Zawada", "Xijiang Lin"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325265", "OA papers": [{"PaperId": "https://openalex.org/W3123829610", "PaperTitle": "Test Challenges of Intel IA Cores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Israel Electric (Israel)": 0.5, "Intel (Israel)": 0.5, "Intel (United States)": 1.0, "Siemens (United States)": 3.0}, "Authors": ["Uri Shpiro", "Khen Wee", "Kun-Han Tsai", "Justyna Zawada", "Xijiang Lin"]}]}, {"DBLP title": "X-Tolerant Tunable Compactor for In-System Test.", "DBLP authors": ["Yingdi Liu", "Sylwester Milewski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wldarczak"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325266", "OA papers": [{"PaperId": "https://openalex.org/W3124468902", "PaperTitle": "X-Tolerant Tunable Compactor for In-System Test", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Siemens (United States)": 6.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Yingdi Liu", "Sylwester Milewski", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Bartosz Wldarczak"]}]}, {"DBLP title": "Industrial Application of IJTAG Standards to the Test of Big-A/little-d devices.", "DBLP authors": ["Hans Martin von Staudt", "Mohamed Anas Benhebibi", "Jeff Rearick", "Michael Laisne"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325267", "OA papers": [{"PaperId": "https://openalex.org/W3122788859", "PaperTitle": "Industrial Application of IJTAG Standards to the Test of Big-A/little-d devices", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dialog Semiconductor (Germany)": 2.0, "Advanced Micro Devices (United States)": 1.0, "Dialog Semiconductor (United Kingdom)": 1.0}, "Authors": ["Hans Martin von Staudt", "Mohamed Anas Benhebibi", "Jeff Rearick", "Michael Laisne"]}]}, {"DBLP title": "Unsupervised Root-Cause Analysis for Integrated Systems.", "DBLP authors": ["Renjian Pan", "Zhaobo Zhang", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325268", "OA papers": [{"PaperId": "https://openalex.org/W3122878788", "PaperTitle": "Unsupervised Root-Cause Analysis for Integrated Systems", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 3.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Renjian Pan", "Zhaobo Zhang", "Xin Li", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Automated Socket Anomaly Detection through Deep Learning.", "DBLP authors": ["Nidhi Agrawal", "Min-Jian Yang", "Constantinos Xanthopoulos", "Vijayakumar Thangamariappan", "Joe Xiao", "Chee-Wah Ho", "Keith Schaub", "Ira Leventhal"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325269", "OA papers": [{"PaperId": "https://openalex.org/W3121447847", "PaperTitle": "Automated Socket Anomaly Detection through Deep Learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advantest America, Inc.,San Jose,CA,USA": 6.0, "Essai, Inc.,Advantest Group,Fremont,CA,USA": 2.0}, "Authors": ["Nidhi Agrawal", "Min-Jian Yang", "Constantinos Xanthopoulos", "Vijayakumar Thangamariappan", "Joe Xiao", "Chee-Wah Ho", "Keith Schaub", "Ira Leventhal"]}]}, {"DBLP title": "Fast EVM Tuning of MIMO Wireless Systems Using Collaborative Parallel Testing and Implicit Reward Driven Learning.", "DBLP authors": ["Suhasini Komarraju", "Abhijit Chatterjee"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325270", "OA papers": [{"PaperId": "https://openalex.org/W3123204608", "PaperTitle": "Fast EVM Tuning of MIMO Wireless Systems Using Collaborative Parallel Testing and Implicit Reward Driven Learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Suhasini Komarraju", "Abhijit Chatterjee"]}]}, {"DBLP title": "Functional Test Sequences for Inducing Voltage Droops in a Multi-Threaded Processor.", "DBLP authors": ["Vijay Kiran Kalyanam", "Eric Mahurin", "Michael Spence", "Jacob A. Abraham"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325271", "OA papers": [{"PaperId": "https://openalex.org/W3124470033", "PaperTitle": "Functional Test Sequences for Inducing Voltage Droops in a Multi-Threaded Processor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Qualcomm (United States)": 3.0, "CERC, Electrical and Computer Engineering,Austin,TX,USA": 1.0}, "Authors": ["Vijay Kiran Kalyanam", "Eric Mahurin", "Michael Spence", "Jacob A. Abraham"]}]}, {"DBLP title": "Functional Criticality Classification of Structural Faults in AI Accelerators.", "DBLP authors": ["Arjun Chaudhuri", "Jonti Talukdar", "Fei Su", "Krishnendu Chakrabarty"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325272", "OA papers": [{"PaperId": "https://openalex.org/W3126059759", "PaperTitle": "Functional Criticality Classification of Structural Faults in AI Accelerators", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Duke University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Arjun Chaudhuri", "Jonti Talukdar", "Fei Su", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Fail Memory Configuration Set for RA Estimation.", "DBLP authors": ["Hayoung Lee", "Keewon Cho", "Sungho Kang", "Wooheon Kang", "Seungtaek Lee", "Woosik Jeong"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325273", "OA papers": [{"PaperId": "https://openalex.org/W3123810022", "PaperTitle": "Fail Memory Configuration Set for RA Estimation", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 3.0, "SK Group (South Korea)": 3.0}, "Authors": ["Hayoung Lee", "Keewon Cho", "Sungho Kang", "Wooheon Kang", "Seung Taek Lee", "Woo-Sik Jeong"]}]}, {"DBLP title": "A Unified Method of Designing Signature Analyzers for Digital and Mixed-Signal Circuits Testing.", "DBLP authors": ["Vadim Geurkov", "Lev Kirischian"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325274", "OA papers": [{"PaperId": "https://openalex.org/W3124418772", "PaperTitle": "A Unified Method of Designing Signature Analyzers for Digital and Mixed-Signal Circuits Testing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Vadim Geurkov", "Lev Kirischian"]}]}, {"DBLP title": "Test and Diagnosis Solution for Functional Safety.", "DBLP authors": ["M. Casarsa", "Gurgen Harutyunyan", "Yervant Zorian"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325275", "OA papers": [{"PaperId": "https://openalex.org/W3123428779", "PaperTitle": "Test and Diagnosis Solution for Functional Safety", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (Czechia)": 1.0, "Synopsys (Switzerland)": 2.0}, "Authors": ["M. Casarsa", "G. Harutyunyan", "Yervant Zorian"]}]}, {"DBLP title": "Multi-Level Access Protection for Future IEEE P1687.1 IJTAG Networks.", "DBLP authors": ["David Brauchler", "Jennifer Dworak"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325276", "OA papers": [{"PaperId": "https://openalex.org/W3125823399", "PaperTitle": "Multi-Level Access Protection for Future IEEE P1687.1 IJTAG Networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Methodist University": 2.0}, "Authors": ["David Brauchler", "Jennifer Dworak"]}]}, {"DBLP title": "Introduction to Quantum Computation Reliability.", "DBLP authors": ["Mitchell A. Thornton"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325277", "OA papers": [{"PaperId": "https://openalex.org/W3122626069", "PaperTitle": "Introduction to Quantum Computation Reliability", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Southern Methodist University": 1.0}, "Authors": ["Mitchell A. Thornton"]}]}, {"DBLP title": "A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates.", "DBLP authors": ["Sreeja Chowdhury", "Rabin Yu Acharya", "William Boullion", "Andrew Felder", "Mark Howard", "Jia Di", "Domenic Forte"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325278", "OA papers": [{"PaperId": "https://openalex.org/W3124645152", "PaperTitle": "A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Florida": 3.0, "University of Arkansas at Fayetteville": 4.0}, "Authors": ["Sreeja Chowdhury", "Rabin Yu Acharya", "William Boullion", "Andrew Felder", "Mark E Howard", "Jia Di", "Domenic Forte"]}]}, {"DBLP title": "Novel Eye Diagram Estimation Technique to Assess Signal Integrity in High-Speed Memory Test.", "DBLP authors": ["Youngsu Oh", "Dongmin Han", "Byeongseon Go", "Seungtaek Lee", "Woosik Jeong"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325279", "OA papers": [{"PaperId": "https://openalex.org/W3121249265", "PaperTitle": "Novel Eye Diagram Estimation Technique to Assess Signal Integrity in High-Speed Memory Test", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"SK Group (South Korea)": 5.0}, "Authors": ["Youngsu Oh", "Dong-Min Han", "Byeong-Seon Go", "Seung Taek Lee", "Woo-Sik Jeong"]}]}, {"DBLP title": "Memory repair logic sharing techniques and their impact on yield.", "DBLP authors": ["Benoit Nadeau-Dostie", "Luc Romain"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325280", "OA papers": [{"PaperId": "https://openalex.org/W3121313763", "PaperTitle": "Memory repair logic sharing techniques and their impact on yield", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Siemens (Canada)": 2.0}, "Authors": ["Benoit Nadeau-Dostie", "Luc Romain"]}]}, {"DBLP title": "Digital Design Techniques for Dependable High Performance Computing.", "DBLP authors": ["Sarah Azimi", "Luca Sterpone"], "year": 2020, "doi": "https://doi.org/10.1109/ITC44778.2020.9325281", "OA papers": [{"PaperId": "https://openalex.org/W3122141613", "PaperTitle": "Digital Design Techniques for Dependable High Performance Computing", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Sarah Azimi", "Luca Sterpone"]}]}]