`ifndef VERILATOR
`timescale 1ps / 1ps
`default_nettype none

module sequential_16bit_en_tb ();
    wire [27:0] I_top    ;
    wire [27:0] T_top    ;
    reg  [27:0] O_top = 0;
    wire [55:0] A_cfg, B_cfg;

    reg         CLK                 = 1'b0 ;
    reg         resetn              = 1'b1 ;
    reg         self_write_strobe   = 1'b0 ;
    reg  [31:0] self_write_data     = 32'b0;
    reg         rx                  = 1'b1 ;
    wire        com_active                 ;
    wire        receive_led                ;
    reg         s_clk               = 1'b0 ;
    reg         s_data              = 1'b0 ;
    reg         config_done         = 1'b0 ;

    // Instantiate both the fabric and the reference DUT
    eFPGA_top top_i (
        .I_top          (I_top          ),
        .T_top          (T_top          ),
        .O_top          (O_top          ),
        .A_config_C     (A_cfg          ),
        .B_config_C     (B_cfg          ),
        .CLK            (CLK            ),
        .resetn         (resetn         ),
        .SelfWriteStrobe(self_write_strobe),
        .SelfWriteData  (self_write_data  ),
        .Rx             (rx             ),
        .ComActive      (com_active      ),
        .ReceiveLED     (receive_led     ),
        .s_clk          (s_clk          ),
        .s_data         (s_data         )
    );


    wire [27:0] I_top_gold, oeb_gold, T_top_gold;
    sequential_16bit_en dut_i (
        .clk   (CLK       ),
        .io_out(I_top_gold),
        .io_oeb(oeb_gold  ),
        .io_in (O_top     )
    );

    assign T_top_gold = ~oeb_gold;

    localparam integer       MAX_BITBYTES               = 16384;
    reg                [7:0] bitstream   [MAX_BITBYTES]        ;

    // a slower clock to make it easier to meet timing in gate-level sim
    always #500000 CLK = (CLK === 1'b0);

    integer i                 ;
    reg     have_errors = 1'b0;

    reg [2047:0] bitstream_hex_arg  ; // 256 bytes for characters
    reg [2047:0] output_waveform_arg; // 256 bytes for characters

    // Gate-level only: the hardened fabric powers up X-pessimistic. The
    // generated force_block.vh deposits 0 onto every fabric net and pulses the
    // flop async resets once config_done is high.
`ifdef GL_SIM
    `include "force_block.vh"
`endif

    initial begin

        if ($value$plusargs("output_waveform=%s", output_waveform_arg)) begin
            $dumpfile(output_waveform_arg);
            $dumpvars(0, sequential_16bit_en_tb);
            $display("Output waveform set to %s", output_waveform_arg);
        end

`ifndef EMULATION

        if ($value$plusargs("bitstream_hex=%s", bitstream_hex_arg)) begin
            $readmemh(bitstream_hex_arg, bitstream);
            $display("Read bitstream hex from %s", bitstream_hex_arg);
        end else begin
            $display("Error: No bitstream provided as $plusargs bitstream_hex.");
            $fatal;
        end


        #100;
        resetn = 1'b0;
        #10000;
        resetn = 1'b1;
        #10000;
        repeat (20) @(posedge CLK);
        #2500;
        for (i = 0; i < MAX_BITBYTES; i = i + 4) begin
            self_write_data <= {bitstream[i], bitstream[i+1], bitstream[i+2], bitstream[i+3]};
            repeat (2) @(posedge CLK);
            self_write_strobe <= 1'b1;
            @(posedge CLK);
            self_write_strobe <= 1'b0;
            repeat (2) @(posedge CLK);
        end
`endif
        config_done = 1'b1;  // configuration upload complete -> trigger GL X-init
        repeat (100) @(posedge CLK);
        // Enable and reset the counter
        O_top = 28'b0000_0000_0000_0000_0000_0000_0011;
        repeat (5) @(posedge CLK);
        // Deassert reset while keeping the counter enabled
        O_top = 28'b0000_0000_0000_0000_0000_0000_0010;
        for (i = 0; i < 100; i = i + 1) begin
            @(negedge CLK);
            $display("fabric(I_top) = 0x%X gold = 0x%X, fabric(T_top) = 0x%X gold = 0x%X", I_top,
                I_top_gold, T_top, T_top_gold);
            if (I_top !== I_top_gold) have_errors = 1'b1;
            if (T_top !== T_top_gold) have_errors = 1'b1;
        end

        if (have_errors) $fatal;
        else $finish;
    end

endmodule
`endif
`default_nettype wire
