--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top.twr -v 30 -l 30 mojo_top_routed.ncd mojo_top.pcf

Design file:              mojo_top_routed.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1011 paths analyzed, 325 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.281ns.
--------------------------------------------------------------------------------
Slack:                  15.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X7Y8.C1        net (fanout=2)        0.972   avr/cclk_detector/M_ctr_q[11]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X16Y15.B5      net (fanout=10)       1.653   avr/out
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (1.328ns logic, 2.872ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X7Y6.C2        net (fanout=2)        0.724   avr/cclk_detector/M_ctr_q[7]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X16Y15.B4      net (fanout=10)       1.752   avr/out1
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.328ns logic, 2.723ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_6 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_6 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.CQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_6
    SLICE_X7Y6.C1        net (fanout=2)        0.714   avr/cclk_detector/M_ctr_q[6]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X16Y15.B4      net (fanout=10)       1.752   avr/out1
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.328ns logic, 2.713ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.691 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.CQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X3Y23.C1       net (fanout=10)       0.800   avr/uart_rx/M_ctr_q[1]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.314   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (1.357ns logic, 2.711ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.691 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.CQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X3Y23.C1       net (fanout=10)       0.800   avr/uart_rx/M_ctr_q[1]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.291   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.334ns logic, 2.711ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.043ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.691 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.CQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X3Y23.C1       net (fanout=10)       0.800   avr/uart_rx/M_ctr_q[1]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.289   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (1.332ns logic, 2.711ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.691 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.CQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X3Y23.C1       net (fanout=10)       0.800   avr/uart_rx/M_ctr_q[1]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.271   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.314ns logic, 2.711ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  16.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_2 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.665 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_2 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y6.CQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_2
    SLICE_X7Y6.C3        net (fanout=2)        0.552   avr/cclk_detector/M_ctr_q[2]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X16Y15.B4      net (fanout=10)       1.752   avr/out1
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.879ns (1.328ns logic, 2.551ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_10 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.848ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_10 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.CQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_10
    SLICE_X7Y8.C3        net (fanout=2)        0.620   avr/cclk_detector/M_ctr_q[10]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X16Y15.B5      net (fanout=10)       1.653   avr/out
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.848ns (1.328ns logic, 2.520ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_5 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_5 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.BQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_5
    SLICE_X7Y6.C4        net (fanout=2)        0.514   avr/cclk_detector/M_ctr_q[5]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X16Y15.B4      net (fanout=10)       1.752   avr/out1
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.841ns (1.328ns logic, 2.513ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X7Y8.C1        net (fanout=2)        0.972   avr/cclk_detector/M_ctr_q[11]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X16Y15.C4      net (fanout=10)       1.772   avr/out
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.074ns logic, 2.744ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.764ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.634 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X7Y6.C2        net (fanout=2)        0.724   avr/cclk_detector/M_ctr_q[7]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X3Y22.A3       net (fanout=10)       1.932   avr/out1
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.108ns logic, 2.656ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_6 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.634 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_6 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.CQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_6
    SLICE_X7Y6.C1        net (fanout=2)        0.714   avr/cclk_detector/M_ctr_q[6]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X3Y22.A3       net (fanout=10)       1.932   avr/out1
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (1.108ns logic, 2.646ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_8 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_8 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.AQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_8
    SLICE_X7Y8.C2        net (fanout=2)        0.541   avr/cclk_detector/M_ctr_q[8]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X16Y15.B5      net (fanout=10)       1.653   avr/out
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.328ns logic, 2.441ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.634 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/uart_rx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X7Y8.C1        net (fanout=2)        0.972   avr/cclk_detector/M_ctr_q[11]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X3Y22.C4       net (fanout=10)       1.642   avr/out
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.108ns logic, 2.614ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_5 (FF)
  Destination:          avr/uart_rx/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.691 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_5 to avr/uart_rx/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.AQ       Tcko                  0.476   avr/uart_rx/M_ctr_q[5]
                                                       avr/uart_rx/M_ctr_q_5
    SLICE_X3Y23.C4       net (fanout=4)        0.584   avr/uart_rx/M_ctr_q[5]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.314   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.308ns logic, 2.495ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_4 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.665 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_4 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.AQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_4
    SLICE_X7Y6.C5        net (fanout=2)        0.395   avr/cclk_detector/M_ctr_q[4]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X16Y15.B4      net (fanout=10)       1.752   avr/out1
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.328ns logic, 2.394ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_5 (FF)
  Destination:          avr/uart_rx/M_savedData_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.691 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_5 to avr/uart_rx/M_savedData_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.AQ       Tcko                  0.476   avr/uart_rx/M_ctr_q[5]
                                                       avr/uart_rx/M_ctr_q_5
    SLICE_X3Y23.C4       net (fanout=4)        0.584   avr/uart_rx/M_ctr_q[5]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.291   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.285ns logic, 2.495ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_5 (FF)
  Destination:          avr/uart_rx/M_savedData_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.778ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.691 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_5 to avr/uart_rx/M_savedData_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.AQ       Tcko                  0.476   avr/uart_rx/M_ctr_q[5]
                                                       avr/uart_rx/M_ctr_q_5
    SLICE_X3Y23.C4       net (fanout=4)        0.584   avr/uart_rx/M_ctr_q[5]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.289   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.778ns (1.283ns logic, 2.495ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_5 (FF)
  Destination:          avr/uart_rx/M_savedData_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.691 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_5 to avr/uart_rx/M_savedData_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.AQ       Tcko                  0.476   avr/uart_rx/M_ctr_q[5]
                                                       avr/uart_rx/M_ctr_q_5
    SLICE_X3Y23.C4       net (fanout=4)        0.584   avr/uart_rx/M_ctr_q[5]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.271   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.760ns (1.265ns logic, 2.495ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_12 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.665 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_12 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.AQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_12
    SLICE_X7Y8.C5        net (fanout=2)        0.395   avr/cclk_detector/M_ctr_q[12]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X16Y15.B5      net (fanout=10)       1.653   avr/out
    SLICE_X16Y15.B       Tilo                  0.254   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X16Y15.A5      net (fanout=1)        0.247   avr/M_cclk_detector_ready_inv11
    SLICE_X16Y15.CLK     Tas                   0.339   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.328ns logic, 2.295ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_2 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (0.634 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_2 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y6.CQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_2
    SLICE_X7Y6.C3        net (fanout=2)        0.552   avr/cclk_detector/M_ctr_q[2]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X3Y22.A3       net (fanout=10)       1.932   avr/out1
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.592ns (1.108ns logic, 2.484ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/cclk_detector/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X7Y8.C1        net (fanout=2)        0.972   avr/cclk_detector/M_ctr_q[11]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X7Y8.D4        net (fanout=10)       0.518   avr/out
    SLICE_X7Y8.D         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X6Y6.CE        net (fanout=9)        0.827   M_cclk_detector_ready_inv
    SLICE_X6Y6.CLK       Tceck                 0.314   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.308ns logic, 2.317ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.CQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X3Y23.C1       net (fanout=10)       0.800   avr/uart_rx/M_ctr_q[1]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X7Y18.CE       net (fanout=2)        1.114   avr/uart_rx/_n0124_inv1
    SLICE_X7Y18.CLK      Tceck                 0.408   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.451ns logic, 2.175ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  16.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_5 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.634 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_5 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.BQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_5
    SLICE_X7Y6.C4        net (fanout=2)        0.514   avr/cclk_detector/M_ctr_q[5]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X3Y22.A3       net (fanout=10)       1.932   avr/out1
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.108ns logic, 2.446ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.634 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_rx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y7.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X7Y6.C2        net (fanout=2)        0.724   avr/cclk_detector/M_ctr_q[7]
    SLICE_X7Y6.C         Tilo                  0.259   avr/spi_slave/M_bit_ct_q[2]
                                                       avr/cclk_detector/out2
    SLICE_X3Y22.C6       net (fanout=10)       1.716   avr/out1
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.108ns logic, 2.440ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.077ns (0.634 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X7Y8.C1        net (fanout=2)        0.972   avr/cclk_detector/M_ctr_q[11]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X3Y22.A6       net (fanout=10)       1.465   avr/out
    SLICE_X3Y22.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (1.108ns logic, 2.437ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  16.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_1 (FF)
  Destination:          avr/uart_rx/M_savedData_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.330 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_1 to avr/uart_rx/M_savedData_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.CQ       Tcko                  0.525   avr/uart_rx/M_ctr_q[1]
                                                       avr/uart_rx/M_ctr_q_1
    SLICE_X3Y23.C1       net (fanout=10)       0.800   avr/uart_rx/M_ctr_q[1]
    SLICE_X3Y23.C        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>11
    SLICE_X3Y23.D5       net (fanout=14)       0.261   avr/uart_rx/GND_5_o_GND_5_o_equal_4_o<6>1
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X7Y18.CE       net (fanout=2)        1.114   avr/uart_rx/_n0124_inv1
    SLICE_X7Y18.CLK      Tceck                 0.390   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.433ns logic, 2.175ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  16.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_ctr_q_6 (FF)
  Destination:          avr/uart_rx/M_savedData_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.691 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_ctr_q_6 to avr/uart_rx/M_savedData_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.AQ       Tcko                  0.430   avr/uart_rx/M_ctr_q[4]
                                                       avr/uart_rx/M_ctr_q_6
    SLICE_X3Y23.D2       net (fanout=17)       1.000   avr/uart_rx/M_ctr_q[6]
    SLICE_X3Y23.D        Tilo                  0.259   avr/uart_rx/_n0124_inv1
                                                       avr/uart_rx/_n0124_inv11
    SLICE_X10Y15.CE      net (fanout=2)        1.650   avr/uart_rx/_n0124_inv1
    SLICE_X10Y15.CLK     Tceck                 0.314   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.003ns logic, 2.650ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  16.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.602ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_11 to avr/cclk_detector/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.DQ        Tcko                  0.476   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_11
    SLICE_X7Y8.C1        net (fanout=2)        0.972   avr/cclk_detector/M_ctr_q[11]
    SLICE_X7Y8.C         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/cclk_detector/out1
    SLICE_X7Y8.D4        net (fanout=10)       0.518   avr/out
    SLICE_X7Y8.D         Tilo                  0.259   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X6Y6.CE        net (fanout=9)        0.827   M_cclk_detector_ready_inv
    SLICE_X6Y6.CLK       Tceck                 0.291   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.602ns (1.285ns logic, 2.317ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_rx/M_ctr_q[1]/CLK
  Logical resource: avr/uart_rx/M_ctr_q_0/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_rx/M_ctr_q[1]/CLK
  Logical resource: avr/uart_rx/M_ctr_q_1/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/spi_slave/M_ss_reg_q/CLK
  Logical resource: avr/spi_slave/M_ss_reg_q/CK
  Location pin: SLICE_X4Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_bit_ct_q_1/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_0/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_bit_ct_q_1/CLK
  Logical resource: avr/spi_slave/M_bit_ct_q_1/CK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_rx/M_rxd_q/CLK
  Logical resource: avr/uart_rx/M_rxd_q/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_0/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_6/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_1/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_2/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_4/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_3/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_5/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_busy_q/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: greeter/M_count_q_0/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_block_q_2/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_block_q_3/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blockFlag_q/CLK
  Logical resource: avr/uart_tx/M_blockFlag_q/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: avr/uart_tx/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: avr/uart_tx/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[6]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_6/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X6Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X6Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X6Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X6Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X6Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X6Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X6Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.281|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1011 paths, 0 nets, and 521 connections

Design statistics:
   Minimum period:   4.281ns{1}   (Maximum frequency: 233.590MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 26 11:30:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



