# 1.15 SYS Registers

The SYS registers are listed in [Table 1-12](#table-1-12). A detailed description of each register and its bits is
provided in the following sections. Each register starts at a word boundary. Either word or byte data can be written to
the SYS configuration registers.

> [!NOTE]
> All registers have word or byte register access. For a generic register _`ANYREG`_, the suffix `_L` (_`ANYREG_L`_)
> refers to the lower byte of the register (bits 0 through 7). The suffix `_H` (_`ANYREG_H`_) refers to the upper byte
> of the register (bits 8 through 15).

<a id="table-1-12"></a>

| Offset | Acronym      | Register Name               | Type       | Access | Reset | Section                                                              |
| ------ | ------------ | --------------------------- | ---------- | ------ | ----- | -------------------------------------------------------------------- |
| 00h    | `SYSCTL`     | System Control              | Read/write | Word   | 0000h | [Section 1.15.1](#1151-sysctl-register-offset--00h-reset--0000h)     |
| 00h    | `SYSCTL_L`   | System Control              | Read/write | Byte   | 00h   | [Section 1.15.1](#1151-sysctl-register-offset--00h-reset--0000h)     |
| 01h    | `SYSCTL_H`   | System Control              | Read/write | Byte   | 00h   | [Section 1.15.1](#1151-sysctl-register-offset--00h-reset--0000h)     |
| 02h    | `SYSBSLC`    | Bootloader Configuration    | Read/write | Word   | 0000h | [Section 1.15.2](#1152-sysbslc-register-offset--02h-reset--0000h)    |
| 02h    | `SYSBSLC_L`  | Bootloader Configuration    | Read/write | Byte   | 00h   | [Section 1.15.2](#1152-sysbslc-register-offset--02h-reset--0000h)    |
| 03h    | `SYSBSLC_H`  | Bootloader Configuration    | Read/write | Byte   | 00h   | [Section 1.15.2](#1152-sysbslc-register-offset--02h-reset--0000h)    |
| 06h    | `SYSJMBC`    | JTAG Mailbox Control        | Read/write | Word   | 000Ch | [Section 1.15.3](#1153-sysjmbc-register-offset--06h-reset--000ch)    |
| 06h    | `SYSJMBC_L`  | JTAG Mailbox Control        | Read/write | Byte   | 0Ch   | [Section 1.15.3](#1153-sysjmbc-register-offset--06h-reset--000ch)    |
| 07h    | `SYSJMBC_H`  | JTAG Mailbox Control        | Read/write | Byte   | 00h   | [Section 1.15.3](#1153-sysjmbc-register-offset--06h-reset--000ch)    |
| 08h    | `SYSJMBI0`   | JTAG Mailbox Input 0        | Read/write | Word   | 0000h | [Section 1.15.4](#1154-sysjmbi0-register-offset--08h-reset--0000h)   |
| 08h    | `SYSJMBI0_L` | JTAG Mailbox Input 0        | Read/write | Byte   | 00h   | [Section 1.15.4](#1154-sysjmbi0-register-offset--08h-reset--0000h)   |
| 09h    | `SYSJMBI0_H` | JTAG Mailbox Input 0        | Read/write | Byte   | 00h   | [Section 1.15.4](#1154-sysjmbi0-register-offset--08h-reset--0000h)   |
| 0Ah    | `SYSJMBI1`   | JTAG Mailbox Input 1        | Read/write | Word   | 0000h | [Section 1.15.5](#1155-sysjmbi1-register-offset--0ah-reset--0000h)   |
| 0Ah    | `SYSJMBI1_L` | JTAG Mailbox Input 1        | Read/write | Byte   | 00h   | [Section 1.15.5](#1155-sysjmbi1-register-offset--0ah-reset--0000h)   |
| 0Bh    | `SYSJMBI1_H` | JTAG Mailbox Input 1        | Read/write | Byte   | 00h   | [Section 1.15.5](#1155-sysjmbi1-register-offset--0ah-reset--0000h)   |
| 0Ch    | `SYSJMBO0`   | JTAG Mailbox Output 0       | Read/write | Word   | 0000h | [Section 1.15.6](#1156-sysjmbo0-register-offset--0ch-reset--0000h)   |
| 0Ch    | `SYSJMBO0_L` | JTAG Mailbox Output 0       | Read/write | Byte   | 00h   | [Section 1.15.6](#1156-sysjmbo0-register-offset--0ch-reset--0000h)   |
| 0Dh    | `SYSJMBO0_H` | JTAG Mailbox Output 0       | Read/write | Byte   | 00h   | [Section 1.15.6](#1156-sysjmbo0-register-offset--0ch-reset--0000h)   |
| 0Eh    | `SYSJMBO1`   | JTAG Mailbox Output 1       | Read/write | Word   | 0000h | [Section 1.15.7](#1157-sysjmbo1-register-offset--0eh-reset--0000h)   |
| 0Eh    | `SYSJMBO1_L` | JTAG Mailbox Output 1       | Read/write | Byte   | 00h   | [Section 1.15.7](#1157-sysjmbo1-register-offset--0eh-reset--0000h)   |
| 0Fh    | `SYSJMBO1_H` | JTAG Mailbox Output 1       | Read/write | Byte   | 00h   | [Section 1.15.7](#1157-sysjmbo1-register-offset--0eh-reset--0000h)   |
| 1Ah    | `SYSUNIV`    | User NMI Vector Generator   | Read       | Word   | 0000h | [Section 1.15.8](#1158-sysuniv-register-offset--1ah-reset--0000h)    |
| 1Ch    | `SYSSNIV`    | System NMI Vector Generator | Read       | Word   | 0000h | [Section 1.15.9](#1159-syssniv-register-offset--1ch-reset--0000h)    |
| 1Eh    | `SYSRSTIV`   | Reset Vector Generator      | Read       | Word   | 0002h | [Section 1.15.10](#11510-sysrstiv-register-offset--1eh-reset--0002h) |

**Table 1-12. SYS Registers**

## 1.15.1 `SYSCTL` Register (offset = 00h) [reset = 0000h]

SYS Control Register

<a id="figure-1-21"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7        | 6        | 5            | 4h          | 3        | 2          | 1        | 0           |
| -------- | -------- | ------------ | ----------- | -------- | ---------- | -------- | ----------- |
| Reserved | Reserved | `SYSJTAGPIN` | `SYSBSLIND` | Reserved | `SYSPMMPE` | Reserved | `SYSRIVECT` |
| r0       | r0       | rw-[0]       | rw-[0]      | r0       | rw-[0]     | r0       | rw-[0]      |

**Figure 1-21. `SYSCTL` Register**

<a id="table-1-13"></a>

| Bit  | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                       |
| ---- | ------------ | ---- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 7-6  | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 5    | `SYSJTAGPIN` | RW   | 0h    | Dedicated JTAG pins enable. Setting this bit disables the shared digital functionality of the JTAG pins and permanently enables the JTAG function. This bit can only be set once. After the bit is set, it remains set until a BOR occurs.<br>0b = Shared JTAG pins (JTAG mode selectable by JTAG/SBW sequence)<br>1b = Dedicated JTAG pins (explicit 4-wire JTAG mode selection) |
| 4    | `SYSBSLIND`  | RW   | 0h    | BSL entry indication. This bit indicates a BSL entry sequence detected on the Spy-Bi-Wire pins.<br>0b = No BSL entry sequence detected<br>1b = BSL entry sequence detected                                                                                                                                                                                                        |
| 3    | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 2    | `SYSPMMPE`   | RW   | 0h    | `PMM` access protect. This controls the accessibility of the `PMM` control registers. After the bit is set to 1, it only can be cleared by a BOR.<br>0b = Access from anywhere in memory<br>1b = Access only from the protected BSL segments                                                                                                                                      |
| 1    | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                      |
| 0    | `SYSRIVECT`  | RW   | 0h    | RAM-based interrupt vectors<br>0b = Interrupt vectors generated with end address TOP of lower 64KB of `FRAM` FFFFh<br>1b = Interrupt vectors generated with end address TOP of RAM                                                                                                                                                                                                |

**Table 1-13. `SYSCTL` Register Description**

## 1.15.2 `SYSBSLC` Register (offset = 02h) [reset = 0000h]

Bootloader Configuration Register

<a id="figure-1-22"></a>

| 15         | 14          | 13       | 12       | 11       | 10       | 9        | 8        |
| ---------- | ----------- | -------- | -------- | -------- | -------- | -------- | -------- |
| `SYSBSLPE` | `SYSBSLOFF` | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| rw-[0]     | rw-[0]      | r0       | r0       | r0       | r0       | r0       | r0       |

| 7   | 6   | 5        | 4         | 3   | 2        | 1   | 0   |
| --- | --- | -------- | --------- | --- | -------- | --- | --- |
|     |     | Reserved | `SYSBSLR` |     | Reserved |     |     |
| r0  | r0  | r0       | r0        | r0  | rw-[0]   | r0  | r0  |

**Figure 1-22. `SYSBSLC` Register**

<a id="table-1-14"></a>

| Bit  | Field       | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| ---- | ----------- | ---- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15   | `SYSBSLPE`  | RW   | 0h    | Bootloader memory protection enable. By default, this bit is cleared by hardware with a BOR event (as indicated above); however, the boot code that checks for an available BSL may set this bit in software to protect the BSL. Because devices normally come with a TI BSL preprogrammed and protected, the boot code sets this bit.<br>0b = Area not protected. Read, program, and erase of BSL memory is possible.<br>1b = Area protected |
| 14   | `SYSBSLOFF` | RW   | 0h    | Bootloader memory disable<br>0b = BSL memory is addressed when this area is read.<br>1b = BSL memory behaves like vacant memory. Reads cause 3FFFh to be read. Fetches cause JMP \$ to be executed.                                                                                                                                                                                                                                           |
| 13-3 | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 2    | `SYSBSLR`   | RW   | 0h    | RAM assigned to BSL<br>0b = No RAM assigned to BSL area<br>1b = Lowest 16 bytes of RAM assigned to BSL                                                                                                                                                                                                                                                                                                                                        |
| 1-0  | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                                                  |

**Table 1-14. `SYSBSLC` Register Description**

## 1.15.3 `SYSJMBC` Register (offset = 06h) [reset = 000Ch]

JTAG Mailbox Control Register

<a id="figure-1-23"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7            | 6            | 5        | 4         | 3           | 2           | 1          | 0          |
| ------------ | ------------ | -------- | --------- | ----------- | ----------- | ---------- | ---------- |
| `JMBCLR1OFF` | `JMBCLR0OFF` | Reserved | `JMBMODE` | `JMBOUT1FG` | `JMBOUT0FG` | `JMBIN1FG` | `JMBIN0FG` |
| rw-(0)       | rw-(0)       | r0       | rw-0      | r-(1)       | r-(1)       | rw-(0)     | rw-(0)     |

**Figure 1-23. `SYSJMBC` Register**

<a id="table-1-15"></a>

| Bit  | Field        | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                       |     |     |     |
| ---- | ------------ | ---- | ----- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | --- | --- | --- |
| 15-8 | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                      |     |     |     |
| 7    | `JMBCLR1OFF` | RW   | 0h    | Incoming JTAG Mailbox 1 flag auto-clear disable<br>0b = `JMBIN1FG` cleared on read of `SYSJMBI1` register<br>1b = `JMBIN1FG` cleared by software                                                                                                                                                                                                                  |     |     |     |
| 6    | `JMBCLR0OFF` | RW   | 0h    | Incoming JTAG Mailbox 0 flag auto-clear disable<br>0b = `JMBIN0FG` cleared on read of `SYSJMBI0` register<br>1b = `JMBIN0FG` cleared by software                                                                                                                                                                                                                  |     |     |     |
| 5    | Reserved     | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                      |     |     |     |
| 4    | `JMBMODE`    | RW   | 0h    | This bit defines the operation mode of JMB for `SYSJMBI0`, `SYSJMBI1`, `SYSJMBO0`, and `SYSJMBO1`. Before changing this bit, pad and flush out any partial content to avoid data drops.<br>0b = 16-bit transfers using `SYSJMBO0` and `SYSJMBI0` only<br>1b = 32-bit transfers using `SYSJMBI0`, `SYSJMBI1`, `SYSJMBO0`, and `SYSJMBO1`                           |     |     |     |
| 3    | `JMBOUT1FG`  | RW   | 1h    | Outgoing JTAG Mailbox 1 flag.<br>This bit is cleared automatically when a message is written to the upper byte of `SYSJMBO1` or as word access (by the CPU or other source) and is set after the message is read by JTAG.<br>0b = `SYSJMBO1` is not ready to receive new data.<br>1b = `SYSJMBO1` is ready to receive new data.                                   |     |     |     |
| 2    | `JMBOUT0FG`  | RW   | 1h    | Outgoing JTAG Mailbox 0 flag.<br>This bit is cleared automatically when a message is written to the upper byte of `SYSJMBO0` or as word access (by the CPU or other source) and is set after the message is read by JTAG.<br>0b = `SYSJMBO0` is not ready to receive new data.<br>1b = `SYSJMBO0` is ready to receive new data.                                   |     |     |     |
| 1    | `JMBIN1FG`   | RW   | 0h    | Incoming JTAG Mailbox 1 flag.<br>This bit is set when a new message (provided by JTAG) is available in `SYSJMBI1`.<br>This flag is cleared automatically on read of `SYSJMBI1` when `JMBCLR1OFF` = 0 (auto clear mode). If `JMBCLR1OFF` = 1, `JMBIN1FG` must be cleared by software.<br>0b = `SYSJMBI1` has no new data<br>1b = `SYSJMBI1` has new data available |     |     |     |
| 0    | `JMBIN0FG`   | RW   | 0h    | Incoming JTAG Mailbox 0 flag.<br>This bit is set when a new message (provided by JTAG) is available in `SYSJMBI0`.<br>This flag is cleared automatically on read of `SYSJMBI0` when `JMBCLR0OFF` = 0 (auto clear mode). If `JMBCLR0OFF` = 1, `JMBIN0FG` must be cleared by software.<br>0b = `SYSJMBI1` has no new data<br>1b = `SYSJMBI1` has new data available |     |     |     |

**Table 1-15. `SYSJMBC` Register Description**

## 1.15.4 `SYSJMBI0` Register (offset = 08h) [reset = 0000h]

JTAG Mailbox Input 0 Register

<a id="figure-1-24"></a>

| 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

**Figure 1-24. `SYSJMBI0` Register**

<a id="table-1-16"></a>

| Bit  | Field | Type | Reset | Description                             |
| ---- | ----- | ---- | ----- | --------------------------------------- |
| 15-8 | MSGHI | R    | 0h    | JTAG mailbox incoming message high byte |
| 7-0  | MSGLO | R    | 0h    | JTAG mailbox incoming message low byte  |

**Table 1-16. `SYSJMBI0` Register Description**

## 1.15.5 `SYSJMBI1` Register (offset = 0Ah) [reset = 0000h]

JTAG Mailbox Input 1 Register

<a id="figure-1-25"></a>

| 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

**Figure 1-25. `SYSJMBI1` Register**

<a id="table-1-17"></a>

| Bit  | Field | Type | Reset | Description                             |
| ---- | ----- | ---- | ----- | --------------------------------------- |
| 15-8 | MSGHI | R    | 0h    | JTAG mailbox incoming message high byte |
| 7-0  | MSGLO | R    | 0h    | JTAG mailbox incoming message low byte  |

**Table 1-17. `SYSJMBI1` Register Description**

## 1.15.6 `SYSJMBO0` Register (offset = 0Ch) [reset = 0000h]

JTAG Mailbox Output 0 Register

<a id="figure-1-26"></a>

| 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

**Figure 1-26. `SYSJMBO0` Register**

<a id="table-1-18"></a>

| Bit  | Field | Type | Reset | Description                             |
| ---- | ----- | ---- | ----- | --------------------------------------- |
| 15-8 | MSGHI | RW   | 0h    | JTAG mailbox outgoing message high byte |
| 7-0  | MSGLO | RW   | 0h    | JTAG mailbox outgoing message low byte  |

**Table 1-18. `SYSJMBO0` Register Description**

## 1.15.7 `SYSJMBO1` Register (offset = 0Eh) [reset = 0000h]

JTAG Mailbox Output 1 Register

<a id="figure-1-27"></a>

| 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI | MSGHI |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| ----- | ----- | ----- | ----- | ----- | ----- | ----- | ----- |
| MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO | MSGLO |
| r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   | r-0   |

**Figure 1-27. `SYSJMBO1` Register**

<a id="table-1-19"></a>

| Bit  | Field | Type | Reset | Description                             |
| ---- | ----- | ---- | ----- | --------------------------------------- |
| 15-8 | MSGHI | RW   | 0h    | JTAG mailbox outgoing message high byte |
| 7-0  | MSGLO | RW   | 0h    | JTAG mailbox outgoing message low byte  |

**Table 1-19. `SYSJMBO1` Register Description**

## 1.15.8 `SYSUNIV` Register (offset = 1Ah) [reset = 0000h]

User NMI Vector Register

> [!NOTE]
> Additional events for more complex devices will be appended to this table; sources that are removed reduce the length
> of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the
> device in use.

<a id="figure-1-28"></a>

| 15        | 14  | 13  | 12  | 11  | 10  | 9   | 8   |
| --------- | --- | --- | --- | --- | --- | --- | --- |
| `SYSUNIV` |     |     |     |     |     |     |     |
| r0        | r0  | r0  | r0  | r0  | r0  | r0  | r0  |

| 7         | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --------- | --- | --- | --- | --- | --- | --- | --- |
| `SYSUNIV` |     |     |     |     |     |     |     |
| r0        | r0  | r0  | r-0 | r-0 | r-0 | r-0 | r0  |

**Figure 1-28. `SYSUNIV` Register**

<a id="table-1-20"></a>

| Bit  | Field     | Type | Reset | Description                                                                                                                                                                                                                                |
| ---- | --------- | ---- | ----- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ |
| 15-0 | `SYSUNIV` | R    | 0h    | User NMI vector. Generates a value that can be used as address offset for fast interrupt service routine handling. Writing to this register clears all pending user NMI flags.<br>See the device-specific data sheet for a list of values. |

**Table 1-20. `SYSUNIV` Register Description**

## 1.15.9 `SYSSNIV` Register (offset = 1Ch) [reset = 0000h]

System NMI Vector Register

> [!NOTE]
> Additional events for more complex devices will be appended to this table; sources that are removed reduce the length
> of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the
> device in use.

<a id="figure-1-29"></a>

| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         |
| --------- | --------- | --------- | --------- | --------- | --------- | --------- | --------- |
| `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` |
| r0        | r0        | r0        | r0        | r0        | r0        | r0        | r0        |

| 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| --------- | --------- | --------- | --------- | --------- | --------- | --------- | --------- |
| `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` | `SYSSNIV` |
| r0        | r0        | r0        | r-0       | r-0       | r-0       | r-0       | r0        |

**Figure 1-29. `SYSSNIV` Register**

<a id="table-1-21"></a>

| Bit  | Field     | Type | Reset | Description                                                                                                                                                                                                                                    |
| ---- | --------- | ---- | ----- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-0 | `SYSSNIV` | R    | 0h    | System NMI vector. Generates a value that can be used as address offset for fast interrupt service routine handling. Writing to this register clears all pending system NMI flags.<br>See the device-specific data sheet for a list of values. |

**Table 1-21. `SYSSNIV` Register Description**

## 1.15.10 `SYSRSTIV` Register (offset = 1Eh) [reset = 0002h]

Reset Interrupt Vector Register

> [!NOTE]
> Additional events for more complex devices will be appended to this table; sources that are removed reduce the length
> of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the
> device in use.

<a id="figure-1-30"></a>

| 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          |
| ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- |
| `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` |
| r0         | r0         | r0         | r0         | r0         | r0         | r0         | r0         |

| 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- |
| `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` |
| r0         | r0         | r-0        | r-0        | r-0        | r-0        | r-1        | r0         |

**Figure 1-30. `SYSRSTIV` Register**

<a id="table-1-22"></a>

| Bit  | Field      | Type | Reset | Description                                                                                                                                                                                                                                                                                                    |
| ---- | ---------- | ---- | ----- | -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-0 | `SYSRSTIV` | R    | 0h    | Reset interrupt vector. Generates a value that can be used as address offset for fast interrupt service routine handling to identify the last cause of a reset (BOR, POR, or PUC). Writing to this register clears all pending reset source flags.<br>See the device-specific data sheet for a list of values. |

**Table 1-22. `SYSRSTIV` Register Description**
