INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-369] AXI_master port 'gmem' has a depth of '256'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vitis/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling apatb_parallel_to_AXI.cpp
   Compiling parallel_to_AXI.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

C:\xil2\etteplan-sp7-cal2\common\hls\parallel_to_AXI\solution1\sim\vhdl>set PATH= 

C:\xil2\etteplan-sp7-cal2\common\hls\parallel_to_AXI\solution1\sim\vhdl>call C:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_parallel_to_AXI_top glbl -prj parallel_to_AXI.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  --lib "ieee_proposed=./ieee_proposed" -s parallel_to_AXI -debug wave 
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_parallel_to_AXI_top glbl -prj parallel_to_AXI.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s parallel_to_AXI -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/AESL_axi_master_gmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/parallel_to_AXI.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_parallel_to_AXI_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/parallel_to_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/parallel_to_AXI_gmem_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_buffer'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_decoder'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'parallel_to_AXI_gmem_m_axi_write'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_throttl [parallel_to_axi_gmem_m_axi_throt...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_fifo [\parallel_to_AXI_gmem_m_axi_fifo...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_reg_slice [\parallel_to_AXI_gmem_m_axi_reg_...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_fifo [\parallel_to_AXI_gmem_m_axi_fifo...]
Compiling architecture arch of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_buffer [\parallel_to_AXI_gmem_m_axi_buff...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_fifo [\parallel_to_AXI_gmem_m_axi_fifo...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_fifo [\parallel_to_AXI_gmem_m_axi_fifo...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_write [\parallel_to_AXI_gmem_m_axi_writ...]
Compiling architecture arch of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_buffer [\parallel_to_AXI_gmem_m_axi_buff...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_reg_slice [\parallel_to_AXI_gmem_m_axi_reg_...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi_read [\parallel_to_AXI_gmem_m_axi_read...]
Compiling architecture behave of entity xil_defaultlib.parallel_to_AXI_gmem_m_axi [\parallel_to_AXI_gmem_m_axi(num_...]
Compiling architecture behav of entity xil_defaultlib.parallel_to_AXI [parallel_to_axi_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem [aesl_axi_master_gmem_default]
Compiling architecture behav of entity xil_defaultlib.apatb_parallel_to_axi_top
Built simulation snapshot parallel_to_AXI

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/xsim.dir/parallel_to_AXI/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 16 16:32:20 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/parallel_to_AXI/xsim_script.tcl
# xsim {parallel_to_AXI} -autoloadwcfg -tclbatch {parallel_to_AXI.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source parallel_to_AXI.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set AXI_group [add_wave_group AXI(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $AXI_group]
## set wdata_group [add_wave_group "Write Channel" -into $AXI_group]
## set ctrl_group [add_wave_group "Handshakes" -into $AXI_group]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set sta_group [add_wave_group sta(wire) -into $coutputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/sta -into $sta_group -radix hex
## set rdata_group [add_wave_group rdata(wire) -into $coutputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/rdata -into $rdata_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/AXI -into $return_group -radix hex
## set cmd_group [add_wave_group cmd(wire) -into $cinputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/cmd -into $cmd_group -radix hex
## set radd_group [add_wave_group radd(wire) -into $cinputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/radd -into $radd_group -radix hex
## set wadd_group [add_wave_group wadd(wire) -into $cinputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/wadd -into $wadd_group -radix hex
## set wdata_group [add_wave_group wdata(wire) -into $cinputgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/wdata -into $wdata_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/ap_start -into $blocksiggroup
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/ap_done -into $blocksiggroup
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/ap_idle -into $blocksiggroup
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_parallel_to_AXI_top/AESL_inst_parallel_to_AXI/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_parallel_to_AXI_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_wdata -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_wadd -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_rdata -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_radd -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_cmd -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_sta -into $tb_portdepth_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/LENGTH_AXI -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_AXI_group [add_wave_group AXI(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_AXI_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_AXI_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_AXI_group]
## add_wave /apatb_parallel_to_AXI_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_parallel_to_AXI_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_sta_group [add_wave_group sta(wire) -into $tbcoutputgroup]
## add_wave /apatb_parallel_to_AXI_top/sta -into $tb_sta_group -radix hex
## set tb_rdata_group [add_wave_group rdata(wire) -into $tbcoutputgroup]
## add_wave /apatb_parallel_to_AXI_top/rdata -into $tb_rdata_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_parallel_to_AXI_top/AXI -into $tb_return_group -radix hex
## set tb_cmd_group [add_wave_group cmd(wire) -into $tbcinputgroup]
## add_wave /apatb_parallel_to_AXI_top/cmd -into $tb_cmd_group -radix hex
## set tb_radd_group [add_wave_group radd(wire) -into $tbcinputgroup]
## add_wave /apatb_parallel_to_AXI_top/radd -into $tb_radd_group -radix hex
## set tb_wadd_group [add_wave_group wadd(wire) -into $tbcinputgroup]
## add_wave /apatb_parallel_to_AXI_top/wadd -into $tb_wadd_group -radix hex
## set tb_wdata_group [add_wave_group wdata(wire) -into $tbcinputgroup]
## add_wave /apatb_parallel_to_AXI_top/wdata -into $tb_wdata_group -radix hex
## save_wave_config parallel_to_AXI.wcfg
## run all
Note: simulation done!
Time: 1822500 ps  Iteration: 1  Process: /apatb_parallel_to_AXI_top/generate_sim_done_proc  File: C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/parallel_to_AXI.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1822500 ps  Iteration: 1  Process: /apatb_parallel_to_AXI_top/generate_sim_done_proc  File: C:/xil2/etteplan-sp7-cal2/common/hls/parallel_to_AXI/solution1/sim/vhdl/parallel_to_AXI.autotb.vhd
$finish called at time : 1822500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jul 16 16:32:24 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
