library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 1
  );
  port (
    W: in std_logic_vector (stages * n + 3 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages * n + 3 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (2 downto 0);
begin
  o <= n3309_o;
  -- vhdl_source/peres.vhdl:13:17
  n3300_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3301_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3302_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3303_o <= n3301_o xor n3302_o;
  -- vhdl_source/peres.vhdl:15:17
  n3304_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3305_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3306_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3307_o <= n3305_o and n3306_o;
  -- vhdl_source/peres.vhdl:15:21
  n3308_o <= n3304_o xor n3307_o;
  n3309_o <= n3300_o & n3303_o & n3308_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2364 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2372 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2380 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2388 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2396 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2404 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2412 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2420 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2428 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2436 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2444 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2452 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2460 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2468 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2476 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2484 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n2492 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n2504 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2512 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2520 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2528 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2536 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2544 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2552 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2560 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2568 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2576 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2584 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2592 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2600 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2608 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2616 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2624 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (1 downto 0);
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (1 downto 0);
  signal n2634_o : std_logic;
  signal n2635_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2636 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic_vector (1 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2647 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (1 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2658 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic_vector (1 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2669 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic_vector (1 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2680 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic_vector (1 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2691 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic_vector (1 downto 0);
  signal n2700_o : std_logic;
  signal n2701_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2702 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic_vector (1 downto 0);
  signal n2711_o : std_logic;
  signal n2712_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2713 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (1 downto 0);
  signal n2722_o : std_logic;
  signal n2723_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2724 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic_vector (1 downto 0);
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2735 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic_vector (1 downto 0);
  signal n2744_o : std_logic;
  signal n2745_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2746 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic_vector (1 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2757 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic_vector (1 downto 0);
  signal n2766_o : std_logic;
  signal n2767_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2768 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic_vector (1 downto 0);
  signal n2777_o : std_logic;
  signal n2778_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2779 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal n2788_o : std_logic;
  signal n2789_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2790 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic_vector (1 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2801 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n2812 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2823 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (1 downto 0);
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n2833 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (1 downto 0);
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2844 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (1 downto 0);
  signal n2853_o : std_logic;
  signal n2854_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2855 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (1 downto 0);
  signal n2864_o : std_logic;
  signal n2865_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2866 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2877 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic_vector (1 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2888 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic_vector (1 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2899 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2910 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (1 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2921 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic_vector (1 downto 0);
  signal n2930_o : std_logic;
  signal n2931_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2932 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic_vector (1 downto 0);
  signal n2941_o : std_logic;
  signal n2942_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2943 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic_vector (1 downto 0);
  signal n2952_o : std_logic;
  signal n2953_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2954 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic_vector (1 downto 0);
  signal n2963_o : std_logic;
  signal n2964_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2965 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (1 downto 0);
  signal n2974_o : std_logic;
  signal n2975_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2976 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic_vector (1 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2987 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (1 downto 0);
  signal n2996_o : std_logic;
  signal n2997_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2998 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic_vector (1 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3009 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic_vector (1 downto 0);
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3020 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3028 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3036 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3044 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3052 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3060 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3068 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3076 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3084 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3092 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3100 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3108 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3116 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3124 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3132 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3140 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3152 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3160 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3168 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3176 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3184 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3192 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3200 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3208 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3216 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3224 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3232 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3240 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3248 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3256 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3264 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3272 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic;
  signal n3279_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3280 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic_vector (17 downto 0);
  signal n3286_o : std_logic_vector (17 downto 0);
  signal n3287_o : std_logic_vector (17 downto 0);
  signal n3288_o : std_logic_vector (17 downto 0);
  signal n3289_o : std_logic_vector (17 downto 0);
  signal n3290_o : std_logic_vector (17 downto 0);
  signal n3291_o : std_logic_vector (17 downto 0);
  signal n3292_o : std_logic_vector (17 downto 0);
  signal n3293_o : std_logic_vector (17 downto 0);
  signal n3294_o : std_logic_vector (17 downto 0);
  signal n3295_o : std_logic_vector (17 downto 0);
  signal n3296_o : std_logic_vector (17 downto 0);
  signal n3297_o : std_logic_vector (17 downto 0);
  signal n3298_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3285_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3286_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3287_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3288_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3289_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3290_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3291_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3292_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3293_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3294_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3295_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3296_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3297_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3298_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2361_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2362_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2364 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2363_o,
    o => gen1_n1_cnot1_j_o);
  n2367_o <= gen1_n1_cnot1_j_n2364 (1);
  n2368_o <= gen1_n1_cnot1_j_n2364 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2369_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2370_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2371_o <= n2369_o & n2370_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2372 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2371_o,
    o => gen1_n2_cnot1_j_o);
  n2375_o <= gen1_n2_cnot1_j_n2372 (1);
  n2376_o <= gen1_n2_cnot1_j_n2372 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2377_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2378_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2379_o <= n2377_o & n2378_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2380 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2379_o,
    o => gen1_n3_cnot1_j_o);
  n2383_o <= gen1_n3_cnot1_j_n2380 (1);
  n2384_o <= gen1_n3_cnot1_j_n2380 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2385_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2386_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2388 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2387_o,
    o => gen1_n4_cnot1_j_o);
  n2391_o <= gen1_n4_cnot1_j_n2388 (1);
  n2392_o <= gen1_n4_cnot1_j_n2388 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2393_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2394_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2395_o <= n2393_o & n2394_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2396 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2395_o,
    o => gen1_n5_cnot1_j_o);
  n2399_o <= gen1_n5_cnot1_j_n2396 (1);
  n2400_o <= gen1_n5_cnot1_j_n2396 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2401_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2402_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2403_o <= n2401_o & n2402_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2404 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2403_o,
    o => gen1_n6_cnot1_j_o);
  n2407_o <= gen1_n6_cnot1_j_n2404 (1);
  n2408_o <= gen1_n6_cnot1_j_n2404 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2409_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2410_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2412 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2411_o,
    o => gen1_n7_cnot1_j_o);
  n2415_o <= gen1_n7_cnot1_j_n2412 (1);
  n2416_o <= gen1_n7_cnot1_j_n2412 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2417_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2418_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2419_o <= n2417_o & n2418_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2420 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2419_o,
    o => gen1_n8_cnot1_j_o);
  n2423_o <= gen1_n8_cnot1_j_n2420 (1);
  n2424_o <= gen1_n8_cnot1_j_n2420 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2425_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2426_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2428 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2427_o,
    o => gen1_n9_cnot1_j_o);
  n2431_o <= gen1_n9_cnot1_j_n2428 (1);
  n2432_o <= gen1_n9_cnot1_j_n2428 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2433_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2434_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2435_o <= n2433_o & n2434_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2436 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2435_o,
    o => gen1_n10_cnot1_j_o);
  n2439_o <= gen1_n10_cnot1_j_n2436 (1);
  n2440_o <= gen1_n10_cnot1_j_n2436 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2441_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2442_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2443_o <= n2441_o & n2442_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2444 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2443_o,
    o => gen1_n11_cnot1_j_o);
  n2447_o <= gen1_n11_cnot1_j_n2444 (1);
  n2448_o <= gen1_n11_cnot1_j_n2444 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2449_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2450_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2452 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2451_o,
    o => gen1_n12_cnot1_j_o);
  n2455_o <= gen1_n12_cnot1_j_n2452 (1);
  n2456_o <= gen1_n12_cnot1_j_n2452 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2457_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2458_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2459_o <= n2457_o & n2458_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2460 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2459_o,
    o => gen1_n13_cnot1_j_o);
  n2463_o <= gen1_n13_cnot1_j_n2460 (1);
  n2464_o <= gen1_n13_cnot1_j_n2460 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2465_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2466_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2467_o <= n2465_o & n2466_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2468 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2467_o,
    o => gen1_n14_cnot1_j_o);
  n2471_o <= gen1_n14_cnot1_j_n2468 (1);
  n2472_o <= gen1_n14_cnot1_j_n2468 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2473_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2474_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2476 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2475_o,
    o => gen1_n15_cnot1_j_o);
  n2479_o <= gen1_n15_cnot1_j_n2476 (1);
  n2480_o <= gen1_n15_cnot1_j_n2476 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2481_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2482_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2483_o <= n2481_o & n2482_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2484 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2483_o,
    o => gen1_n16_cnot1_j_o);
  n2487_o <= gen1_n16_cnot1_j_n2484 (1);
  n2488_o <= gen1_n16_cnot1_j_n2484 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2489_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2490_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2491_o <= n2489_o & n2490_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n2492 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n2491_o,
    o => gen1_n17_cnot1_j_o);
  n2495_o <= gen1_n17_cnot1_j_n2492 (1);
  n2496_o <= gen1_n17_cnot1_j_n2492 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2497_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2498_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2499_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2500_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2501_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2502_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n2504 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n2503_o,
    o => gen2_n17_cnot2_j_o);
  n2507_o <= gen2_n17_cnot2_j_n2504 (1);
  n2508_o <= gen2_n17_cnot2_j_n2504 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2509_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2510_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2512 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2511_o,
    o => gen2_n16_cnot2_j_o);
  n2515_o <= gen2_n16_cnot2_j_n2512 (1);
  n2516_o <= gen2_n16_cnot2_j_n2512 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2517_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2518_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2520 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2519_o,
    o => gen2_n15_cnot2_j_o);
  n2523_o <= gen2_n15_cnot2_j_n2520 (1);
  n2524_o <= gen2_n15_cnot2_j_n2520 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2525_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2526_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2528 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2527_o,
    o => gen2_n14_cnot2_j_o);
  n2531_o <= gen2_n14_cnot2_j_n2528 (1);
  n2532_o <= gen2_n14_cnot2_j_n2528 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2533_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2534_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2536 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2535_o,
    o => gen2_n13_cnot2_j_o);
  n2539_o <= gen2_n13_cnot2_j_n2536 (1);
  n2540_o <= gen2_n13_cnot2_j_n2536 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2541_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2542_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2544 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2543_o,
    o => gen2_n12_cnot2_j_o);
  n2547_o <= gen2_n12_cnot2_j_n2544 (1);
  n2548_o <= gen2_n12_cnot2_j_n2544 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2549_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2550_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2552 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2551_o,
    o => gen2_n11_cnot2_j_o);
  n2555_o <= gen2_n11_cnot2_j_n2552 (1);
  n2556_o <= gen2_n11_cnot2_j_n2552 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2557_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2558_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2560 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2559_o,
    o => gen2_n10_cnot2_j_o);
  n2563_o <= gen2_n10_cnot2_j_n2560 (1);
  n2564_o <= gen2_n10_cnot2_j_n2560 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2565_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2566_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2568 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2567_o,
    o => gen2_n9_cnot2_j_o);
  n2571_o <= gen2_n9_cnot2_j_n2568 (1);
  n2572_o <= gen2_n9_cnot2_j_n2568 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2573_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2574_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2576 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2575_o,
    o => gen2_n8_cnot2_j_o);
  n2579_o <= gen2_n8_cnot2_j_n2576 (1);
  n2580_o <= gen2_n8_cnot2_j_n2576 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2581_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2582_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2584 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2583_o,
    o => gen2_n7_cnot2_j_o);
  n2587_o <= gen2_n7_cnot2_j_n2584 (1);
  n2588_o <= gen2_n7_cnot2_j_n2584 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2589_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2590_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2592 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2591_o,
    o => gen2_n6_cnot2_j_o);
  n2595_o <= gen2_n6_cnot2_j_n2592 (1);
  n2596_o <= gen2_n6_cnot2_j_n2592 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2597_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2598_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2599_o <= n2597_o & n2598_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2600 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2599_o,
    o => gen2_n5_cnot2_j_o);
  n2603_o <= gen2_n5_cnot2_j_n2600 (1);
  n2604_o <= gen2_n5_cnot2_j_n2600 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2605_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2606_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2607_o <= n2605_o & n2606_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2608 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2607_o,
    o => gen2_n4_cnot2_j_o);
  n2611_o <= gen2_n4_cnot2_j_n2608 (1);
  n2612_o <= gen2_n4_cnot2_j_n2608 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2613_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2614_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2615_o <= n2613_o & n2614_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2616 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2615_o,
    o => gen2_n3_cnot2_j_o);
  n2619_o <= gen2_n3_cnot2_j_n2616 (1);
  n2620_o <= gen2_n3_cnot2_j_n2616 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2621_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2622_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2623_o <= n2621_o & n2622_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2624 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2623_o,
    o => gen2_n2_cnot2_j_o);
  n2627_o <= gen2_n2_cnot2_j_n2624 (1);
  n2628_o <= gen2_n2_cnot2_j_n2624 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2629_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2630_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2631_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2632_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2634_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2635_o <= n2633_o & n2634_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2636 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2635_o,
    o => gen3_n1_ccnot3_j_o);
  n2639_o <= gen3_n1_ccnot3_j_n2636 (2);
  n2640_o <= gen3_n1_ccnot3_j_n2636 (1);
  n2641_o <= gen3_n1_ccnot3_j_n2636 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2642_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2643_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2644_o <= n2642_o & n2643_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2645_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2646_o <= n2644_o & n2645_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2647 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2646_o,
    o => gen3_n2_ccnot3_j_o);
  n2650_o <= gen3_n2_ccnot3_j_n2647 (2);
  n2651_o <= gen3_n2_ccnot3_j_n2647 (1);
  n2652_o <= gen3_n2_ccnot3_j_n2647 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2653_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2654_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2655_o <= n2653_o & n2654_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2656_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2658 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2657_o,
    o => gen3_n3_ccnot3_j_o);
  n2661_o <= gen3_n3_ccnot3_j_n2658 (2);
  n2662_o <= gen3_n3_ccnot3_j_n2658 (1);
  n2663_o <= gen3_n3_ccnot3_j_n2658 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2664_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2665_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2666_o <= n2664_o & n2665_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2667_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2668_o <= n2666_o & n2667_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2669 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2668_o,
    o => gen3_n4_ccnot3_j_o);
  n2672_o <= gen3_n4_ccnot3_j_n2669 (2);
  n2673_o <= gen3_n4_ccnot3_j_n2669 (1);
  n2674_o <= gen3_n4_ccnot3_j_n2669 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2675_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2676_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2677_o <= n2675_o & n2676_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2678_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2680 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2679_o,
    o => gen3_n5_ccnot3_j_o);
  n2683_o <= gen3_n5_ccnot3_j_n2680 (2);
  n2684_o <= gen3_n5_ccnot3_j_n2680 (1);
  n2685_o <= gen3_n5_ccnot3_j_n2680 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2686_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2687_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2688_o <= n2686_o & n2687_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2689_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2690_o <= n2688_o & n2689_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2691 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2690_o,
    o => gen3_n6_ccnot3_j_o);
  n2694_o <= gen3_n6_ccnot3_j_n2691 (2);
  n2695_o <= gen3_n6_ccnot3_j_n2691 (1);
  n2696_o <= gen3_n6_ccnot3_j_n2691 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2697_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2698_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2699_o <= n2697_o & n2698_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2700_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2701_o <= n2699_o & n2700_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2702 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2701_o,
    o => gen3_n7_ccnot3_j_o);
  n2705_o <= gen3_n7_ccnot3_j_n2702 (2);
  n2706_o <= gen3_n7_ccnot3_j_n2702 (1);
  n2707_o <= gen3_n7_ccnot3_j_n2702 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2708_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2709_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2710_o <= n2708_o & n2709_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2711_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2712_o <= n2710_o & n2711_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2713 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2712_o,
    o => gen3_n8_ccnot3_j_o);
  n2716_o <= gen3_n8_ccnot3_j_n2713 (2);
  n2717_o <= gen3_n8_ccnot3_j_n2713 (1);
  n2718_o <= gen3_n8_ccnot3_j_n2713 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2719_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2720_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2722_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2723_o <= n2721_o & n2722_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2724 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2723_o,
    o => gen3_n9_ccnot3_j_o);
  n2727_o <= gen3_n9_ccnot3_j_n2724 (2);
  n2728_o <= gen3_n9_ccnot3_j_n2724 (1);
  n2729_o <= gen3_n9_ccnot3_j_n2724 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2730_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2731_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2732_o <= n2730_o & n2731_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2733_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2735 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2734_o,
    o => gen3_n10_ccnot3_j_o);
  n2738_o <= gen3_n10_ccnot3_j_n2735 (2);
  n2739_o <= gen3_n10_ccnot3_j_n2735 (1);
  n2740_o <= gen3_n10_ccnot3_j_n2735 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2741_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2742_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2743_o <= n2741_o & n2742_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2744_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2745_o <= n2743_o & n2744_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2746 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2745_o,
    o => gen3_n11_ccnot3_j_o);
  n2749_o <= gen3_n11_ccnot3_j_n2746 (2);
  n2750_o <= gen3_n11_ccnot3_j_n2746 (1);
  n2751_o <= gen3_n11_ccnot3_j_n2746 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2752_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2753_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2754_o <= n2752_o & n2753_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2755_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2756_o <= n2754_o & n2755_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2757 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2756_o,
    o => gen3_n12_ccnot3_j_o);
  n2760_o <= gen3_n12_ccnot3_j_n2757 (2);
  n2761_o <= gen3_n12_ccnot3_j_n2757 (1);
  n2762_o <= gen3_n12_ccnot3_j_n2757 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2763_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2764_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2765_o <= n2763_o & n2764_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2766_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2767_o <= n2765_o & n2766_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2768 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2767_o,
    o => gen3_n13_ccnot3_j_o);
  n2771_o <= gen3_n13_ccnot3_j_n2768 (2);
  n2772_o <= gen3_n13_ccnot3_j_n2768 (1);
  n2773_o <= gen3_n13_ccnot3_j_n2768 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2774_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2775_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2776_o <= n2774_o & n2775_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2777_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2778_o <= n2776_o & n2777_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2779 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2778_o,
    o => gen3_n14_ccnot3_j_o);
  n2782_o <= gen3_n14_ccnot3_j_n2779 (2);
  n2783_o <= gen3_n14_ccnot3_j_n2779 (1);
  n2784_o <= gen3_n14_ccnot3_j_n2779 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2785_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2786_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2788_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2789_o <= n2787_o & n2788_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2790 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2789_o,
    o => gen3_n15_ccnot3_j_o);
  n2793_o <= gen3_n15_ccnot3_j_n2790 (2);
  n2794_o <= gen3_n15_ccnot3_j_n2790 (1);
  n2795_o <= gen3_n15_ccnot3_j_n2790 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2796_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2797_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2798_o <= n2796_o & n2797_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2799_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2800_o <= n2798_o & n2799_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2801 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2800_o,
    o => gen3_n16_ccnot3_j_o);
  n2804_o <= gen3_n16_ccnot3_j_n2801 (2);
  n2805_o <= gen3_n16_ccnot3_j_n2801 (1);
  n2806_o <= gen3_n16_ccnot3_j_n2801 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2807_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2808_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2810_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n2812 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n2811_o,
    o => gen3_n17_ccnot3_j_o);
  n2815_o <= gen3_n17_ccnot3_j_n2812 (2);
  n2816_o <= gen3_n17_ccnot3_j_n2812 (1);
  n2817_o <= gen3_n17_ccnot3_j_n2812 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2818_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2819_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2820_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2821_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2822_o <= n2820_o & n2821_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2823 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2822_o,
    o => cnot_4_o);
  n2826_o <= cnot_4_n2823 (1);
  n2827_o <= cnot_4_n2823 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2828_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2829_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2830_o <= n2828_o & n2829_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2831_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n2833 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n2832_o,
    o => gen4_n16_peres4_j_o);
  n2836_o <= gen4_n16_peres4_j_n2833 (2);
  n2837_o <= gen4_n16_peres4_j_n2833 (1);
  n2838_o <= gen4_n16_peres4_j_n2833 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2839_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2840_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2842_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2844 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2843_o,
    o => gen4_n15_peres4_j_o);
  n2847_o <= gen4_n15_peres4_j_n2844 (2);
  n2848_o <= gen4_n15_peres4_j_n2844 (1);
  n2849_o <= gen4_n15_peres4_j_n2844 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2850_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2851_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2853_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2854_o <= n2852_o & n2853_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2855 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2854_o,
    o => gen4_n14_peres4_j_o);
  n2858_o <= gen4_n14_peres4_j_n2855 (2);
  n2859_o <= gen4_n14_peres4_j_n2855 (1);
  n2860_o <= gen4_n14_peres4_j_n2855 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2861_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2862_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2864_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2865_o <= n2863_o & n2864_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2866 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2865_o,
    o => gen4_n13_peres4_j_o);
  n2869_o <= gen4_n13_peres4_j_n2866 (2);
  n2870_o <= gen4_n13_peres4_j_n2866 (1);
  n2871_o <= gen4_n13_peres4_j_n2866 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2872_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2873_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2874_o <= n2872_o & n2873_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2875_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2876_o <= n2874_o & n2875_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2877 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2876_o,
    o => gen4_n12_peres4_j_o);
  n2880_o <= gen4_n12_peres4_j_n2877 (2);
  n2881_o <= gen4_n12_peres4_j_n2877 (1);
  n2882_o <= gen4_n12_peres4_j_n2877 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2883_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2884_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2885_o <= n2883_o & n2884_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2886_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2887_o <= n2885_o & n2886_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2888 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2887_o,
    o => gen4_n11_peres4_j_o);
  n2891_o <= gen4_n11_peres4_j_n2888 (2);
  n2892_o <= gen4_n11_peres4_j_n2888 (1);
  n2893_o <= gen4_n11_peres4_j_n2888 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2894_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2895_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2896_o <= n2894_o & n2895_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2897_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2898_o <= n2896_o & n2897_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2899 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2898_o,
    o => gen4_n10_peres4_j_o);
  n2902_o <= gen4_n10_peres4_j_n2899 (2);
  n2903_o <= gen4_n10_peres4_j_n2899 (1);
  n2904_o <= gen4_n10_peres4_j_n2899 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2905_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2906_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2908_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2909_o <= n2907_o & n2908_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2910 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2909_o,
    o => gen4_n9_peres4_j_o);
  n2913_o <= gen4_n9_peres4_j_n2910 (2);
  n2914_o <= gen4_n9_peres4_j_n2910 (1);
  n2915_o <= gen4_n9_peres4_j_n2910 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2916_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2917_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2918_o <= n2916_o & n2917_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2919_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2920_o <= n2918_o & n2919_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2921 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2920_o,
    o => gen4_n8_peres4_j_o);
  n2924_o <= gen4_n8_peres4_j_n2921 (2);
  n2925_o <= gen4_n8_peres4_j_n2921 (1);
  n2926_o <= gen4_n8_peres4_j_n2921 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2927_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2928_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2929_o <= n2927_o & n2928_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2930_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2931_o <= n2929_o & n2930_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2932 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2931_o,
    o => gen4_n7_peres4_j_o);
  n2935_o <= gen4_n7_peres4_j_n2932 (2);
  n2936_o <= gen4_n7_peres4_j_n2932 (1);
  n2937_o <= gen4_n7_peres4_j_n2932 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2938_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2939_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2940_o <= n2938_o & n2939_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2941_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2942_o <= n2940_o & n2941_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2943 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2942_o,
    o => gen4_n6_peres4_j_o);
  n2946_o <= gen4_n6_peres4_j_n2943 (2);
  n2947_o <= gen4_n6_peres4_j_n2943 (1);
  n2948_o <= gen4_n6_peres4_j_n2943 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2949_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2950_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2951_o <= n2949_o & n2950_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2952_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2953_o <= n2951_o & n2952_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2954 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2953_o,
    o => gen4_n5_peres4_j_o);
  n2957_o <= gen4_n5_peres4_j_n2954 (2);
  n2958_o <= gen4_n5_peres4_j_n2954 (1);
  n2959_o <= gen4_n5_peres4_j_n2954 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2960_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2961_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2962_o <= n2960_o & n2961_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2963_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2964_o <= n2962_o & n2963_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2965 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2964_o,
    o => gen4_n4_peres4_j_o);
  n2968_o <= gen4_n4_peres4_j_n2965 (2);
  n2969_o <= gen4_n4_peres4_j_n2965 (1);
  n2970_o <= gen4_n4_peres4_j_n2965 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2971_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2972_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2974_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2975_o <= n2973_o & n2974_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2976 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2975_o,
    o => gen4_n3_peres4_j_o);
  n2979_o <= gen4_n3_peres4_j_n2976 (2);
  n2980_o <= gen4_n3_peres4_j_n2976 (1);
  n2981_o <= gen4_n3_peres4_j_n2976 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2982_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2983_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2984_o <= n2982_o & n2983_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2985_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2986_o <= n2984_o & n2985_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2987 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2986_o,
    o => gen4_n2_peres4_j_o);
  n2990_o <= gen4_n2_peres4_j_n2987 (2);
  n2991_o <= gen4_n2_peres4_j_n2987 (1);
  n2992_o <= gen4_n2_peres4_j_n2987 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2993_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2994_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2995_o <= n2993_o & n2994_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2996_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2997_o <= n2995_o & n2996_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2998 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2997_o,
    o => gen4_n1_peres4_j_o);
  n3001_o <= gen4_n1_peres4_j_n2998 (2);
  n3002_o <= gen4_n1_peres4_j_n2998 (1);
  n3003_o <= gen4_n1_peres4_j_n2998 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3004_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3005_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3006_o <= n3004_o & n3005_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3007_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3008_o <= n3006_o & n3007_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3009 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3008_o,
    o => gen4_n0_peres4_j_o);
  n3012_o <= gen4_n0_peres4_j_n3009 (2);
  n3013_o <= gen4_n0_peres4_j_n3009 (1);
  n3014_o <= gen4_n0_peres4_j_n3009 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3015_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3016_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3017_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3018_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3019_o <= n3017_o & n3018_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3020 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3019_o,
    o => gen5_n1_cnot5_j_o);
  n3023_o <= gen5_n1_cnot5_j_n3020 (1);
  n3024_o <= gen5_n1_cnot5_j_n3020 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3025_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3026_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3027_o <= n3025_o & n3026_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3028 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3027_o,
    o => gen5_n2_cnot5_j_o);
  n3031_o <= gen5_n2_cnot5_j_n3028 (1);
  n3032_o <= gen5_n2_cnot5_j_n3028 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3033_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3034_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3035_o <= n3033_o & n3034_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3036 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3035_o,
    o => gen5_n3_cnot5_j_o);
  n3039_o <= gen5_n3_cnot5_j_n3036 (1);
  n3040_o <= gen5_n3_cnot5_j_n3036 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3041_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3042_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3043_o <= n3041_o & n3042_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3044 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3043_o,
    o => gen5_n4_cnot5_j_o);
  n3047_o <= gen5_n4_cnot5_j_n3044 (1);
  n3048_o <= gen5_n4_cnot5_j_n3044 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3049_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3050_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3051_o <= n3049_o & n3050_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3052 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3051_o,
    o => gen5_n5_cnot5_j_o);
  n3055_o <= gen5_n5_cnot5_j_n3052 (1);
  n3056_o <= gen5_n5_cnot5_j_n3052 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3057_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3058_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3059_o <= n3057_o & n3058_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3060 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3059_o,
    o => gen5_n6_cnot5_j_o);
  n3063_o <= gen5_n6_cnot5_j_n3060 (1);
  n3064_o <= gen5_n6_cnot5_j_n3060 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3065_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3066_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3068 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3067_o,
    o => gen5_n7_cnot5_j_o);
  n3071_o <= gen5_n7_cnot5_j_n3068 (1);
  n3072_o <= gen5_n7_cnot5_j_n3068 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3073_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3074_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3075_o <= n3073_o & n3074_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3076 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3075_o,
    o => gen5_n8_cnot5_j_o);
  n3079_o <= gen5_n8_cnot5_j_n3076 (1);
  n3080_o <= gen5_n8_cnot5_j_n3076 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3081_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3082_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3083_o <= n3081_o & n3082_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3084 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3083_o,
    o => gen5_n9_cnot5_j_o);
  n3087_o <= gen5_n9_cnot5_j_n3084 (1);
  n3088_o <= gen5_n9_cnot5_j_n3084 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3089_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3090_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3092 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3091_o,
    o => gen5_n10_cnot5_j_o);
  n3095_o <= gen5_n10_cnot5_j_n3092 (1);
  n3096_o <= gen5_n10_cnot5_j_n3092 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3097_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3098_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3100 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3099_o,
    o => gen5_n11_cnot5_j_o);
  n3103_o <= gen5_n11_cnot5_j_n3100 (1);
  n3104_o <= gen5_n11_cnot5_j_n3100 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3105_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3106_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3107_o <= n3105_o & n3106_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3108 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3107_o,
    o => gen5_n12_cnot5_j_o);
  n3111_o <= gen5_n12_cnot5_j_n3108 (1);
  n3112_o <= gen5_n12_cnot5_j_n3108 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3113_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3114_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3115_o <= n3113_o & n3114_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3116 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3115_o,
    o => gen5_n13_cnot5_j_o);
  n3119_o <= gen5_n13_cnot5_j_n3116 (1);
  n3120_o <= gen5_n13_cnot5_j_n3116 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3121_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3122_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3124 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3123_o,
    o => gen5_n14_cnot5_j_o);
  n3127_o <= gen5_n14_cnot5_j_n3124 (1);
  n3128_o <= gen5_n14_cnot5_j_n3124 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3129_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3130_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3132 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3131_o,
    o => gen5_n15_cnot5_j_o);
  n3135_o <= gen5_n15_cnot5_j_n3132 (1);
  n3136_o <= gen5_n15_cnot5_j_n3132 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3137_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3138_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3139_o <= n3137_o & n3138_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3140 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3139_o,
    o => gen5_n16_cnot5_j_o);
  n3143_o <= gen5_n16_cnot5_j_n3140 (1);
  n3144_o <= gen5_n16_cnot5_j_n3140 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3145_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3146_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3147_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3148_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3149_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3150_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3152 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3151_o,
    o => gen6_n1_cnot1_j_o);
  n3155_o <= gen6_n1_cnot1_j_n3152 (1);
  n3156_o <= gen6_n1_cnot1_j_n3152 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3157_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3158_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3159_o <= n3157_o & n3158_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3160 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3159_o,
    o => gen6_n2_cnot1_j_o);
  n3163_o <= gen6_n2_cnot1_j_n3160 (1);
  n3164_o <= gen6_n2_cnot1_j_n3160 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3165_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3166_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3168 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3167_o,
    o => gen6_n3_cnot1_j_o);
  n3171_o <= gen6_n3_cnot1_j_n3168 (1);
  n3172_o <= gen6_n3_cnot1_j_n3168 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3173_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3174_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3176 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3175_o,
    o => gen6_n4_cnot1_j_o);
  n3179_o <= gen6_n4_cnot1_j_n3176 (1);
  n3180_o <= gen6_n4_cnot1_j_n3176 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3181_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3182_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3183_o <= n3181_o & n3182_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3184 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3183_o,
    o => gen6_n5_cnot1_j_o);
  n3187_o <= gen6_n5_cnot1_j_n3184 (1);
  n3188_o <= gen6_n5_cnot1_j_n3184 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3189_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3190_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3192 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3191_o,
    o => gen6_n6_cnot1_j_o);
  n3195_o <= gen6_n6_cnot1_j_n3192 (1);
  n3196_o <= gen6_n6_cnot1_j_n3192 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3197_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3198_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3200 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3199_o,
    o => gen6_n7_cnot1_j_o);
  n3203_o <= gen6_n7_cnot1_j_n3200 (1);
  n3204_o <= gen6_n7_cnot1_j_n3200 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3205_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3206_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3208 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3207_o,
    o => gen6_n8_cnot1_j_o);
  n3211_o <= gen6_n8_cnot1_j_n3208 (1);
  n3212_o <= gen6_n8_cnot1_j_n3208 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3213_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3214_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3215_o <= n3213_o & n3214_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3216 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3215_o,
    o => gen6_n9_cnot1_j_o);
  n3219_o <= gen6_n9_cnot1_j_n3216 (1);
  n3220_o <= gen6_n9_cnot1_j_n3216 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3221_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3222_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3223_o <= n3221_o & n3222_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3224 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3223_o,
    o => gen6_n10_cnot1_j_o);
  n3227_o <= gen6_n10_cnot1_j_n3224 (1);
  n3228_o <= gen6_n10_cnot1_j_n3224 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3229_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3230_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3232 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3231_o,
    o => gen6_n11_cnot1_j_o);
  n3235_o <= gen6_n11_cnot1_j_n3232 (1);
  n3236_o <= gen6_n11_cnot1_j_n3232 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3237_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3238_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3239_o <= n3237_o & n3238_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3240 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3239_o,
    o => gen6_n12_cnot1_j_o);
  n3243_o <= gen6_n12_cnot1_j_n3240 (1);
  n3244_o <= gen6_n12_cnot1_j_n3240 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3245_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3246_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3247_o <= n3245_o & n3246_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3248 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3247_o,
    o => gen6_n13_cnot1_j_o);
  n3251_o <= gen6_n13_cnot1_j_n3248 (1);
  n3252_o <= gen6_n13_cnot1_j_n3248 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3253_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3254_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3255_o <= n3253_o & n3254_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3256 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3255_o,
    o => gen6_n14_cnot1_j_o);
  n3259_o <= gen6_n14_cnot1_j_n3256 (1);
  n3260_o <= gen6_n14_cnot1_j_n3256 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3261_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3262_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3264 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3263_o,
    o => gen6_n15_cnot1_j_o);
  n3267_o <= gen6_n15_cnot1_j_n3264 (1);
  n3268_o <= gen6_n15_cnot1_j_n3264 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3269_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3270_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3271_o <= n3269_o & n3270_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3272 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3271_o,
    o => gen6_n16_cnot1_j_o);
  n3275_o <= gen6_n16_cnot1_j_n3272 (1);
  n3276_o <= gen6_n16_cnot1_j_n3272 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3277_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3278_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3279_o <= n3277_o & n3278_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3280 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3279_o,
    o => gen6_n17_cnot1_j_o);
  n3283_o <= gen6_n17_cnot1_j_n3280 (1);
  n3284_o <= gen6_n17_cnot1_j_n3280 (0);
  n3285_o <= n2495_o & n2487_o & n2479_o & n2471_o & n2463_o & n2455_o & n2447_o & n2439_o & n2431_o & n2423_o & n2415_o & n2407_o & n2399_o & n2391_o & n2383_o & n2375_o & n2367_o & n2497_o;
  n3286_o <= n2496_o & n2488_o & n2480_o & n2472_o & n2464_o & n2456_o & n2448_o & n2440_o & n2432_o & n2424_o & n2416_o & n2408_o & n2400_o & n2392_o & n2384_o & n2376_o & n2368_o & n2498_o;
  n3287_o <= n2500_o & n2507_o & n2515_o & n2523_o & n2531_o & n2539_o & n2547_o & n2555_o & n2563_o & n2571_o & n2579_o & n2587_o & n2595_o & n2603_o & n2611_o & n2619_o & n2627_o & n2499_o;
  n3288_o <= n2508_o & n2516_o & n2524_o & n2532_o & n2540_o & n2548_o & n2556_o & n2564_o & n2572_o & n2580_o & n2588_o & n2596_o & n2604_o & n2612_o & n2620_o & n2628_o & n2629_o;
  n3289_o <= n2817_o & n2806_o & n2795_o & n2784_o & n2773_o & n2762_o & n2751_o & n2740_o & n2729_o & n2718_o & n2707_o & n2696_o & n2685_o & n2674_o & n2663_o & n2652_o & n2641_o & n2630_o;
  n3290_o <= n2818_o & n2816_o & n2805_o & n2794_o & n2783_o & n2772_o & n2761_o & n2750_o & n2739_o & n2728_o & n2717_o & n2706_o & n2695_o & n2684_o & n2673_o & n2662_o & n2651_o & n2640_o;
  n3291_o <= n2819_o & n2815_o & n2804_o & n2793_o & n2782_o & n2771_o & n2760_o & n2749_o & n2738_o & n2727_o & n2716_o & n2705_o & n2694_o & n2683_o & n2672_o & n2661_o & n2650_o & n2639_o;
  n3292_o <= n2826_o & n2836_o & n2847_o & n2858_o & n2869_o & n2880_o & n2891_o & n2902_o & n2913_o & n2924_o & n2935_o & n2946_o & n2957_o & n2968_o & n2979_o & n2990_o & n3001_o & n3012_o;
  n3293_o <= n2838_o & n2849_o & n2860_o & n2871_o & n2882_o & n2893_o & n2904_o & n2915_o & n2926_o & n2937_o & n2948_o & n2959_o & n2970_o & n2981_o & n2992_o & n3003_o & n3014_o & n3015_o;
  n3294_o <= n2827_o & n2837_o & n2848_o & n2859_o & n2870_o & n2881_o & n2892_o & n2903_o & n2914_o & n2925_o & n2936_o & n2947_o & n2958_o & n2969_o & n2980_o & n2991_o & n3002_o & n3013_o;
  n3295_o <= n3144_o & n3136_o & n3128_o & n3120_o & n3112_o & n3104_o & n3096_o & n3088_o & n3080_o & n3072_o & n3064_o & n3056_o & n3048_o & n3040_o & n3032_o & n3024_o & n3016_o;
  n3296_o <= n3146_o & n3143_o & n3135_o & n3127_o & n3119_o & n3111_o & n3103_o & n3095_o & n3087_o & n3079_o & n3071_o & n3063_o & n3055_o & n3047_o & n3039_o & n3031_o & n3023_o & n3145_o;
  n3297_o <= n3283_o & n3275_o & n3267_o & n3259_o & n3251_o & n3243_o & n3235_o & n3227_o & n3219_o & n3211_o & n3203_o & n3195_o & n3187_o & n3179_o & n3171_o & n3163_o & n3155_o & n3147_o;
  n3298_o <= n3284_o & n3276_o & n3268_o & n3260_o & n3252_o & n3244_o & n3236_o & n3228_o & n3220_o & n3212_o & n3204_o & n3196_o & n3188_o & n3180_o & n3172_o & n3164_o & n3156_o & n3148_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2352_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (2 downto 0);
begin
  o <= n2358_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2352_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2353_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2354_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2355_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2356_o <= n2354_o and n2355_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2357_o <= n2353_o xor n2356_o;
  n2358_o <= n2352_o & n2357_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic_vector (1 downto 0);
begin
  o <= n2350_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2346_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2347_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2348_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2349_o <= n2347_o xor n2348_o;
  n2350_o <= n2346_o & n2349_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic_vector (16 downto 0);
begin
  o <= n2344_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2318_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2319_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2320_o <= not n2319_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2321_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2322_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2323_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2324_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2325_o <= not n2324_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2326_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2327_o <= not n2326_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2328_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2329_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2330_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2331_o <= not n2330_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2332_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2333_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2334_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2335_o <= not n2334_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2336_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2337_o <= not n2336_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2338_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2339_o <= not n2338_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2340_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2341_o <= not n2340_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2342_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2343_o <= not n2342_o;
  n2344_o <= n2318_o & n2320_o & n2321_o & n2322_o & n2323_o & n2325_o & n2327_o & n2328_o & n2329_o & n2331_o & n2332_o & n2333_o & n2335_o & n2337_o & n2339_o & n2341_o & n2343_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2189 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2197 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2205 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2213 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2221 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2229 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2237 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2245 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2253 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2261 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2269 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2277 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2285 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2293 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2301 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2309 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic_vector (15 downto 0);
  signal n2316_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2314_o;
  o <= n2315_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2316_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2186_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2187_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2189 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2188_o,
    o => gen1_n0_cnot0_o);
  n2192_o <= gen1_n0_cnot0_n2189 (1);
  n2193_o <= gen1_n0_cnot0_n2189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2194_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2195_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2197 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2196_o,
    o => gen1_n1_cnot0_o);
  n2200_o <= gen1_n1_cnot0_n2197 (1);
  n2201_o <= gen1_n1_cnot0_n2197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2202_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2203_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2205 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2204_o,
    o => gen1_n2_cnot0_o);
  n2208_o <= gen1_n2_cnot0_n2205 (1);
  n2209_o <= gen1_n2_cnot0_n2205 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2210_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2211_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2212_o <= n2210_o & n2211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2213 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2212_o,
    o => gen1_n3_cnot0_o);
  n2216_o <= gen1_n3_cnot0_n2213 (1);
  n2217_o <= gen1_n3_cnot0_n2213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2218_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2219_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2221 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2220_o,
    o => gen1_n4_cnot0_o);
  n2224_o <= gen1_n4_cnot0_n2221 (1);
  n2225_o <= gen1_n4_cnot0_n2221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2226_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2227_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2229 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2228_o,
    o => gen1_n5_cnot0_o);
  n2232_o <= gen1_n5_cnot0_n2229 (1);
  n2233_o <= gen1_n5_cnot0_n2229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2234_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2235_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2237 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2236_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2240_o <= gen1_n6_cnot0_n2237 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2241_o <= gen1_n6_cnot0_n2237 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2242_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2243_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2244_o <= n2242_o & n2243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2245 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2244_o,
    o => gen1_n7_cnot0_o);
  n2248_o <= gen1_n7_cnot0_n2245 (1);
  n2249_o <= gen1_n7_cnot0_n2245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2250_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2251_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2253 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2252_o,
    o => gen1_n8_cnot0_o);
  n2256_o <= gen1_n8_cnot0_n2253 (1);
  n2257_o <= gen1_n8_cnot0_n2253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2258_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2259_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2261 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2260_o,
    o => gen1_n9_cnot0_o);
  n2264_o <= gen1_n9_cnot0_n2261 (1);
  n2265_o <= gen1_n9_cnot0_n2261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2266_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2267_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2269 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2268_o,
    o => gen1_n10_cnot0_o);
  n2272_o <= gen1_n10_cnot0_n2269 (1);
  n2273_o <= gen1_n10_cnot0_n2269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2274_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2275_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2277 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2276_o,
    o => gen1_n11_cnot0_o);
  n2280_o <= gen1_n11_cnot0_n2277 (1);
  n2281_o <= gen1_n11_cnot0_n2277 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2282_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2283_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2284_o <= n2282_o & n2283_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2285 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2284_o,
    o => gen1_n12_cnot0_o);
  n2288_o <= gen1_n12_cnot0_n2285 (1);
  n2289_o <= gen1_n12_cnot0_n2285 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2290_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2291_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2292_o <= n2290_o & n2291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2293 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2292_o,
    o => gen1_n13_cnot0_o);
  n2296_o <= gen1_n13_cnot0_n2293 (1);
  n2297_o <= gen1_n13_cnot0_n2293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2298_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2299_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2301 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2300_o,
    o => gen1_n14_cnot0_o);
  n2304_o <= gen1_n14_cnot0_n2301 (1);
  n2305_o <= gen1_n14_cnot0_n2301 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2306_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2307_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2308_o <= n2306_o & n2307_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2309 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2308_o,
    o => gen1_n15_cnot0_o);
  n2312_o <= gen1_n15_cnot0_n2309 (1);
  n2313_o <= gen1_n15_cnot0_n2309 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2314_o <= ctrl_prop (16);
  n2315_o <= n2313_o & n2305_o & n2297_o & n2289_o & n2281_o & n2273_o & n2265_o & n2257_o & n2249_o & n2241_o & n2233_o & n2225_o & n2217_o & n2209_o & n2201_o & n2193_o;
  n2316_o <= n2312_o & n2304_o & n2296_o & n2288_o & n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & n2240_o & n2232_o & n2224_o & n2216_o & n2208_o & n2200_o & n2192_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2048 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2056 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2064 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2072 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2080 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2088 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2096 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2104 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2112 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2120 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2128 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2136 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2144 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2152 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2160 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2168 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2176 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic_vector (16 downto 0);
  signal n2183_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2181_o;
  o <= n2182_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2183_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2045_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2046_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2048 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2047_o,
    o => gen1_n0_cnot0_o);
  n2051_o <= gen1_n0_cnot0_n2048 (1);
  n2052_o <= gen1_n0_cnot0_n2048 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2053_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2054_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2056 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2055_o,
    o => gen1_n1_cnot0_o);
  n2059_o <= gen1_n1_cnot0_n2056 (1);
  n2060_o <= gen1_n1_cnot0_n2056 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2061_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2062_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2064 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2063_o,
    o => gen1_n2_cnot0_o);
  n2067_o <= gen1_n2_cnot0_n2064 (1);
  n2068_o <= gen1_n2_cnot0_n2064 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2069_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2070_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2071_o <= n2069_o & n2070_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2072 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2071_o,
    o => gen1_n3_cnot0_o);
  n2075_o <= gen1_n3_cnot0_n2072 (1);
  n2076_o <= gen1_n3_cnot0_n2072 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2077_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2078_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2079_o <= n2077_o & n2078_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2080 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2079_o,
    o => gen1_n4_cnot0_o);
  n2083_o <= gen1_n4_cnot0_n2080 (1);
  n2084_o <= gen1_n4_cnot0_n2080 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2085_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2086_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2088 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2087_o,
    o => gen1_n5_cnot0_o);
  n2091_o <= gen1_n5_cnot0_n2088 (1);
  n2092_o <= gen1_n5_cnot0_n2088 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2093_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2094_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2096 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2095_o,
    o => gen1_n6_cnot0_o);
  n2099_o <= gen1_n6_cnot0_n2096 (1);
  n2100_o <= gen1_n6_cnot0_n2096 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2101_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2102_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2104 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2103_o,
    o => gen1_n7_cnot0_o);
  n2107_o <= gen1_n7_cnot0_n2104 (1);
  n2108_o <= gen1_n7_cnot0_n2104 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2109_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2110_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2112 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2111_o,
    o => gen1_n8_cnot0_o);
  n2115_o <= gen1_n8_cnot0_n2112 (1);
  n2116_o <= gen1_n8_cnot0_n2112 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2117_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2118_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2120 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2119_o,
    o => gen1_n9_cnot0_o);
  n2123_o <= gen1_n9_cnot0_n2120 (1);
  n2124_o <= gen1_n9_cnot0_n2120 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2125_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2126_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2128 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2127_o,
    o => gen1_n10_cnot0_o);
  n2131_o <= gen1_n10_cnot0_n2128 (1);
  n2132_o <= gen1_n10_cnot0_n2128 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2133_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2134_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2135_o <= n2133_o & n2134_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2136 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2135_o,
    o => gen1_n11_cnot0_o);
  n2139_o <= gen1_n11_cnot0_n2136 (1);
  n2140_o <= gen1_n11_cnot0_n2136 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2141_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2142_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2144 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2143_o,
    o => gen1_n12_cnot0_o);
  n2147_o <= gen1_n12_cnot0_n2144 (1);
  n2148_o <= gen1_n12_cnot0_n2144 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2149_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2150_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2152 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2151_o,
    o => gen1_n13_cnot0_o);
  n2155_o <= gen1_n13_cnot0_n2152 (1);
  n2156_o <= gen1_n13_cnot0_n2152 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2157_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2158_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2159_o <= n2157_o & n2158_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2160 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2159_o,
    o => gen1_n14_cnot0_o);
  n2163_o <= gen1_n14_cnot0_n2160 (1);
  n2164_o <= gen1_n14_cnot0_n2160 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2165_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2166_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2168 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2167_o,
    o => gen1_n15_cnot0_o);
  n2171_o <= gen1_n15_cnot0_n2168 (1);
  n2172_o <= gen1_n15_cnot0_n2168 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2173_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2174_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2175_o <= n2173_o & n2174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2176 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2175_o,
    o => gen1_n16_cnot0_o);
  n2179_o <= gen1_n16_cnot0_n2176 (1);
  n2180_o <= gen1_n16_cnot0_n2176 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2181_o <= ctrl_prop (17);
  n2182_o <= n2180_o & n2172_o & n2164_o & n2156_o & n2148_o & n2140_o & n2132_o & n2124_o & n2116_o & n2108_o & n2100_o & n2092_o & n2084_o & n2076_o & n2068_o & n2060_o & n2052_o;
  n2183_o <= n2179_o & n2171_o & n2163_o & n2155_o & n2147_o & n2139_o & n2131_o & n2123_o & n2115_o & n2107_o & n2099_o & n2091_o & n2083_o & n2075_o & n2067_o & n2059_o & n2051_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1162 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1170 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1178 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1186 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1194 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1202 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1210 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1218 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1226 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1234 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1242 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1250 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1258 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1266 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1274 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1282 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1294 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1302 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1310 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1318 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1326 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1334 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1342 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1350 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1358 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1366 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1374 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1382 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1390 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1398 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1406 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (1 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (1 downto 0);
  signal n1416_o : std_logic;
  signal n1417_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1418 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1429 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1440 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1451 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1462 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1473 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1484 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1495 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (1 downto 0);
  signal n1504_o : std_logic;
  signal n1505_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1506 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1517 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1528 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (1 downto 0);
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1539 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic_vector (1 downto 0);
  signal n1548_o : std_logic;
  signal n1549_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1550 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1561 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (1 downto 0);
  signal n1570_o : std_logic;
  signal n1571_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1572 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (1 downto 0);
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1583 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1594 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n1604 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n1615 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1626 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1637 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1648 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1659 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1670 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1681 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1692 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1703 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1714 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1725 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (1 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1736 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1747 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1758 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1769 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1780 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1788 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1796 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1804 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1812 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1820 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1828 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1836 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n1844 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n1852 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n1860 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n1868 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n1876 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n1884 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n1892 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1904 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1912 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1920 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1928 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1936 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1944 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1952 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1960 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n1968 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n1976 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n1984 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n1992 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2000 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2008 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2016 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2024 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic_vector (16 downto 0);
  signal n2030_o : std_logic_vector (16 downto 0);
  signal n2031_o : std_logic_vector (16 downto 0);
  signal n2032_o : std_logic_vector (16 downto 0);
  signal n2033_o : std_logic_vector (16 downto 0);
  signal n2034_o : std_logic_vector (16 downto 0);
  signal n2035_o : std_logic_vector (16 downto 0);
  signal n2036_o : std_logic_vector (16 downto 0);
  signal n2037_o : std_logic_vector (16 downto 0);
  signal n2038_o : std_logic_vector (16 downto 0);
  signal n2039_o : std_logic_vector (16 downto 0);
  signal n2040_o : std_logic_vector (16 downto 0);
  signal n2041_o : std_logic_vector (16 downto 0);
  signal n2042_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2029_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2030_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2031_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2032_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2033_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2034_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2035_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2036_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2037_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2038_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2039_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2040_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2041_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2042_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1159_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1160_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1162 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1161_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1165_o <= gen1_n1_cnot1_j_n1162 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1166_o <= gen1_n1_cnot1_j_n1162 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1167_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1168_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1170 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1169_o,
    o => gen1_n2_cnot1_j_o);
  n1173_o <= gen1_n2_cnot1_j_n1170 (1);
  n1174_o <= gen1_n2_cnot1_j_n1170 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1175_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1176_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1177_o <= n1175_o & n1176_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1178 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1177_o,
    o => gen1_n3_cnot1_j_o);
  n1181_o <= gen1_n3_cnot1_j_n1178 (1);
  n1182_o <= gen1_n3_cnot1_j_n1178 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1183_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1184_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1186 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1185_o,
    o => gen1_n4_cnot1_j_o);
  n1189_o <= gen1_n4_cnot1_j_n1186 (1);
  n1190_o <= gen1_n4_cnot1_j_n1186 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1191_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1192_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1194 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1193_o,
    o => gen1_n5_cnot1_j_o);
  n1197_o <= gen1_n5_cnot1_j_n1194 (1);
  n1198_o <= gen1_n5_cnot1_j_n1194 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1199_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1200_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1202 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1201_o,
    o => gen1_n6_cnot1_j_o);
  n1205_o <= gen1_n6_cnot1_j_n1202 (1);
  n1206_o <= gen1_n6_cnot1_j_n1202 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1207_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1208_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1209_o <= n1207_o & n1208_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1210 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1209_o,
    o => gen1_n7_cnot1_j_o);
  n1213_o <= gen1_n7_cnot1_j_n1210 (1);
  n1214_o <= gen1_n7_cnot1_j_n1210 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1215_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1216_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1218 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1217_o,
    o => gen1_n8_cnot1_j_o);
  n1221_o <= gen1_n8_cnot1_j_n1218 (1);
  n1222_o <= gen1_n8_cnot1_j_n1218 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1223_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1224_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1226 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1225_o,
    o => gen1_n9_cnot1_j_o);
  n1229_o <= gen1_n9_cnot1_j_n1226 (1);
  n1230_o <= gen1_n9_cnot1_j_n1226 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1231_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1232_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1233_o <= n1231_o & n1232_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1234 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1233_o,
    o => gen1_n10_cnot1_j_o);
  n1237_o <= gen1_n10_cnot1_j_n1234 (1);
  n1238_o <= gen1_n10_cnot1_j_n1234 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1239_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1240_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1241_o <= n1239_o & n1240_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1242 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1241_o,
    o => gen1_n11_cnot1_j_o);
  n1245_o <= gen1_n11_cnot1_j_n1242 (1);
  n1246_o <= gen1_n11_cnot1_j_n1242 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1247_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1248_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1249_o <= n1247_o & n1248_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1250 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1249_o,
    o => gen1_n12_cnot1_j_o);
  n1253_o <= gen1_n12_cnot1_j_n1250 (1);
  n1254_o <= gen1_n12_cnot1_j_n1250 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1255_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1256_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1258 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1257_o,
    o => gen1_n13_cnot1_j_o);
  n1261_o <= gen1_n13_cnot1_j_n1258 (1);
  n1262_o <= gen1_n13_cnot1_j_n1258 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1263_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1264_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1265_o <= n1263_o & n1264_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1266 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1265_o,
    o => gen1_n14_cnot1_j_o);
  n1269_o <= gen1_n14_cnot1_j_n1266 (1);
  n1270_o <= gen1_n14_cnot1_j_n1266 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1271_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1272_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1273_o <= n1271_o & n1272_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1274 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1273_o,
    o => gen1_n15_cnot1_j_o);
  n1277_o <= gen1_n15_cnot1_j_n1274 (1);
  n1278_o <= gen1_n15_cnot1_j_n1274 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1279_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1280_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1282 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1281_o,
    o => gen1_n16_cnot1_j_o);
  n1285_o <= gen1_n16_cnot1_j_n1282 (1);
  n1286_o <= gen1_n16_cnot1_j_n1282 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1287_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1288_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1289_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1290_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1291_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1292_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1293_o <= n1291_o & n1292_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1294 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1293_o,
    o => gen2_n16_cnot2_j_o);
  n1297_o <= gen2_n16_cnot2_j_n1294 (1);
  n1298_o <= gen2_n16_cnot2_j_n1294 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1299_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1300_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1302 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1301_o,
    o => gen2_n15_cnot2_j_o);
  n1305_o <= gen2_n15_cnot2_j_n1302 (1);
  n1306_o <= gen2_n15_cnot2_j_n1302 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1307_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1308_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1309_o <= n1307_o & n1308_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1310 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1309_o,
    o => gen2_n14_cnot2_j_o);
  n1313_o <= gen2_n14_cnot2_j_n1310 (1);
  n1314_o <= gen2_n14_cnot2_j_n1310 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1315_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1316_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1317_o <= n1315_o & n1316_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1318 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1317_o,
    o => gen2_n13_cnot2_j_o);
  n1321_o <= gen2_n13_cnot2_j_n1318 (1);
  n1322_o <= gen2_n13_cnot2_j_n1318 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1323_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1324_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1325_o <= n1323_o & n1324_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1326 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1325_o,
    o => gen2_n12_cnot2_j_o);
  n1329_o <= gen2_n12_cnot2_j_n1326 (1);
  n1330_o <= gen2_n12_cnot2_j_n1326 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1331_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1332_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1334 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1333_o,
    o => gen2_n11_cnot2_j_o);
  n1337_o <= gen2_n11_cnot2_j_n1334 (1);
  n1338_o <= gen2_n11_cnot2_j_n1334 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1339_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1340_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1341_o <= n1339_o & n1340_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1342 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1341_o,
    o => gen2_n10_cnot2_j_o);
  n1345_o <= gen2_n10_cnot2_j_n1342 (1);
  n1346_o <= gen2_n10_cnot2_j_n1342 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1347_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1348_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1349_o <= n1347_o & n1348_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1350 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1349_o,
    o => gen2_n9_cnot2_j_o);
  n1353_o <= gen2_n9_cnot2_j_n1350 (1);
  n1354_o <= gen2_n9_cnot2_j_n1350 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1355_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1356_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1357_o <= n1355_o & n1356_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1358 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1357_o,
    o => gen2_n8_cnot2_j_o);
  n1361_o <= gen2_n8_cnot2_j_n1358 (1);
  n1362_o <= gen2_n8_cnot2_j_n1358 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1363_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1364_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1365_o <= n1363_o & n1364_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1366 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1365_o,
    o => gen2_n7_cnot2_j_o);
  n1369_o <= gen2_n7_cnot2_j_n1366 (1);
  n1370_o <= gen2_n7_cnot2_j_n1366 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1371_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1372_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1373_o <= n1371_o & n1372_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1374 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1373_o,
    o => gen2_n6_cnot2_j_o);
  n1377_o <= gen2_n6_cnot2_j_n1374 (1);
  n1378_o <= gen2_n6_cnot2_j_n1374 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1379_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1380_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1382 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1381_o,
    o => gen2_n5_cnot2_j_o);
  n1385_o <= gen2_n5_cnot2_j_n1382 (1);
  n1386_o <= gen2_n5_cnot2_j_n1382 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1387_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1388_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1390 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1389_o,
    o => gen2_n4_cnot2_j_o);
  n1393_o <= gen2_n4_cnot2_j_n1390 (1);
  n1394_o <= gen2_n4_cnot2_j_n1390 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1395_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1396_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1398 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1397_o,
    o => gen2_n3_cnot2_j_o);
  n1401_o <= gen2_n3_cnot2_j_n1398 (1);
  n1402_o <= gen2_n3_cnot2_j_n1398 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1403_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1404_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1405_o <= n1403_o & n1404_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1406 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1405_o,
    o => gen2_n2_cnot2_j_o);
  n1409_o <= gen2_n2_cnot2_j_n1406 (1);
  n1410_o <= gen2_n2_cnot2_j_n1406 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1411_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1412_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1413_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1414_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1416_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1417_o <= n1415_o & n1416_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1418 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1417_o,
    o => gen3_n1_ccnot3_j_o);
  n1421_o <= gen3_n1_ccnot3_j_n1418 (2);
  n1422_o <= gen3_n1_ccnot3_j_n1418 (1);
  n1423_o <= gen3_n1_ccnot3_j_n1418 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1424_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1425_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1427_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1428_o <= n1426_o & n1427_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1429 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1428_o,
    o => gen3_n2_ccnot3_j_o);
  n1432_o <= gen3_n2_ccnot3_j_n1429 (2);
  n1433_o <= gen3_n2_ccnot3_j_n1429 (1);
  n1434_o <= gen3_n2_ccnot3_j_n1429 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1435_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1436_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1438_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1439_o <= n1437_o & n1438_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1440 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1439_o,
    o => gen3_n3_ccnot3_j_o);
  n1443_o <= gen3_n3_ccnot3_j_n1440 (2);
  n1444_o <= gen3_n3_ccnot3_j_n1440 (1);
  n1445_o <= gen3_n3_ccnot3_j_n1440 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1446_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1447_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1449_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1451 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1450_o,
    o => gen3_n4_ccnot3_j_o);
  n1454_o <= gen3_n4_ccnot3_j_n1451 (2);
  n1455_o <= gen3_n4_ccnot3_j_n1451 (1);
  n1456_o <= gen3_n4_ccnot3_j_n1451 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1457_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1458_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1460_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1461_o <= n1459_o & n1460_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1462 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1461_o,
    o => gen3_n5_ccnot3_j_o);
  n1465_o <= gen3_n5_ccnot3_j_n1462 (2);
  n1466_o <= gen3_n5_ccnot3_j_n1462 (1);
  n1467_o <= gen3_n5_ccnot3_j_n1462 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1468_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1469_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1471_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1473 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1472_o,
    o => gen3_n6_ccnot3_j_o);
  n1476_o <= gen3_n6_ccnot3_j_n1473 (2);
  n1477_o <= gen3_n6_ccnot3_j_n1473 (1);
  n1478_o <= gen3_n6_ccnot3_j_n1473 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1479_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1480_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1482_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1484 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1483_o,
    o => gen3_n7_ccnot3_j_o);
  n1487_o <= gen3_n7_ccnot3_j_n1484 (2);
  n1488_o <= gen3_n7_ccnot3_j_n1484 (1);
  n1489_o <= gen3_n7_ccnot3_j_n1484 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1490_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1491_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1493_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1495 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1494_o,
    o => gen3_n8_ccnot3_j_o);
  n1498_o <= gen3_n8_ccnot3_j_n1495 (2);
  n1499_o <= gen3_n8_ccnot3_j_n1495 (1);
  n1500_o <= gen3_n8_ccnot3_j_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1501_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1502_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1504_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1506 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1505_o,
    o => gen3_n9_ccnot3_j_o);
  n1509_o <= gen3_n9_ccnot3_j_n1506 (2);
  n1510_o <= gen3_n9_ccnot3_j_n1506 (1);
  n1511_o <= gen3_n9_ccnot3_j_n1506 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1512_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1513_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1515_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1517 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1516_o,
    o => gen3_n10_ccnot3_j_o);
  n1520_o <= gen3_n10_ccnot3_j_n1517 (2);
  n1521_o <= gen3_n10_ccnot3_j_n1517 (1);
  n1522_o <= gen3_n10_ccnot3_j_n1517 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1523_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1524_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1525_o <= n1523_o & n1524_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1526_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1527_o <= n1525_o & n1526_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1528 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1527_o,
    o => gen3_n11_ccnot3_j_o);
  n1531_o <= gen3_n11_ccnot3_j_n1528 (2);
  n1532_o <= gen3_n11_ccnot3_j_n1528 (1);
  n1533_o <= gen3_n11_ccnot3_j_n1528 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1534_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1535_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1537_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1539 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1538_o,
    o => gen3_n12_ccnot3_j_o);
  n1542_o <= gen3_n12_ccnot3_j_n1539 (2);
  n1543_o <= gen3_n12_ccnot3_j_n1539 (1);
  n1544_o <= gen3_n12_ccnot3_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1545_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1546_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1547_o <= n1545_o & n1546_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1548_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1549_o <= n1547_o & n1548_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1550 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1549_o,
    o => gen3_n13_ccnot3_j_o);
  n1553_o <= gen3_n13_ccnot3_j_n1550 (2);
  n1554_o <= gen3_n13_ccnot3_j_n1550 (1);
  n1555_o <= gen3_n13_ccnot3_j_n1550 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1556_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1557_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1559_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1561 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1560_o,
    o => gen3_n14_ccnot3_j_o);
  n1564_o <= gen3_n14_ccnot3_j_n1561 (2);
  n1565_o <= gen3_n14_ccnot3_j_n1561 (1);
  n1566_o <= gen3_n14_ccnot3_j_n1561 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1567_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1568_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1570_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1571_o <= n1569_o & n1570_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1572 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1571_o,
    o => gen3_n15_ccnot3_j_o);
  n1575_o <= gen3_n15_ccnot3_j_n1572 (2);
  n1576_o <= gen3_n15_ccnot3_j_n1572 (1);
  n1577_o <= gen3_n15_ccnot3_j_n1572 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1578_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1579_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1581_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1583 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1582_o,
    o => gen3_n16_ccnot3_j_o);
  n1586_o <= gen3_n16_ccnot3_j_n1583 (2);
  n1587_o <= gen3_n16_ccnot3_j_n1583 (1);
  n1588_o <= gen3_n16_ccnot3_j_n1583 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1589_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1590_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1591_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1592_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1593_o <= n1591_o & n1592_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1594 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1593_o,
    o => cnot_4_o);
  n1597_o <= cnot_4_n1594 (1);
  n1598_o <= cnot_4_n1594 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1599_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1600_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1602_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1603_o <= n1601_o & n1602_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n1604 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n1603_o,
    o => gen4_n15_peres4_j_o);
  n1607_o <= gen4_n15_peres4_j_n1604 (2);
  n1608_o <= gen4_n15_peres4_j_n1604 (1);
  n1609_o <= gen4_n15_peres4_j_n1604 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1610_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1611_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1613_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n1615 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n1614_o,
    o => gen4_n14_peres4_j_o);
  n1618_o <= gen4_n14_peres4_j_n1615 (2);
  n1619_o <= gen4_n14_peres4_j_n1615 (1);
  n1620_o <= gen4_n14_peres4_j_n1615 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1621_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1622_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1624_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1626 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1625_o,
    o => gen4_n13_peres4_j_o);
  n1629_o <= gen4_n13_peres4_j_n1626 (2);
  n1630_o <= gen4_n13_peres4_j_n1626 (1);
  n1631_o <= gen4_n13_peres4_j_n1626 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1632_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1633_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1635_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1637 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1636_o,
    o => gen4_n12_peres4_j_o);
  n1640_o <= gen4_n12_peres4_j_n1637 (2);
  n1641_o <= gen4_n12_peres4_j_n1637 (1);
  n1642_o <= gen4_n12_peres4_j_n1637 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1643_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1644_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1646_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1648 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1647_o,
    o => gen4_n11_peres4_j_o);
  n1651_o <= gen4_n11_peres4_j_n1648 (2);
  n1652_o <= gen4_n11_peres4_j_n1648 (1);
  n1653_o <= gen4_n11_peres4_j_n1648 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1654_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1655_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1657_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1659 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1658_o,
    o => gen4_n10_peres4_j_o);
  n1662_o <= gen4_n10_peres4_j_n1659 (2);
  n1663_o <= gen4_n10_peres4_j_n1659 (1);
  n1664_o <= gen4_n10_peres4_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1665_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1666_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1668_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1669_o <= n1667_o & n1668_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1670 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1669_o,
    o => gen4_n9_peres4_j_o);
  n1673_o <= gen4_n9_peres4_j_n1670 (2);
  n1674_o <= gen4_n9_peres4_j_n1670 (1);
  n1675_o <= gen4_n9_peres4_j_n1670 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1676_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1677_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1679_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1681 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1680_o,
    o => gen4_n8_peres4_j_o);
  n1684_o <= gen4_n8_peres4_j_n1681 (2);
  n1685_o <= gen4_n8_peres4_j_n1681 (1);
  n1686_o <= gen4_n8_peres4_j_n1681 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1687_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1688_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1690_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1692 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1691_o,
    o => gen4_n7_peres4_j_o);
  n1695_o <= gen4_n7_peres4_j_n1692 (2);
  n1696_o <= gen4_n7_peres4_j_n1692 (1);
  n1697_o <= gen4_n7_peres4_j_n1692 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1698_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1699_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1701_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1703 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1702_o,
    o => gen4_n6_peres4_j_o);
  n1706_o <= gen4_n6_peres4_j_n1703 (2);
  n1707_o <= gen4_n6_peres4_j_n1703 (1);
  n1708_o <= gen4_n6_peres4_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1709_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1710_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1712_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1714 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1713_o,
    o => gen4_n5_peres4_j_o);
  n1717_o <= gen4_n5_peres4_j_n1714 (2);
  n1718_o <= gen4_n5_peres4_j_n1714 (1);
  n1719_o <= gen4_n5_peres4_j_n1714 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1720_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1721_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1722_o <= n1720_o & n1721_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1723_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1725 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1724_o,
    o => gen4_n4_peres4_j_o);
  n1728_o <= gen4_n4_peres4_j_n1725 (2);
  n1729_o <= gen4_n4_peres4_j_n1725 (1);
  n1730_o <= gen4_n4_peres4_j_n1725 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1731_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1732_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1734_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1736 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1735_o,
    o => gen4_n3_peres4_j_o);
  n1739_o <= gen4_n3_peres4_j_n1736 (2);
  n1740_o <= gen4_n3_peres4_j_n1736 (1);
  n1741_o <= gen4_n3_peres4_j_n1736 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1742_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1743_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1745_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1746_o <= n1744_o & n1745_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1747 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1746_o,
    o => gen4_n2_peres4_j_o);
  n1750_o <= gen4_n2_peres4_j_n1747 (2);
  n1751_o <= gen4_n2_peres4_j_n1747 (1);
  n1752_o <= gen4_n2_peres4_j_n1747 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1753_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1754_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1756_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1758 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1757_o,
    o => gen4_n1_peres4_j_o);
  n1761_o <= gen4_n1_peres4_j_n1758 (2);
  n1762_o <= gen4_n1_peres4_j_n1758 (1);
  n1763_o <= gen4_n1_peres4_j_n1758 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1764_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1765_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1766_o <= n1764_o & n1765_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1767_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1768_o <= n1766_o & n1767_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1769 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1768_o,
    o => gen4_n0_peres4_j_o);
  n1772_o <= gen4_n0_peres4_j_n1769 (2);
  n1773_o <= gen4_n0_peres4_j_n1769 (1);
  n1774_o <= gen4_n0_peres4_j_n1769 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1775_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1776_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1777_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1778_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1780 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1779_o,
    o => gen5_n1_cnot5_j_o);
  n1783_o <= gen5_n1_cnot5_j_n1780 (1);
  n1784_o <= gen5_n1_cnot5_j_n1780 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1785_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1786_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1788 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1787_o,
    o => gen5_n2_cnot5_j_o);
  n1791_o <= gen5_n2_cnot5_j_n1788 (1);
  n1792_o <= gen5_n2_cnot5_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1793_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1794_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1796 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1795_o,
    o => gen5_n3_cnot5_j_o);
  n1799_o <= gen5_n3_cnot5_j_n1796 (1);
  n1800_o <= gen5_n3_cnot5_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1801_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1802_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1804 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1803_o,
    o => gen5_n4_cnot5_j_o);
  n1807_o <= gen5_n4_cnot5_j_n1804 (1);
  n1808_o <= gen5_n4_cnot5_j_n1804 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1809_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1810_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1812 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1811_o,
    o => gen5_n5_cnot5_j_o);
  n1815_o <= gen5_n5_cnot5_j_n1812 (1);
  n1816_o <= gen5_n5_cnot5_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1817_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1818_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1820 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1819_o,
    o => gen5_n6_cnot5_j_o);
  n1823_o <= gen5_n6_cnot5_j_n1820 (1);
  n1824_o <= gen5_n6_cnot5_j_n1820 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1825_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1826_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1828 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1827_o,
    o => gen5_n7_cnot5_j_o);
  n1831_o <= gen5_n7_cnot5_j_n1828 (1);
  n1832_o <= gen5_n7_cnot5_j_n1828 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1833_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1834_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1836 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1835_o,
    o => gen5_n8_cnot5_j_o);
  n1839_o <= gen5_n8_cnot5_j_n1836 (1);
  n1840_o <= gen5_n8_cnot5_j_n1836 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1841_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1842_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n1844 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n1843_o,
    o => gen5_n9_cnot5_j_o);
  n1847_o <= gen5_n9_cnot5_j_n1844 (1);
  n1848_o <= gen5_n9_cnot5_j_n1844 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1849_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1850_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1851_o <= n1849_o & n1850_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n1852 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n1851_o,
    o => gen5_n10_cnot5_j_o);
  n1855_o <= gen5_n10_cnot5_j_n1852 (1);
  n1856_o <= gen5_n10_cnot5_j_n1852 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1857_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1858_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1859_o <= n1857_o & n1858_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n1860 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n1859_o,
    o => gen5_n11_cnot5_j_o);
  n1863_o <= gen5_n11_cnot5_j_n1860 (1);
  n1864_o <= gen5_n11_cnot5_j_n1860 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1865_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1866_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n1868 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n1867_o,
    o => gen5_n12_cnot5_j_o);
  n1871_o <= gen5_n12_cnot5_j_n1868 (1);
  n1872_o <= gen5_n12_cnot5_j_n1868 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1873_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1874_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n1876 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n1875_o,
    o => gen5_n13_cnot5_j_o);
  n1879_o <= gen5_n13_cnot5_j_n1876 (1);
  n1880_o <= gen5_n13_cnot5_j_n1876 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1881_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1882_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1883_o <= n1881_o & n1882_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n1884 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n1883_o,
    o => gen5_n14_cnot5_j_o);
  n1887_o <= gen5_n14_cnot5_j_n1884 (1);
  n1888_o <= gen5_n14_cnot5_j_n1884 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1889_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1890_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1891_o <= n1889_o & n1890_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n1892 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n1891_o,
    o => gen5_n15_cnot5_j_o);
  n1895_o <= gen5_n15_cnot5_j_n1892 (1);
  n1896_o <= gen5_n15_cnot5_j_n1892 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1897_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1898_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1899_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1900_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1901_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1902_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1903_o <= n1901_o & n1902_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1904 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1903_o,
    o => gen6_n1_cnot1_j_o);
  n1907_o <= gen6_n1_cnot1_j_n1904 (1);
  n1908_o <= gen6_n1_cnot1_j_n1904 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1909_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1910_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1912 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1911_o,
    o => gen6_n2_cnot1_j_o);
  n1915_o <= gen6_n2_cnot1_j_n1912 (1);
  n1916_o <= gen6_n2_cnot1_j_n1912 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1917_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1918_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1919_o <= n1917_o & n1918_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1920 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1919_o,
    o => gen6_n3_cnot1_j_o);
  n1923_o <= gen6_n3_cnot1_j_n1920 (1);
  n1924_o <= gen6_n3_cnot1_j_n1920 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1925_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1926_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1927_o <= n1925_o & n1926_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1928 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1927_o,
    o => gen6_n4_cnot1_j_o);
  n1931_o <= gen6_n4_cnot1_j_n1928 (1);
  n1932_o <= gen6_n4_cnot1_j_n1928 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1933_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1934_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1936 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1935_o,
    o => gen6_n5_cnot1_j_o);
  n1939_o <= gen6_n5_cnot1_j_n1936 (1);
  n1940_o <= gen6_n5_cnot1_j_n1936 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1941_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1942_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1944 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1943_o,
    o => gen6_n6_cnot1_j_o);
  n1947_o <= gen6_n6_cnot1_j_n1944 (1);
  n1948_o <= gen6_n6_cnot1_j_n1944 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1949_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1950_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1952 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1951_o,
    o => gen6_n7_cnot1_j_o);
  n1955_o <= gen6_n7_cnot1_j_n1952 (1);
  n1956_o <= gen6_n7_cnot1_j_n1952 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1957_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1958_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1960 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1959_o,
    o => gen6_n8_cnot1_j_o);
  n1963_o <= gen6_n8_cnot1_j_n1960 (1);
  n1964_o <= gen6_n8_cnot1_j_n1960 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1965_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1966_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1967_o <= n1965_o & n1966_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n1968 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n1967_o,
    o => gen6_n9_cnot1_j_o);
  n1971_o <= gen6_n9_cnot1_j_n1968 (1);
  n1972_o <= gen6_n9_cnot1_j_n1968 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1973_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1974_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n1976 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n1975_o,
    o => gen6_n10_cnot1_j_o);
  n1979_o <= gen6_n10_cnot1_j_n1976 (1);
  n1980_o <= gen6_n10_cnot1_j_n1976 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1981_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1982_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1983_o <= n1981_o & n1982_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n1984 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n1983_o,
    o => gen6_n11_cnot1_j_o);
  n1987_o <= gen6_n11_cnot1_j_n1984 (1);
  n1988_o <= gen6_n11_cnot1_j_n1984 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1989_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1990_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1991_o <= n1989_o & n1990_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n1992 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n1991_o,
    o => gen6_n12_cnot1_j_o);
  n1995_o <= gen6_n12_cnot1_j_n1992 (1);
  n1996_o <= gen6_n12_cnot1_j_n1992 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1997_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1998_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1999_o <= n1997_o & n1998_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2000 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n1999_o,
    o => gen6_n13_cnot1_j_o);
  n2003_o <= gen6_n13_cnot1_j_n2000 (1);
  n2004_o <= gen6_n13_cnot1_j_n2000 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2005_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2006_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2008 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2007_o,
    o => gen6_n14_cnot1_j_o);
  n2011_o <= gen6_n14_cnot1_j_n2008 (1);
  n2012_o <= gen6_n14_cnot1_j_n2008 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2013_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2014_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2016 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2015_o,
    o => gen6_n15_cnot1_j_o);
  n2019_o <= gen6_n15_cnot1_j_n2016 (1);
  n2020_o <= gen6_n15_cnot1_j_n2016 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2021_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2022_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2024 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2023_o,
    o => gen6_n16_cnot1_j_o);
  n2027_o <= gen6_n16_cnot1_j_n2024 (1);
  n2028_o <= gen6_n16_cnot1_j_n2024 (0);
  n2029_o <= n1285_o & n1277_o & n1269_o & n1261_o & n1253_o & n1245_o & n1237_o & n1229_o & n1221_o & n1213_o & n1205_o & n1197_o & n1189_o & n1181_o & n1173_o & n1165_o & n1287_o;
  n2030_o <= n1286_o & n1278_o & n1270_o & n1262_o & n1254_o & n1246_o & n1238_o & n1230_o & n1222_o & n1214_o & n1206_o & n1198_o & n1190_o & n1182_o & n1174_o & n1166_o & n1288_o;
  n2031_o <= n1290_o & n1297_o & n1305_o & n1313_o & n1321_o & n1329_o & n1337_o & n1345_o & n1353_o & n1361_o & n1369_o & n1377_o & n1385_o & n1393_o & n1401_o & n1409_o & n1289_o;
  n2032_o <= n1298_o & n1306_o & n1314_o & n1322_o & n1330_o & n1338_o & n1346_o & n1354_o & n1362_o & n1370_o & n1378_o & n1386_o & n1394_o & n1402_o & n1410_o & n1411_o;
  n2033_o <= n1588_o & n1577_o & n1566_o & n1555_o & n1544_o & n1533_o & n1522_o & n1511_o & n1500_o & n1489_o & n1478_o & n1467_o & n1456_o & n1445_o & n1434_o & n1423_o & n1412_o;
  n2034_o <= n1589_o & n1587_o & n1576_o & n1565_o & n1554_o & n1543_o & n1532_o & n1521_o & n1510_o & n1499_o & n1488_o & n1477_o & n1466_o & n1455_o & n1444_o & n1433_o & n1422_o;
  n2035_o <= n1590_o & n1586_o & n1575_o & n1564_o & n1553_o & n1542_o & n1531_o & n1520_o & n1509_o & n1498_o & n1487_o & n1476_o & n1465_o & n1454_o & n1443_o & n1432_o & n1421_o;
  n2036_o <= n1597_o & n1607_o & n1618_o & n1629_o & n1640_o & n1651_o & n1662_o & n1673_o & n1684_o & n1695_o & n1706_o & n1717_o & n1728_o & n1739_o & n1750_o & n1761_o & n1772_o;
  n2037_o <= n1609_o & n1620_o & n1631_o & n1642_o & n1653_o & n1664_o & n1675_o & n1686_o & n1697_o & n1708_o & n1719_o & n1730_o & n1741_o & n1752_o & n1763_o & n1774_o & n1775_o;
  n2038_o <= n1598_o & n1608_o & n1619_o & n1630_o & n1641_o & n1652_o & n1663_o & n1674_o & n1685_o & n1696_o & n1707_o & n1718_o & n1729_o & n1740_o & n1751_o & n1762_o & n1773_o;
  n2039_o <= n1896_o & n1888_o & n1880_o & n1872_o & n1864_o & n1856_o & n1848_o & n1840_o & n1832_o & n1824_o & n1816_o & n1808_o & n1800_o & n1792_o & n1784_o & n1776_o;
  n2040_o <= n1898_o & n1895_o & n1887_o & n1879_o & n1871_o & n1863_o & n1855_o & n1847_o & n1839_o & n1831_o & n1823_o & n1815_o & n1807_o & n1799_o & n1791_o & n1783_o & n1897_o;
  n2041_o <= n2027_o & n2019_o & n2011_o & n2003_o & n1995_o & n1987_o & n1979_o & n1971_o & n1963_o & n1955_o & n1947_o & n1939_o & n1931_o & n1923_o & n1915_o & n1907_o & n1899_o;
  n2042_o <= n2028_o & n2020_o & n2012_o & n2004_o & n1996_o & n1988_o & n1980_o & n1972_o & n1964_o & n1956_o & n1948_o & n1940_o & n1932_o & n1924_o & n1916_o & n1908_o & n1900_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1148_o : std_logic;
  signal n1149_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1150 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1155_o;
  o <= n1154_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1156_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1148_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1149_o <= n1148_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1150 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1149_o,
    o => gen1_n0_cnot0_o);
  n1153_o <= gen1_n0_cnot0_n1150 (1);
  n1154_o <= gen1_n0_cnot0_n1150 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1155_o <= ctrl_prop (1);
  n1156_o <= n1153_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1002 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1010 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1018 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1026 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1034 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1042 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1050 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1058 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1066 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1074 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1082 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1090 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1098 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1106 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1114 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1122 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1130 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1138 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic_vector (17 downto 0);
  signal n1145_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1143_o;
  o <= n1144_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1145_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n999_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1000_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1001_o <= n999_o & n1000_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1002 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1001_o,
    o => gen1_n0_cnot0_o);
  n1005_o <= gen1_n0_cnot0_n1002 (1);
  n1006_o <= gen1_n0_cnot0_n1002 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1007_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1008_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1009_o <= n1007_o & n1008_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1010 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1009_o,
    o => gen1_n1_cnot0_o);
  n1013_o <= gen1_n1_cnot0_n1010 (1);
  n1014_o <= gen1_n1_cnot0_n1010 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1015_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1016_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1018 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1017_o,
    o => gen1_n2_cnot0_o);
  n1021_o <= gen1_n2_cnot0_n1018 (1);
  n1022_o <= gen1_n2_cnot0_n1018 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1023_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1024_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1026 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1025_o,
    o => gen1_n3_cnot0_o);
  n1029_o <= gen1_n3_cnot0_n1026 (1);
  n1030_o <= gen1_n3_cnot0_n1026 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1031_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1032_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1033_o <= n1031_o & n1032_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1034 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1033_o,
    o => gen1_n4_cnot0_o);
  n1037_o <= gen1_n4_cnot0_n1034 (1);
  n1038_o <= gen1_n4_cnot0_n1034 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1039_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1040_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1042 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1041_o,
    o => gen1_n5_cnot0_o);
  n1045_o <= gen1_n5_cnot0_n1042 (1);
  n1046_o <= gen1_n5_cnot0_n1042 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1047_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1048_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1049_o <= n1047_o & n1048_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1050 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1049_o,
    o => gen1_n6_cnot0_o);
  n1053_o <= gen1_n6_cnot0_n1050 (1);
  n1054_o <= gen1_n6_cnot0_n1050 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1055_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1056_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1057_o <= n1055_o & n1056_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1058 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1057_o,
    o => gen1_n7_cnot0_o);
  n1061_o <= gen1_n7_cnot0_n1058 (1);
  n1062_o <= gen1_n7_cnot0_n1058 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1063_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1064_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1065_o <= n1063_o & n1064_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1066 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1065_o,
    o => gen1_n8_cnot0_o);
  n1069_o <= gen1_n8_cnot0_n1066 (1);
  n1070_o <= gen1_n8_cnot0_n1066 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1071_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1072_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1074 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1073_o,
    o => gen1_n9_cnot0_o);
  n1077_o <= gen1_n9_cnot0_n1074 (1);
  n1078_o <= gen1_n9_cnot0_n1074 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1079_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1080_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1081_o <= n1079_o & n1080_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1082 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1081_o,
    o => gen1_n10_cnot0_o);
  n1085_o <= gen1_n10_cnot0_n1082 (1);
  n1086_o <= gen1_n10_cnot0_n1082 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1087_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1088_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1089_o <= n1087_o & n1088_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1090 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1089_o,
    o => gen1_n11_cnot0_o);
  n1093_o <= gen1_n11_cnot0_n1090 (1);
  n1094_o <= gen1_n11_cnot0_n1090 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1095_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1096_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1097_o <= n1095_o & n1096_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1098 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1097_o,
    o => gen1_n12_cnot0_o);
  n1101_o <= gen1_n12_cnot0_n1098 (1);
  n1102_o <= gen1_n12_cnot0_n1098 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1103_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1104_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1105_o <= n1103_o & n1104_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1106 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1105_o,
    o => gen1_n13_cnot0_o);
  n1109_o <= gen1_n13_cnot0_n1106 (1);
  n1110_o <= gen1_n13_cnot0_n1106 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1111_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1112_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1114 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1113_o,
    o => gen1_n14_cnot0_o);
  n1117_o <= gen1_n14_cnot0_n1114 (1);
  n1118_o <= gen1_n14_cnot0_n1114 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1119_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1120_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1121_o <= n1119_o & n1120_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1122 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1121_o,
    o => gen1_n15_cnot0_o);
  n1125_o <= gen1_n15_cnot0_n1122 (1);
  n1126_o <= gen1_n15_cnot0_n1122 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1127_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1128_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1130 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1129_o,
    o => gen1_n16_cnot0_o);
  n1133_o <= gen1_n16_cnot0_n1130 (1);
  n1134_o <= gen1_n16_cnot0_n1130 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1135_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1136_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1138 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1137_o,
    o => gen1_n17_cnot0_o);
  n1141_o <= gen1_n17_cnot0_n1138 (1);
  n1142_o <= gen1_n17_cnot0_n1138 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1143_o <= ctrl_prop (18);
  n1144_o <= n1142_o & n1134_o & n1126_o & n1118_o & n1110_o & n1102_o & n1094_o & n1086_o & n1078_o & n1070_o & n1062_o & n1054_o & n1046_o & n1038_o & n1030_o & n1022_o & n1014_o & n1006_o;
  n1145_o <= n1141_o & n1133_o & n1125_o & n1117_o & n1109_o & n1101_o & n1093_o & n1085_o & n1077_o & n1069_o & n1061_o & n1053_o & n1045_o & n1037_o & n1029_o & n1021_o & n1013_o & n1005_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n985 : std_logic;
  signal cnotr_n986 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n991 : std_logic_vector (17 downto 0);
  signal add_n992 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n985;
  a_out <= add_n991;
  s <= add_n992;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n986; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n985 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n986 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n991 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n992 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic_vector (1 downto 0);
  signal cnota_n187 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n190_o : std_logic;
  signal n191_o : std_logic;
  signal n192_o : std_logic;
  signal n193_o : std_logic_vector (1 downto 0);
  signal cnotb_n194 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal n199_o : std_logic_vector (1 downto 0);
  signal n200_o : std_logic;
  signal n201_o : std_logic_vector (2 downto 0);
  signal ccnotc_n202 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n205_o : std_logic;
  signal n206_o : std_logic;
  signal n207_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic_vector (1 downto 0);
  signal n211_o : std_logic;
  signal n212_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n213 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n223 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic_vector (1 downto 0);
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n235 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n245 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n252_o : std_logic;
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (1 downto 0);
  signal n255_o : std_logic;
  signal n256_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n257 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n260_o : std_logic;
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n267 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (1 downto 0);
  signal n277_o : std_logic;
  signal n278_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n279 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n289 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n292_o : std_logic;
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic_vector (1 downto 0);
  signal n299_o : std_logic;
  signal n300_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n301 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n311 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic_vector (1 downto 0);
  signal n321_o : std_logic;
  signal n322_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n323 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n333 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n340_o : std_logic;
  signal n341_o : std_logic;
  signal n342_o : std_logic_vector (1 downto 0);
  signal n343_o : std_logic;
  signal n344_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n345 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n355 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic;
  signal n364_o : std_logic_vector (1 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n367 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n377 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (1 downto 0);
  signal n387_o : std_logic;
  signal n388_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n389 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n399 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic_vector (1 downto 0);
  signal n409_o : std_logic;
  signal n410_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n411 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic;
  signal n420_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n421 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n428_o : std_logic;
  signal n429_o : std_logic;
  signal n430_o : std_logic_vector (1 downto 0);
  signal n431_o : std_logic;
  signal n432_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n433 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n443 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic_vector (1 downto 0);
  signal n453_o : std_logic;
  signal n454_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n455 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n465 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic_vector (1 downto 0);
  signal n475_o : std_logic;
  signal n476_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n477 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n487 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (1 downto 0);
  signal n497_o : std_logic;
  signal n498_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n499 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n509 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic_vector (1 downto 0);
  signal n519_o : std_logic;
  signal n520_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n521 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic;
  signal n530_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n531 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic;
  signal n539_o : std_logic;
  signal n540_o : std_logic_vector (1 downto 0);
  signal n541_o : std_logic;
  signal n542_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n543 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal n549_o : std_logic;
  signal n550_o : std_logic;
  signal n551_o : std_logic;
  signal n552_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n553 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n556_o : std_logic;
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic_vector (1 downto 0);
  signal n563_o : std_logic;
  signal n564_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n565 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n575 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n578_o : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (1 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n587 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n597 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic_vector (1 downto 0);
  signal n607_o : std_logic;
  signal n608_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n609 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n619 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic_vector (1 downto 0);
  signal n629_o : std_logic;
  signal n630_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n631 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic;
  signal n640_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n641 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic_vector (1 downto 0);
  signal n651_o : std_logic;
  signal n652_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n653 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic;
  signal n662_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n663 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic;
  signal n672_o : std_logic_vector (1 downto 0);
  signal n673_o : std_logic;
  signal n674_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n675 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n685 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic_vector (1 downto 0);
  signal n695_o : std_logic;
  signal n696_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n697 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n707 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic_vector (1 downto 0);
  signal n717_o : std_logic;
  signal n718_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n719 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic;
  signal n728_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n729 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic_vector (1 downto 0);
  signal n739_o : std_logic;
  signal n740_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n741 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic;
  signal n750_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n751 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic;
  signal n760_o : std_logic_vector (1 downto 0);
  signal n761_o : std_logic;
  signal n762_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n763 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n773 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic_vector (1 downto 0);
  signal n783_o : std_logic;
  signal n784_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n785 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n795 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic_vector (1 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n807 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal n816_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n817 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (1 downto 0);
  signal n827_o : std_logic;
  signal n828_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n829 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n839 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic_vector (1 downto 0);
  signal n849_o : std_logic;
  signal n850_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n851 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n861 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic_vector (1 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n873 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n883 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic_vector (1 downto 0);
  signal n893_o : std_logic;
  signal n894_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n895 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n905 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic_vector (1 downto 0);
  signal cnoteb_n915 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic_vector (1 downto 0);
  signal cnotea_n922 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (17 downto 0);
  signal n928_o : std_logic_vector (17 downto 0);
  signal n929_o : std_logic_vector (17 downto 0);
  signal n930_o : std_logic_vector (16 downto 0);
  signal n931_o : std_logic_vector (16 downto 0);
  signal n932_o : std_logic_vector (16 downto 0);
  signal n933_o : std_logic_vector (16 downto 0);
  signal n934_o : std_logic_vector (3 downto 0);
  signal n935_o : std_logic_vector (3 downto 0);
  signal n936_o : std_logic_vector (3 downto 0);
  signal n937_o : std_logic_vector (3 downto 0);
  signal n938_o : std_logic_vector (3 downto 0);
  signal n939_o : std_logic_vector (3 downto 0);
  signal n940_o : std_logic_vector (3 downto 0);
  signal n941_o : std_logic_vector (3 downto 0);
  signal n942_o : std_logic_vector (3 downto 0);
  signal n943_o : std_logic_vector (3 downto 0);
  signal n944_o : std_logic_vector (3 downto 0);
  signal n945_o : std_logic_vector (3 downto 0);
  signal n946_o : std_logic_vector (3 downto 0);
  signal n947_o : std_logic_vector (3 downto 0);
  signal n948_o : std_logic_vector (3 downto 0);
  signal n949_o : std_logic_vector (3 downto 0);
  signal n950_o : std_logic_vector (3 downto 0);
  signal n951_o : std_logic_vector (3 downto 0);
  signal n952_o : std_logic_vector (3 downto 0);
  signal n953_o : std_logic_vector (3 downto 0);
  signal n954_o : std_logic_vector (3 downto 0);
  signal n955_o : std_logic_vector (3 downto 0);
  signal n956_o : std_logic_vector (3 downto 0);
  signal n957_o : std_logic_vector (3 downto 0);
  signal n958_o : std_logic_vector (3 downto 0);
  signal n959_o : std_logic_vector (3 downto 0);
  signal n960_o : std_logic_vector (3 downto 0);
  signal n961_o : std_logic_vector (3 downto 0);
  signal n962_o : std_logic_vector (3 downto 0);
  signal n963_o : std_logic_vector (3 downto 0);
  signal n964_o : std_logic_vector (3 downto 0);
  signal n965_o : std_logic_vector (3 downto 0);
  signal n966_o : std_logic_vector (3 downto 0);
  signal n967_o : std_logic_vector (3 downto 0);
  signal n968_o : std_logic_vector (3 downto 0);
  signal n969_o : std_logic_vector (3 downto 0);
  signal n970_o : std_logic_vector (3 downto 0);
  signal n971_o : std_logic_vector (3 downto 0);
  signal n972_o : std_logic_vector (3 downto 0);
  signal n973_o : std_logic_vector (3 downto 0);
  signal n974_o : std_logic_vector (3 downto 0);
  signal n975_o : std_logic_vector (3 downto 0);
  signal n976_o : std_logic_vector (3 downto 0);
  signal n977_o : std_logic_vector (3 downto 0);
  signal n978_o : std_logic_vector (3 downto 0);
  signal n979_o : std_logic_vector (3 downto 0);
  signal n980_o : std_logic_vector (3 downto 0);
  signal n981_o : std_logic_vector (3 downto 0);
begin
  a_out <= n927_o;
  b_out <= n928_o;
  s <= n929_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n930_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n931_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n932_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n933_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n190_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n197_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n191_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n919_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n184_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n185_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n186_o <= n184_o & n185_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n187 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n186_o,
    o => cnota_o);
  n190_o <= cnota_n187 (1);
  n191_o <= cnota_n187 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n192_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n193_o <= n192_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n194 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n193_o,
    o => cnotb_o);
  n197_o <= cnotb_n194 (1);
  n198_o <= cnotb_n194 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n199_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n200_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n201_o <= n199_o & n200_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n202 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n201_o,
    o => ccnotc_o);
  n205_o <= ccnotc_n202 (2);
  n206_o <= ccnotc_n202 (1);
  n207_o <= ccnotc_n202 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n934_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n935_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n936_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n208_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n209_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n210_o <= n208_o & n209_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n211_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n212_o <= n210_o & n211_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n213 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n212_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n216_o <= gen1_n1_ccnot1_n213 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n217_o <= gen1_n1_ccnot1_n213 (1);
  n218_o <= gen1_n1_ccnot1_n213 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n219_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n220_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n221_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n222_o <= n220_o & n221_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n223 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n222_o,
    o => gen1_n1_cnot1_o);
  n226_o <= gen1_n1_cnot1_n223 (1);
  n227_o <= gen1_n1_cnot1_n223 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n228_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n229_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n230_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n231_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n232_o <= n230_o & n231_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n233_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n234_o <= n232_o & n233_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n235 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n234_o,
    o => gen1_n1_ccnot2_o);
  n238_o <= gen1_n1_ccnot2_n235 (2);
  n239_o <= gen1_n1_ccnot2_n235 (1);
  n240_o <= gen1_n1_ccnot2_n235 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n241_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n242_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n243_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n244_o <= n242_o & n243_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n245 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n244_o,
    o => gen1_n1_cnot2_o);
  n248_o <= gen1_n1_cnot2_n245 (1);
  n249_o <= gen1_n1_cnot2_n245 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n250_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n251_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n937_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n938_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n939_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n252_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n253_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n254_o <= n252_o & n253_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n255_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n256_o <= n254_o & n255_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n257 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n256_o,
    o => gen1_n2_ccnot1_o);
  n260_o <= gen1_n2_ccnot1_n257 (2);
  n261_o <= gen1_n2_ccnot1_n257 (1);
  n262_o <= gen1_n2_ccnot1_n257 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n263_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n264_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n265_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n266_o <= n264_o & n265_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n267 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n266_o,
    o => gen1_n2_cnot1_o);
  n270_o <= gen1_n2_cnot1_n267 (1);
  n271_o <= gen1_n2_cnot1_n267 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n272_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n273_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n274_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n275_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n276_o <= n274_o & n275_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n277_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n278_o <= n276_o & n277_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n279 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n278_o,
    o => gen1_n2_ccnot2_o);
  n282_o <= gen1_n2_ccnot2_n279 (2);
  n283_o <= gen1_n2_ccnot2_n279 (1);
  n284_o <= gen1_n2_ccnot2_n279 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n285_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n286_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n287_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n288_o <= n286_o & n287_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n289 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n288_o,
    o => gen1_n2_cnot2_o);
  n292_o <= gen1_n2_cnot2_n289 (1);
  n293_o <= gen1_n2_cnot2_n289 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n294_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n295_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n940_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n941_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n942_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n296_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n297_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n298_o <= n296_o & n297_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n299_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n300_o <= n298_o & n299_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n301 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n300_o,
    o => gen1_n3_ccnot1_o);
  n304_o <= gen1_n3_ccnot1_n301 (2);
  n305_o <= gen1_n3_ccnot1_n301 (1);
  n306_o <= gen1_n3_ccnot1_n301 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n307_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n308_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n309_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n310_o <= n308_o & n309_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n311 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n310_o,
    o => gen1_n3_cnot1_o);
  n314_o <= gen1_n3_cnot1_n311 (1);
  n315_o <= gen1_n3_cnot1_n311 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n316_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n317_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n318_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n319_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n320_o <= n318_o & n319_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n321_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n322_o <= n320_o & n321_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n323 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n322_o,
    o => gen1_n3_ccnot2_o);
  n326_o <= gen1_n3_ccnot2_n323 (2);
  n327_o <= gen1_n3_ccnot2_n323 (1);
  n328_o <= gen1_n3_ccnot2_n323 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n329_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n330_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n331_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n332_o <= n330_o & n331_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n333 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n332_o,
    o => gen1_n3_cnot2_o);
  n336_o <= gen1_n3_cnot2_n333 (1);
  n337_o <= gen1_n3_cnot2_n333 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n338_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n339_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n943_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n944_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n945_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n340_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n341_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n342_o <= n340_o & n341_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n343_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n344_o <= n342_o & n343_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n345 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n344_o,
    o => gen1_n4_ccnot1_o);
  n348_o <= gen1_n4_ccnot1_n345 (2);
  n349_o <= gen1_n4_ccnot1_n345 (1);
  n350_o <= gen1_n4_ccnot1_n345 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n351_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n352_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n353_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n354_o <= n352_o & n353_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n355 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n354_o,
    o => gen1_n4_cnot1_o);
  n358_o <= gen1_n4_cnot1_n355 (1);
  n359_o <= gen1_n4_cnot1_n355 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n360_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n361_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n362_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n363_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n364_o <= n362_o & n363_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n365_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n366_o <= n364_o & n365_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n367 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n366_o,
    o => gen1_n4_ccnot2_o);
  n370_o <= gen1_n4_ccnot2_n367 (2);
  n371_o <= gen1_n4_ccnot2_n367 (1);
  n372_o <= gen1_n4_ccnot2_n367 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n373_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n374_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n375_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n376_o <= n374_o & n375_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n377 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n376_o,
    o => gen1_n4_cnot2_o);
  n380_o <= gen1_n4_cnot2_n377 (1);
  n381_o <= gen1_n4_cnot2_n377 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n382_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n383_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n946_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n947_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n948_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n384_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n385_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n386_o <= n384_o & n385_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n387_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n388_o <= n386_o & n387_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n389 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n388_o,
    o => gen1_n5_ccnot1_o);
  n392_o <= gen1_n5_ccnot1_n389 (2);
  n393_o <= gen1_n5_ccnot1_n389 (1);
  n394_o <= gen1_n5_ccnot1_n389 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n395_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n396_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n397_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n398_o <= n396_o & n397_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n399 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n398_o,
    o => gen1_n5_cnot1_o);
  n402_o <= gen1_n5_cnot1_n399 (1);
  n403_o <= gen1_n5_cnot1_n399 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n404_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n405_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n406_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n407_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n408_o <= n406_o & n407_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n409_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n410_o <= n408_o & n409_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n411 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n410_o,
    o => gen1_n5_ccnot2_o);
  n414_o <= gen1_n5_ccnot2_n411 (2);
  n415_o <= gen1_n5_ccnot2_n411 (1);
  n416_o <= gen1_n5_ccnot2_n411 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n417_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n418_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n419_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n420_o <= n418_o & n419_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n421 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n420_o,
    o => gen1_n5_cnot2_o);
  n424_o <= gen1_n5_cnot2_n421 (1);
  n425_o <= gen1_n5_cnot2_n421 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n426_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n427_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n949_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n950_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n951_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n428_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n429_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n430_o <= n428_o & n429_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n431_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n432_o <= n430_o & n431_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n433 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n432_o,
    o => gen1_n6_ccnot1_o);
  n436_o <= gen1_n6_ccnot1_n433 (2);
  n437_o <= gen1_n6_ccnot1_n433 (1);
  n438_o <= gen1_n6_ccnot1_n433 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n439_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n440_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n441_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n442_o <= n440_o & n441_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n443 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n442_o,
    o => gen1_n6_cnot1_o);
  n446_o <= gen1_n6_cnot1_n443 (1);
  n447_o <= gen1_n6_cnot1_n443 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n448_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n449_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n450_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n451_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n452_o <= n450_o & n451_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n453_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n454_o <= n452_o & n453_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n455 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n454_o,
    o => gen1_n6_ccnot2_o);
  n458_o <= gen1_n6_ccnot2_n455 (2);
  n459_o <= gen1_n6_ccnot2_n455 (1);
  n460_o <= gen1_n6_ccnot2_n455 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n461_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n462_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n463_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n464_o <= n462_o & n463_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n465 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n464_o,
    o => gen1_n6_cnot2_o);
  n468_o <= gen1_n6_cnot2_n465 (1);
  n469_o <= gen1_n6_cnot2_n465 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n470_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n471_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n952_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n953_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n954_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n472_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n473_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n474_o <= n472_o & n473_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n475_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n476_o <= n474_o & n475_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n477 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n476_o,
    o => gen1_n7_ccnot1_o);
  n480_o <= gen1_n7_ccnot1_n477 (2);
  n481_o <= gen1_n7_ccnot1_n477 (1);
  n482_o <= gen1_n7_ccnot1_n477 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n483_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n484_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n485_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n486_o <= n484_o & n485_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n487 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n486_o,
    o => gen1_n7_cnot1_o);
  n490_o <= gen1_n7_cnot1_n487 (1);
  n491_o <= gen1_n7_cnot1_n487 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n492_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n493_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n494_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n495_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n496_o <= n494_o & n495_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n497_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n498_o <= n496_o & n497_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n499 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n498_o,
    o => gen1_n7_ccnot2_o);
  n502_o <= gen1_n7_ccnot2_n499 (2);
  n503_o <= gen1_n7_ccnot2_n499 (1);
  n504_o <= gen1_n7_ccnot2_n499 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n505_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n506_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n507_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n508_o <= n506_o & n507_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n509 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n508_o,
    o => gen1_n7_cnot2_o);
  n512_o <= gen1_n7_cnot2_n509 (1);
  n513_o <= gen1_n7_cnot2_n509 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n514_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n515_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n955_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n956_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n957_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n516_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n517_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n518_o <= n516_o & n517_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n519_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n520_o <= n518_o & n519_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n521 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n520_o,
    o => gen1_n8_ccnot1_o);
  n524_o <= gen1_n8_ccnot1_n521 (2);
  n525_o <= gen1_n8_ccnot1_n521 (1);
  n526_o <= gen1_n8_ccnot1_n521 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n527_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n528_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n529_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n530_o <= n528_o & n529_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n531 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n530_o,
    o => gen1_n8_cnot1_o);
  n534_o <= gen1_n8_cnot1_n531 (1);
  n535_o <= gen1_n8_cnot1_n531 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n536_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n537_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n538_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n539_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n540_o <= n538_o & n539_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n541_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n542_o <= n540_o & n541_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n543 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n542_o,
    o => gen1_n8_ccnot2_o);
  n546_o <= gen1_n8_ccnot2_n543 (2);
  n547_o <= gen1_n8_ccnot2_n543 (1);
  n548_o <= gen1_n8_ccnot2_n543 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n549_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n550_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n551_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n552_o <= n550_o & n551_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n553 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n552_o,
    o => gen1_n8_cnot2_o);
  n556_o <= gen1_n8_cnot2_n553 (1);
  n557_o <= gen1_n8_cnot2_n553 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n558_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n559_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n958_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n959_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n960_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n560_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n561_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n562_o <= n560_o & n561_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n563_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n564_o <= n562_o & n563_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n565 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n564_o,
    o => gen1_n9_ccnot1_o);
  n568_o <= gen1_n9_ccnot1_n565 (2);
  n569_o <= gen1_n9_ccnot1_n565 (1);
  n570_o <= gen1_n9_ccnot1_n565 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n571_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n572_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n573_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n574_o <= n572_o & n573_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n575 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n574_o,
    o => gen1_n9_cnot1_o);
  n578_o <= gen1_n9_cnot1_n575 (1);
  n579_o <= gen1_n9_cnot1_n575 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n580_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n581_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n582_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n583_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n584_o <= n582_o & n583_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n585_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n586_o <= n584_o & n585_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n587 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n586_o,
    o => gen1_n9_ccnot2_o);
  n590_o <= gen1_n9_ccnot2_n587 (2);
  n591_o <= gen1_n9_ccnot2_n587 (1);
  n592_o <= gen1_n9_ccnot2_n587 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n593_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n594_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n595_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n596_o <= n594_o & n595_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n597 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n596_o,
    o => gen1_n9_cnot2_o);
  n600_o <= gen1_n9_cnot2_n597 (1);
  n601_o <= gen1_n9_cnot2_n597 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n602_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n603_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n961_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n962_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n963_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n604_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n605_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n606_o <= n604_o & n605_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n607_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n608_o <= n606_o & n607_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n609 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n608_o,
    o => gen1_n10_ccnot1_o);
  n612_o <= gen1_n10_ccnot1_n609 (2);
  n613_o <= gen1_n10_ccnot1_n609 (1);
  n614_o <= gen1_n10_ccnot1_n609 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n615_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n616_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n617_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n618_o <= n616_o & n617_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n619 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n618_o,
    o => gen1_n10_cnot1_o);
  n622_o <= gen1_n10_cnot1_n619 (1);
  n623_o <= gen1_n10_cnot1_n619 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n624_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n625_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n626_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n627_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n628_o <= n626_o & n627_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n629_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n630_o <= n628_o & n629_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n631 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n630_o,
    o => gen1_n10_ccnot2_o);
  n634_o <= gen1_n10_ccnot2_n631 (2);
  n635_o <= gen1_n10_ccnot2_n631 (1);
  n636_o <= gen1_n10_ccnot2_n631 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n637_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n638_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n639_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n640_o <= n638_o & n639_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n641 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n640_o,
    o => gen1_n10_cnot2_o);
  n644_o <= gen1_n10_cnot2_n641 (1);
  n645_o <= gen1_n10_cnot2_n641 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n646_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n647_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n964_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n965_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n966_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n648_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n649_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n650_o <= n648_o & n649_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n651_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n652_o <= n650_o & n651_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n653 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n652_o,
    o => gen1_n11_ccnot1_o);
  n656_o <= gen1_n11_ccnot1_n653 (2);
  n657_o <= gen1_n11_ccnot1_n653 (1);
  n658_o <= gen1_n11_ccnot1_n653 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n659_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n660_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n661_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n662_o <= n660_o & n661_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n663 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n662_o,
    o => gen1_n11_cnot1_o);
  n666_o <= gen1_n11_cnot1_n663 (1);
  n667_o <= gen1_n11_cnot1_n663 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n668_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n669_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n670_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n671_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n672_o <= n670_o & n671_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n673_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n674_o <= n672_o & n673_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n675 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n674_o,
    o => gen1_n11_ccnot2_o);
  n678_o <= gen1_n11_ccnot2_n675 (2);
  n679_o <= gen1_n11_ccnot2_n675 (1);
  n680_o <= gen1_n11_ccnot2_n675 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n681_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n682_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n683_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n684_o <= n682_o & n683_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n685 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n684_o,
    o => gen1_n11_cnot2_o);
  n688_o <= gen1_n11_cnot2_n685 (1);
  n689_o <= gen1_n11_cnot2_n685 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n690_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n691_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n967_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n968_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n969_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n692_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n693_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n694_o <= n692_o & n693_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n695_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n696_o <= n694_o & n695_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n697 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n696_o,
    o => gen1_n12_ccnot1_o);
  n700_o <= gen1_n12_ccnot1_n697 (2);
  n701_o <= gen1_n12_ccnot1_n697 (1);
  n702_o <= gen1_n12_ccnot1_n697 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n703_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n704_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n705_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n706_o <= n704_o & n705_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n707 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n706_o,
    o => gen1_n12_cnot1_o);
  n710_o <= gen1_n12_cnot1_n707 (1);
  n711_o <= gen1_n12_cnot1_n707 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n712_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n713_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n714_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n715_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n716_o <= n714_o & n715_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n717_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n718_o <= n716_o & n717_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n719 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n718_o,
    o => gen1_n12_ccnot2_o);
  n722_o <= gen1_n12_ccnot2_n719 (2);
  n723_o <= gen1_n12_ccnot2_n719 (1);
  n724_o <= gen1_n12_ccnot2_n719 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n725_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n726_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n727_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n728_o <= n726_o & n727_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n729 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n728_o,
    o => gen1_n12_cnot2_o);
  n732_o <= gen1_n12_cnot2_n729 (1);
  n733_o <= gen1_n12_cnot2_n729 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n734_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n735_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n970_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n971_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n972_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n736_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n737_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n738_o <= n736_o & n737_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n739_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n740_o <= n738_o & n739_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n741 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n740_o,
    o => gen1_n13_ccnot1_o);
  n744_o <= gen1_n13_ccnot1_n741 (2);
  n745_o <= gen1_n13_ccnot1_n741 (1);
  n746_o <= gen1_n13_ccnot1_n741 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n747_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n748_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n749_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n750_o <= n748_o & n749_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n751 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n750_o,
    o => gen1_n13_cnot1_o);
  n754_o <= gen1_n13_cnot1_n751 (1);
  n755_o <= gen1_n13_cnot1_n751 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n756_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n757_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n758_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n759_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n760_o <= n758_o & n759_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n761_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n762_o <= n760_o & n761_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n763 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n762_o,
    o => gen1_n13_ccnot2_o);
  n766_o <= gen1_n13_ccnot2_n763 (2);
  n767_o <= gen1_n13_ccnot2_n763 (1);
  n768_o <= gen1_n13_ccnot2_n763 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n769_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n770_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n771_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n772_o <= n770_o & n771_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n773 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n772_o,
    o => gen1_n13_cnot2_o);
  n776_o <= gen1_n13_cnot2_n773 (1);
  n777_o <= gen1_n13_cnot2_n773 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n778_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n779_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n973_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n974_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n975_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n780_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n781_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n782_o <= n780_o & n781_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n783_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n784_o <= n782_o & n783_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n785 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n784_o,
    o => gen1_n14_ccnot1_o);
  n788_o <= gen1_n14_ccnot1_n785 (2);
  n789_o <= gen1_n14_ccnot1_n785 (1);
  n790_o <= gen1_n14_ccnot1_n785 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n791_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n792_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n793_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n794_o <= n792_o & n793_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n795 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n794_o,
    o => gen1_n14_cnot1_o);
  n798_o <= gen1_n14_cnot1_n795 (1);
  n799_o <= gen1_n14_cnot1_n795 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n800_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n801_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n802_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n803_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n804_o <= n802_o & n803_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n805_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n806_o <= n804_o & n805_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n807 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n806_o,
    o => gen1_n14_ccnot2_o);
  n810_o <= gen1_n14_ccnot2_n807 (2);
  n811_o <= gen1_n14_ccnot2_n807 (1);
  n812_o <= gen1_n14_ccnot2_n807 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n813_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n814_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n815_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n816_o <= n814_o & n815_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n817 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n816_o,
    o => gen1_n14_cnot2_o);
  n820_o <= gen1_n14_cnot2_n817 (1);
  n821_o <= gen1_n14_cnot2_n817 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n822_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n823_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n976_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n977_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n978_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n824_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n825_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n826_o <= n824_o & n825_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n827_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n828_o <= n826_o & n827_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n829 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n828_o,
    o => gen1_n15_ccnot1_o);
  n832_o <= gen1_n15_ccnot1_n829 (2);
  n833_o <= gen1_n15_ccnot1_n829 (1);
  n834_o <= gen1_n15_ccnot1_n829 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n835_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n836_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n837_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n838_o <= n836_o & n837_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n839 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n838_o,
    o => gen1_n15_cnot1_o);
  n842_o <= gen1_n15_cnot1_n839 (1);
  n843_o <= gen1_n15_cnot1_n839 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n844_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n845_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n846_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n847_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n848_o <= n846_o & n847_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n849_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n850_o <= n848_o & n849_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n851 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n850_o,
    o => gen1_n15_ccnot2_o);
  n854_o <= gen1_n15_ccnot2_n851 (2);
  n855_o <= gen1_n15_ccnot2_n851 (1);
  n856_o <= gen1_n15_ccnot2_n851 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n857_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n858_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n859_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n860_o <= n858_o & n859_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n861 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n860_o,
    o => gen1_n15_cnot2_o);
  n864_o <= gen1_n15_cnot2_n861 (1);
  n865_o <= gen1_n15_cnot2_n861 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n866_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n867_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n979_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n980_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n981_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n868_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n869_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n870_o <= n868_o & n869_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n871_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n872_o <= n870_o & n871_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n873 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n872_o,
    o => gen1_n16_ccnot1_o);
  n876_o <= gen1_n16_ccnot1_n873 (2);
  n877_o <= gen1_n16_ccnot1_n873 (1);
  n878_o <= gen1_n16_ccnot1_n873 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n879_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n880_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n881_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n882_o <= n880_o & n881_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n883 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n882_o,
    o => gen1_n16_cnot1_o);
  n886_o <= gen1_n16_cnot1_n883 (1);
  n887_o <= gen1_n16_cnot1_n883 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n888_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n889_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n890_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n891_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n892_o <= n890_o & n891_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n893_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n894_o <= n892_o & n893_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n895 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n894_o,
    o => gen1_n16_ccnot2_o);
  n898_o <= gen1_n16_ccnot2_n895 (2);
  n899_o <= gen1_n16_ccnot2_n895 (1);
  n900_o <= gen1_n16_ccnot2_n895 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n901_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n902_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n903_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n904_o <= n902_o & n903_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n905 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n904_o,
    o => gen1_n16_cnot2_o);
  n908_o <= gen1_n16_cnot2_n905 (1);
  n909_o <= gen1_n16_cnot2_n905 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n910_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n911_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n912_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n913_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n914_o <= n912_o & n913_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n915 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n914_o,
    o => cnoteb_o);
  n918_o <= cnoteb_n915 (1);
  n919_o <= cnoteb_n915 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n920_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n921_o <= n920_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n922 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n921_o,
    o => cnotea_o);
  n925_o <= cnotea_n922 (1);
  n926_o <= cnotea_n922 (0);
  n927_o <= n925_o & a_s;
  n928_o <= n918_o & b_s;
  n929_o <= n926_o & s_s;
  n930_o <= n908_o & n864_o & n820_o & n776_o & n732_o & n688_o & n644_o & n600_o & n556_o & n512_o & n468_o & n424_o & n380_o & n336_o & n292_o & n248_o & n205_o;
  n931_o <= n910_o & n866_o & n822_o & n778_o & n734_o & n690_o & n646_o & n602_o & n558_o & n514_o & n470_o & n426_o & n382_o & n338_o & n294_o & n250_o & n206_o;
  n932_o <= n909_o & n865_o & n821_o & n777_o & n733_o & n689_o & n645_o & n601_o & n557_o & n513_o & n469_o & n425_o & n381_o & n337_o & n293_o & n249_o & n198_o;
  n933_o <= n911_o & n867_o & n823_o & n779_o & n735_o & n691_o & n647_o & n603_o & n559_o & n515_o & n471_o & n427_o & n383_o & n339_o & n295_o & n251_o & n207_o;
  n934_o <= n218_o & n217_o & n216_o & n219_o;
  n935_o <= n229_o & n227_o & n226_o & n228_o;
  n936_o <= n240_o & n239_o & n241_o & n238_o;
  n937_o <= n262_o & n261_o & n260_o & n263_o;
  n938_o <= n273_o & n271_o & n270_o & n272_o;
  n939_o <= n284_o & n283_o & n285_o & n282_o;
  n940_o <= n306_o & n305_o & n304_o & n307_o;
  n941_o <= n317_o & n315_o & n314_o & n316_o;
  n942_o <= n328_o & n327_o & n329_o & n326_o;
  n943_o <= n350_o & n349_o & n348_o & n351_o;
  n944_o <= n361_o & n359_o & n358_o & n360_o;
  n945_o <= n372_o & n371_o & n373_o & n370_o;
  n946_o <= n394_o & n393_o & n392_o & n395_o;
  n947_o <= n405_o & n403_o & n402_o & n404_o;
  n948_o <= n416_o & n415_o & n417_o & n414_o;
  n949_o <= n438_o & n437_o & n436_o & n439_o;
  n950_o <= n449_o & n447_o & n446_o & n448_o;
  n951_o <= n460_o & n459_o & n461_o & n458_o;
  n952_o <= n482_o & n481_o & n480_o & n483_o;
  n953_o <= n493_o & n491_o & n490_o & n492_o;
  n954_o <= n504_o & n503_o & n505_o & n502_o;
  n955_o <= n526_o & n525_o & n524_o & n527_o;
  n956_o <= n537_o & n535_o & n534_o & n536_o;
  n957_o <= n548_o & n547_o & n549_o & n546_o;
  n958_o <= n570_o & n569_o & n568_o & n571_o;
  n959_o <= n581_o & n579_o & n578_o & n580_o;
  n960_o <= n592_o & n591_o & n593_o & n590_o;
  n961_o <= n614_o & n613_o & n612_o & n615_o;
  n962_o <= n625_o & n623_o & n622_o & n624_o;
  n963_o <= n636_o & n635_o & n637_o & n634_o;
  n964_o <= n658_o & n657_o & n656_o & n659_o;
  n965_o <= n669_o & n667_o & n666_o & n668_o;
  n966_o <= n680_o & n679_o & n681_o & n678_o;
  n967_o <= n702_o & n701_o & n700_o & n703_o;
  n968_o <= n713_o & n711_o & n710_o & n712_o;
  n969_o <= n724_o & n723_o & n725_o & n722_o;
  n970_o <= n746_o & n745_o & n744_o & n747_o;
  n971_o <= n757_o & n755_o & n754_o & n756_o;
  n972_o <= n768_o & n767_o & n769_o & n766_o;
  n973_o <= n790_o & n789_o & n788_o & n791_o;
  n974_o <= n801_o & n799_o & n798_o & n800_o;
  n975_o <= n812_o & n811_o & n813_o & n810_o;
  n976_o <= n834_o & n833_o & n832_o & n835_o;
  n977_o <= n845_o & n843_o & n842_o & n844_o;
  n978_o <= n856_o & n855_o & n857_o & n854_o;
  n979_o <= n878_o & n877_o & n876_o & n879_o;
  n980_o <= n889_o & n887_o & n886_o & n888_o;
  n981_o <= n900_o & n899_o & n901_o & n898_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n76_o : std_logic_vector (17 downto 0);
  signal add1_n77 : std_logic_vector (17 downto 0);
  signal add1_n78 : std_logic_vector (17 downto 0);
  signal add1_n79 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n86_o : std_logic;
  signal addsub_n87 : std_logic;
  signal addsub_n88 : std_logic_vector (17 downto 0);
  signal addsub_n89 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n96_o : std_logic;
  signal cnotr1_n97 : std_logic;
  signal cnotr1_n98 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n103_o : std_logic;
  signal cnotr2_n104 : std_logic;
  signal cnotr2_n105 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n110_o : std_logic;
  signal n111_o : std_logic;
  signal gen0_cnotr3_n112 : std_logic;
  signal gen0_cnotr3_n113 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n118_o : std_logic_vector (15 downto 0);
  signal n119_o : std_logic;
  signal n120_o : std_logic;
  signal gen0_cnotr4_n121 : std_logic;
  signal gen0_cnotr4_n122 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n127_o : std_logic_vector (15 downto 0);
  signal n128_o : std_logic;
  signal n129_o : std_logic_vector (16 downto 0);
  signal n130_o : std_logic;
  signal gen0_cnotr5_n131 : std_logic;
  signal gen0_cnotr5_n132 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n137_o : std_logic_vector (15 downto 0);
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic_vector (15 downto 0);
  signal n141_o : std_logic_vector (16 downto 0);
  signal add2_n142 : std_logic_vector (16 downto 0);
  signal add2_n143 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal cnotr6_n153 : std_logic;
  signal cnotr6_n154 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n159_o : std_logic;
  signal n160_o : std_logic_vector (15 downto 0);
  signal cnotr7_n161 : std_logic;
  signal cnotr7_n162 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n167_o : std_logic;
  signal alut1_n168 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n171 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n174_o : std_logic_vector (19 downto 0);
  signal n175_o : std_logic_vector (16 downto 0);
  signal n176_o : std_logic_vector (17 downto 0);
  signal n177_o : std_logic_vector (17 downto 0);
  signal n178_o : std_logic_vector (17 downto 0);
  signal n179_o : std_logic_vector (5 downto 0);
begin
  g <= n174_o;
  a_out <= add2_n143;
  c_out <= n175_o;
  x_out <= add1_n79;
  y_out <= addsub_n89;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n77; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n176_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n177_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n98; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n78; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n105; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n178_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n179_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n168; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n154; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n142; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n171; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n122; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n141_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n76_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n77 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n78 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n79 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n76_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n86_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n87 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n88 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n89 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n86_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n96_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n97 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n98 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n96_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n103_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n104 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n105 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n103_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n110_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n111_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n112 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n113 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n110_o,
    i => n111_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n118_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n119_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n120_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n121 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n122 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n119_o,
    i => n120_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n127_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n128_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n129_o <= n127_o & n128_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n130_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n131 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n132 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n130_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n137_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n138_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n139_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n140_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n141_o <= n139_o & n140_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n142 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n143 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n148_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n149_o <= not n148_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n150_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n151_o <= not n150_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n152_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n153 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n154 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n152_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n159_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n160_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n161 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n162 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n159_o,
    i => n160_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n167_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n168 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n171 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n174_o <= n138_o & addsub_n88 & cnotr7_n161;
  n175_o <= cnotr7_n162 & n167_o;
  n176_o <= gen0_cnotr5_n132 & gen0_cnotr5_n131 & n137_o;
  n177_o <= gen0_cnotr3_n113 & gen0_cnotr3_n112 & n118_o;
  n178_o <= gen0_cnotr4_n121 & n129_o;
  n179_o <= addsub_n87 & n151_o & cnotr6_n153 & n149_o & cnotr2_n104 & cnotr1_n97;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_1;

architecture rtl of inith_lookup_17_1 is
  signal n44_o : std_logic;
  signal n45_o : std_logic;
  signal n46_o : std_logic;
  signal n47_o : std_logic;
  signal n48_o : std_logic;
  signal n49_o : std_logic;
  signal n50_o : std_logic;
  signal n51_o : std_logic;
  signal n52_o : std_logic;
  signal n53_o : std_logic;
  signal n54_o : std_logic;
  signal n55_o : std_logic;
  signal n56_o : std_logic;
  signal n57_o : std_logic;
  signal n58_o : std_logic;
  signal n59_o : std_logic;
  signal n60_o : std_logic;
  signal n61_o : std_logic;
  signal n62_o : std_logic;
  signal n63_o : std_logic;
  signal n64_o : std_logic;
  signal n65_o : std_logic;
  signal n66_o : std_logic;
  signal n67_o : std_logic;
  signal n68_o : std_logic;
  signal n69_o : std_logic;
  signal n70_o : std_logic_vector (16 downto 0);
begin
  o <= n70_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n44_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n45_o <= not n44_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n46_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n47_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n48_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n49_o <= not n48_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n50_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n51_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n52_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n53_o <= not n52_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n54_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n55_o <= not n54_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n56_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n57_o <= not n56_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n58_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n59_o <= not n58_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n60_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n61_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n62_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n63_o <= not n62_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n64_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n65_o <= not n64_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n66_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n67_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n68_o <= not n67_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n69_o <= i (0);
  n70_o <= n45_o & n46_o & n47_o & n49_o & n50_o & n51_o & n53_o & n55_o & n57_o & n59_o & n60_o & n61_o & n63_o & n65_o & n66_o & n68_o & n69_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (19 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (19 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (33 downto 0);
  signal as : std_logic_vector (33 downto 0);
  signal xs : std_logic_vector (35 downto 0);
  signal ys : std_logic_vector (35 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal inity_n11 : std_logic_vector (16 downto 0);
  signal inity_o : std_logic_vector (16 downto 0);
  signal n14_o : std_logic;
  signal n15_o : std_logic_vector (16 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal n20_o : std_logic_vector (16 downto 0);
  signal n21_o : std_logic_vector (16 downto 0);
  signal n22_o : std_logic_vector (17 downto 0);
  signal n23_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n25 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n26 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n27 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n28 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (33 downto 0);
  signal n40_o : std_logic_vector (33 downto 0);
  signal n41_o : std_logic_vector (35 downto 0);
  signal n42_o : std_logic_vector (35 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= gen1_n0_stagex_n24;
  wrap_A_OUT <= n16_o;
  wrap_C_OUT <= n17_o;
  wrap_X_OUT <= n18_o;
  wrap_Y_OUT <= n19_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n39_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n40_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n41_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n42_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_1 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:100:79
  n10_o <= wrap_Y (16 downto 0);
  -- vhdl_source/cordich.vhdl:101:77
  inity_n11 <= inity_o; -- (signal)
  -- vhdl_source/cordich.vhdl:99:8
  inity : entity work.inith_lookup_17_1 port map (
    i => n10_o,
    o => inity_o);
  -- vhdl_source/cordich.vhdl:103:23
  n14_o <= wrap_Y (17);
  -- vhdl_source/cordich.vhdl:107:17
  n15_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:108:19
  n16_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:109:19
  n17_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:110:19
  n18_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:111:19
  n19_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:117:79
  n20_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:117:91
  n21_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:79
  n22_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:118:91
  n23_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:77
  gen1_n0_stagex_n24 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:81
  gen1_n0_stagex_n25 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:99
  gen1_n0_stagex_n26 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:81
  gen1_n0_stagex_n27 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:99
  gen1_n0_stagex_n28 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => wrap_W,
    a => n20_o,
    c => n21_o,
    x => n22_o,
    y => n23_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  n39_o <= gen1_n0_stagex_n26 & wrap_C;
  n40_o <= gen1_n0_stagex_n25 & n15_o;
  n41_o <= gen1_n0_stagex_n27 & n9_o & initx_n6;
  n42_o <= gen1_n0_stagex_n28 & n14_o & inity_n11;
end rtl;
