

================================================================
== Vitis HLS Report for 'detect_eth_protocol_512_s'
================================================================
* Date:           Tue Jul 19 06:01:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.802 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1075|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     141|    -|
|Register         |        -|     -|    1388|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1388|    1216|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_319_p2                |         +|   0|  0|   23|          16|           1|
    |and_ln414_3_fu_295_p2             |       and|   0|  0|  112|         112|         112|
    |and_ln414_4_fu_301_p2             |       and|   0|  0|  112|         112|         112|
    |and_ln414_fu_283_p2               |       and|   0|  0|  112|         112|         112|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|    2|           1|           1|
    |ap_condition_145                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_84                   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op70_write_state3    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_80_p3          |       and|   0|  0|  112|           1|           0|
    |icmp_ln414_fu_224_p2              |      icmp|   0|  0|   16|          25|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |or_ln62_1_fu_350_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln62_fu_330_p2                 |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_307_p2              |        or|   0|  0|  112|         112|         112|
    |select_ln414_4_fu_259_p3          |    select|   0|  0|  108|           1|         112|
    |select_ln414_5_fu_267_p3          |    select|   0|  0|  108|           1|         113|
    |select_ln414_6_fu_275_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_241_p3            |    select|   0|  0|  108|           1|         112|
    |select_ln62_fu_342_p3             |    select|   0|  0|   16|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_289_p2               |       xor|   0|  0|  112|           2|         112|
    |xor_ln62_fu_336_p2                |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1075|         508|         920|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                               |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_1_new_0_i_phi_fu_122_p4         |   9|          2|   16|         32|
    |ap_phi_mux_header_idx_1_new_1_i_phi_fu_166_p4         |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_1_flag_0_i_phi_fu_111_p4      |  14|          3|    1|          3|
    |ap_phi_mux_header_ready_1_flag_1_i_phi_fu_144_p4      |   9|          2|    1|          2|
    |ap_phi_mux_header_ready_1_new_1_i_phi_fu_155_p4       |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_132_p4       |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_1_flag_1_i_phi_fu_177_p4       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_header_ready_1_flag_1_i_reg_140  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_i_reg_173   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_184                 |  14|          3|  112|        336|
    |ethDataFifo_blk_n                                     |   9|          2|    1|          2|
    |etherTypeFifo_blk_n                                   |   9|          2|    1|          2|
    |s_axis_raw_internal_blk_n                             |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 141|         31|  155|        424|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+------+----+------+-----------+
    |                         Name                         |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                             |     1|   0|     1|          0|
    |ap_done_reg                                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                               |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_header_ready_1_flag_1_i_reg_140  |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_metaWritten_1_flag_1_i_reg_173   |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_8_reg_184                 |   112|   0|   112|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_8_reg_184                 |   112|   0|   112|          0|
    |header_header_V_1                                     |   112|   0|   112|          0|
    |header_idx_1                                          |    16|   0|    16|          0|
    |header_ready_1                                        |     1|   0|     1|          0|
    |metaWritten_1                                         |     1|   0|     1|          0|
    |metaWritten_1_load_reg_435                            |     1|   0|     1|          0|
    |s_axis_raw_internal_read_reg_407                      |  1024|   0|  1024|          0|
    |tmp_i_reg_403                                         |     1|   0|     1|          0|
    |tmp_i_reg_403_pp0_iter1_reg                           |     1|   0|     1|          0|
    |tmp_last_V_reg_414                                    |     1|   0|     1|          0|
    +------------------------------------------------------+------+----+------+-----------+
    |Total                                                 |  1388|   0|  1388|          0|
    +------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+--------------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |       Source Object      |    C Type    |
+-----------------------------+-----+------+------------+--------------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|  detect_eth_protocol<512>|  return value|
|s_axis_raw_internal_dout     |   in|  1024|     ap_fifo|       s_axis_raw_internal|       pointer|
|s_axis_raw_internal_empty_n  |   in|     1|     ap_fifo|       s_axis_raw_internal|       pointer|
|s_axis_raw_internal_read     |  out|     1|     ap_fifo|       s_axis_raw_internal|       pointer|
|ethDataFifo_din              |  out|  1024|     ap_fifo|               ethDataFifo|       pointer|
|ethDataFifo_full_n           |   in|     1|     ap_fifo|               ethDataFifo|       pointer|
|ethDataFifo_write            |  out|     1|     ap_fifo|               ethDataFifo|       pointer|
|etherTypeFifo_din            |  out|    16|     ap_fifo|             etherTypeFifo|       pointer|
|etherTypeFifo_full_n         |   in|     1|     ap_fifo|             etherTypeFifo|       pointer|
|etherTypeFifo_write          |  out|     1|     ap_fifo|             etherTypeFifo|       pointer|
+-----------------------------+-----+------+------------+--------------------------+--------------+

