<?xml version="1.0" encoding="UTF-8"?>
<module id="SCB" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="REVIDR" width="32" description="Provides implementation-specific minor revision information" id="REVIDR" offset="0x0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="The contents of this field are IMPLEMENTATION DEFINED" id="IMPLEMENTAION_DEFINED" resetval="0x411fd210">
      </bitfield>
   </register>
   <register acronym="CPUID" width="32" description="Provides identification information for the PE, including an implementer code for the device and a device ID number" id="CPUID" offset="0x4">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="This field must hold an implementer code that has been assigned by ARM" id="Implementer" resetval="0x41">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product" id="Variant" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Defines the Architecture implemented by the PE" id="Architecture" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="15" width="12" end="4" rwaccess="RO" description="IMPLEMENTATION DEFINED primary part number for the device" id="PartNo" resetval="0xd21">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="IMPLEMENTATION DEFINED revision number for the device" id="Revision" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICSR" width="32" description="Controls and provides status information for NMI, PendSV, SysTick and interrupts" id="ICSR" offset="0x8">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Indicates whether the NMI exception is pending" id="PENDNMISET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="WO" description="Allows the NMI exception pend state to be cleared" id="PENDNMICLR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RO" description="Indicates whether the PendSV `FTSSS exception is pending" id="PENDSVSET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="1" end="27" rwaccess="WO" description="Allows the PendSV exception pend state to be cleared `FTSSS" id="PENDSVCLR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="1" end="26" rwaccess="RO" description="Indicates whether the SysTick `FTSSS exception is pending" id="PENDSTSET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="1" end="25" rwaccess="WO" description="Allows the SysTick exception pend state to be cleared `FTSSS" id="PENDSTCLR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Controls whether in a single SysTick implementation, the SysTick is Secure or Non-secure" id="STTNS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RO" description="Indicates whether a pending exception will be serviced on exit from debug halt state" id="ISRPREEMPT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RO" description="Indicates whether an external interrupt, generated by the NVIC, is pending" id="ISRPENDING" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="9" end="12" rwaccess="RO" description="The exception number of the highest priority pending and enabled interrupt" id="VECTPENDING" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="In Handler mode, indicates whether there is more than one active exception" id="RETTOBASE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="2" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="9" end="0" rwaccess="RO" description="The exception number of the current executing exception" id="VECTACTIVE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="VTOR" width="32" description="Indicates the offset of the vector table base address from memory address 0x00000000" id="VTOR" offset="0xc">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Bits 31 down to 7 of the vector table base offset." id="TBLOFF" resetval="0x823fa4">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RES0" resetval="0x10">
      </bitfield>
   </register>
   <register acronym="AIRCR" width="32" description="This register is used to determine data endianness, clear all active state information for debug or to recover from a hard failure, execute a system reset, alter the priority grouping position (binary point)." id="AIRCR" offset="0x10">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Register key. Writing to this register (AIRCR) requires 0x05FA in VECTKEY. Otherwise the write value is ignored. Read always returns 0xFA05." id="VECTKEY" resetval="0xfa05">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Data endianness bit
0 Little-endian.
1 Big-endian." id="ENDIANESS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="Prioritize Secure exceptions. The value of this bit defines whether Secure exception priority boosting is
enabled." id="PRIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="BusFault, HardFault, and NMI Non-secure enable. The value of this bit defines whether BusFault and NMI
exceptions are Non-secure, and whether exceptions target the Non-secure HardFault exception
0x0 BusFault, HardFault, and NMI are Secure.
0x1 BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault." id="BFHFNMINS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="2" end="11" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="3" end="8" rwaccess="RW" description="Interrupt priority grouping field. This field determines the split of group priority from
subpriority" id="PRIGROUP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RES4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="System reset request Secure only. The value of this bit defines whether the SYSRESETREQ bit is functional
for Non-secure use" id="SYSRESETREQS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="WO" description="System reset request. This bit allows software or a debugger to request a system reset:
0 Do not request a system reset.
1 Request a system reset.
This bit is not banked between Security states." id="SYSRESETREQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="WO" description="Reserved for Debug use. This bit reads as 0. When writing to the register you must write
0 to this bit, otherwise behavior is UNPREDICTABLE." id="VECTCLRACTIVE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SCR" width="32" description="This register is used for power-management functions, i.e., signaling to the system when the processor can enter a low power state, controlling how the processor enters and exits low power states." id="SCR" offset="0x14">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Send Event on Pending bit:
0 Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded.
1 Enabled events and all interrupts, including disabled interrupts, can wakeup the processor.
When an event or interrupt enters pending state, the event signal wakes up the processor from WFE. If the
processor is not waiting for an event, the event is registered and affects the next WFE.
The processor also wakes up on execution of an SEV instruction or an external event.
This bit is banked between Security states." id="SEVONPEND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Controls whether the SLEEPDEEP bit is only accessible from the Secure state:
0 The SLEEPDEEP bit accessible from both Security states.
1 The SLEEPDEEP bit behaves as RAZ/WI when accessed from the Non-secure state.
This bit in only accessible from the Secure state, and behaves as RAZ/WI when accessed from the Nonsecure
state.
This bit is not banked between Security states." id="SLEEPDEEPS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Controls whether the processor uses sleep or deep sleep as its low power mode.
0 Sleep.
1 Deep sleep.
This bit is not banked between Security states." id="SLEEPDEEP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode:
0 Do not sleep when returning to Thread mode.
1 Enter sleep, or deep sleep, on return from an ISR.
Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application.
This bit is banked between Security states." id="SLEEPONEXIT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CCR" width="32" description="Sets or returns configuration and control data" id="CCR" offset="0x18">
      <bitfield range="" begin="31" width="13" end="19" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RO" description="Enables program flow prediction `FTSSS" id="BP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RO" description="This is a global enable bit for instruction caches in the selected Security state" id="IC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="Enables data caching of all data accesses to Normal memory `FTSSS" id="DC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="5" end="11" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Controls the effect of a stack limit violation while executing at a requested priority less than 0" id="STKOFHFNMIGN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="Reserved, RES1" id="RES1" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Determines the effect of precise BusFaults on handlers running at a requested priority less than 0" id="BFHFNMIGN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Reserved, RES0" id="RES0_2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero" id="DIV_0_TRP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Controls the trapping of unaligned word or halfword accesses" id="UNALIGN_TRP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Reserved, RES0" id="RES0_3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Determines whether unprivileged accesses are permitted to pend interrupts via the STIR" id="USERSETMPEND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Reserved, RES1" id="RES1_1" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="SHPR1" width="32" description="Sets or returns priority for system handlers 4 - 7" id="SHPR1" offset="0x1c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Priority of system handler 7, SecureFault" id="PRI_7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Priority of system handler 6, UsageFault" id="PRI_6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Priority of system handler 5, BusFault" id="PRI_5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Priority of system handler 4, MemManage" id="PRI_4" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHPR2" width="32" description="Sets or returns priority for system handlers 8 - 11" id="SHPR2" offset="0x20">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Priority of system handler 11, SVCall" id="PRI_11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="24" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHPR3" width="32" description="Sets or returns priority for system handlers 12 - 15" id="SHPR3" offset="0x24">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Priority of system handler 15, SysTick" id="PRI_15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Priority of system handler 14, PendSV" id="PRI_14" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SHCSR" width="32" description="Provides access to the active and pending status of system exceptions" id="SHCSR" offset="0x28">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="`IAAMO the pending state of the HardFault exception `CTTSSS" id="HARDFAULTPENDED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="`IAAMO the pending state of the SecureFault exception" id="SECUREFAULTPENDED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="`DW the SecureFault exception is enabled" id="SECUREFAULTENA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="`DW the UsageFault exception is enabled `FTSSS" id="USGFAULTENA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="`DW the BusFault exception is enabled" id="BUSFAULTENA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="`DW the MemManage exception is enabled `FTSSS" id="MEMFAULTENA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="`IAAMO the pending state of the SVCall exception `FTSSS" id="SVCALLPENDED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="`IAAMO the pending state of the BusFault exception" id="BUSFAULTPENDED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="`IAAMO the pending state of the MemManage exception `FTSSS" id="MEMFAULTPENDED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="The UsageFault exception is banked between Security states, `IAAMO the pending state of the UsageFault exception `FTSSS" id="USGFAULTPENDED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="`IAAMO the active state of the SysTick exception `FTSSS" id="SYSTICKACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="`IAAMO the active state of the PendSV exception `FTSSS" id="PENDSVACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="`IAAMO the active state of the DebugMonitor exception" id="MONITORACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="`IAAMO the active state of the SVCall exception `FTSSS" id="SVCALLACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="Reserved, RES0" id="RES0_2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="`IAAMO the active state of the NMI exception" id="NMIACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="`IAAMO the active state of the SecureFault exception" id="SECUREFAULTACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="`IAAMO the active state of the UsageFault exception `FTSSS" id="USGFAULTACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Indicates and allows limited modification of the active state of the HardFault exception `FTSSS" id="HARDFAULTACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="`IAAMO the active state of the BusFault exception" id="BUSFAULTACT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="`IAAMO the active state of the MemManage exception `FTSSS" id="MEMFAULTACT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CFSR" width="32" description="Contains the three Configurable Fault Status Registers" id="CFSR" offset="0x2c">
      <bitfield range="" begin="31" width="6" end="26" rwaccess="RO" description="Reserved, RES0" id="RES0_3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Sticky flag indicating whether an integer division by zero error has occurred" id="DIVBYZERO" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Sticky flag indicating whether an unaligned access error has occurred" id="UNALIGNED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="3" end="21" rwaccess="RO" description="Reserved, RES0" id="RES0_1_2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Sticky flag indicating whether a stack overflow error has occurred" id="STKOF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Sticky flag indicating whether a coprocessor disabled or not present error has occurred" id="NOCP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Sticky flag indicating whether an integrity check error has occurred" id="INVPC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Sticky flag indicating whether an EPSR.T or EPSR.IT validity error has occurred" id="INVSTATE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Sticky flag indicating whether an undefined instruction error has occurred" id="UNDEFINSTR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Indicates validity of the contents of the BFAR register" id="BFARVALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="Reserved, RES0" id="RES0_2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Records whether a BusFault occurred during FP lazy state preservation" id="LSPERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Records whether a derived BusFault occurred during exception entry stacking" id="STKERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Records whether a derived BusFault occurred during exception return unstacking" id="UNSTKERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Records whether an imprecise data access error has occurred" id="IMPRECISERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Records whether a precise data access error has occurred" id="PRECISERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Records whether a BusFault on an instruction prefetch has occurred" id="IBUSERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Indicates validity of the MMFAR register" id="MMARVALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Records whether a MemManage fault occurred during FP lazy state preservation" id="MLSPERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Records whether a derived MemManage fault occurred during exception entry stacking" id="MSTKERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Records whether a derived MemManage fault occurred during exception return unstacking" id="MUNSTKERR" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Records whether a data access violation has occurred" id="DACCVIOL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Records whether an instruction related memory access violation has occurred" id="IACCVIOL" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="HFSR" width="32" description="Shows the cause of any HardFaults" id="HFSR" offset="0x30">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Indicates when a Debug event has occurred" id="DEBUGEVT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Indicates that a fault with configurable priority has been escalated to a HardFault exception, because it could not be made active, because of priority, or because it was disabled" id="FORCED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="28" end="2" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Indicates when a fault has occurred because of a vector table read error on exception processing" id="VECTTBL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DFSR" width="32" description="Shows which debug event occurred" id="DFSR" offset="0x34">
      <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Sticky flag indicating whether an External debug request debug event has occurred" id="EXTERNAL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Sticky flag indicating whether a Vector catch debug event has occurred" id="VCATCH" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Sticky flag indicating whether a Watchpoint debug event has occurred" id="DWTTRAP" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Sticky flag indicating whether a Breakpoint debug event has occurred" id="BKPT" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Sticky flag indicating that a Halt request debug event or Step debug event has occurred" id="HALTED" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MMFAR" width="32" description="Shows the address of the memory location that caused an MPU fault" id="MMFAR" offset="0x38">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="This register is updated with the address of a location that produced a MemManage fault. The MMFSR shows the cause of the fault, and whether this field is valid. This field is valid only when MMFSR.MMARVALID is set, otherwise it is UNKNOWN" id="ADDRESS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="BFAR" width="32" description="Shows the address associated with a precise data access BusFault" id="BFAR" offset="0x3c">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="This register is updated with the address of a location that produced a BusFault. The BFSR shows the reason for the fault. This field is valid only when BFSR.BFARVALID is set, otherwise it is UNKNOWN" id="ADDRESS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="AFSR" width="32" description="This register is used to determine additional system fault information to software. Single-cycle high level on an auxiliary faults is latched as one. The bit can only be cleared by writing a one to the corresponding bit. Auxiliary fault inputs to the CPU are tied to 0." id="AFSR" offset="0x40">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Implementation defined. The bits map directly onto the signal assignment to the auxiliary fault inputs. Tied to 0" id="IMPDEF" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_PFR0" width="32" description="Gives top-level information about the instruction set supported by the PE" id="ID_PFR0" offset="0x44">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="T32 instruction set support" id="State1" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="A32 instruction set support" id="State0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_PFR1" width="32" description="Gives information about the programmers&#39; model and Extensions support" id="ID_PFR1" offset="0x48">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Identifies support for the M-Profile programmers&#39; model support" id="MProgMod" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Identifies whether the Security Extension is implemented" id="Security" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_DFR0" width="32" description="Provides top level information about the debug system" id="ID_DFR0" offset="0x4c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Indicates the supported M-profile debug architecture" id="MProfDbg" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="19" width="20" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_AFR0" width="32" description="Provides information about the IMPLEMENTATION DEFINED features of the PE" id="ID_AFR0" offset="0x50">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="IMPLEMENTATION DEFINED meaning" id="IMPDEF3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="IMPLEMENTATION DEFINED meaning" id="IMPDEF2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="IMPLEMENTATION DEFINED meaning" id="IMPDEF1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="IMPLEMENTATION DEFINED meaning" id="IMPDEF0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_MMFR0" width="32" description="Provides information about the implemented memory model and memory management support" id="ID_MMFR0" offset="0x54">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Indicates support for Auxiliary Control Registers" id="AuxReg" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Indicates support for tightly coupled memories (TCMs)" id="TCM" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Indicates the number of shareability levels implemented" id="ShareLvl" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the outermost shareability domain implemented" id="OuterShr" resetval="0xf">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates support for the protected memory system architecture (PMSA)" id="PMSA" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_MMFR1" width="32" description="Provides information about the implemented memory model and memory management support" id="ID_MMFR1" offset="0x58">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_MMFR2" width="32" description="Provides information about the implemented memory model and memory management support" id="ID_MMFR2" offset="0x5c">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Indicates the support for Wait For Interrupt (WFI) stalling" id="WFIStall" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="23" width="24" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_MMFR3" width="32" description="Provides information about the implemented memory model and memory management support" id="ID_MMFR3" offset="0x60">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the supported branch predictor maintenance" id="BPMaint" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates the supported cache maintenance operations by set/way" id="CMaintSW" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Indicates the supported cache maintenance operations by address" id="CMaintVA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_ISAR0" width="32" description="Provides information about the instruction set implemented by the PE" id="ID_ISAR0" offset="0x64">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Indicates the supported Divide instructions" id="Divide" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Indicates the implemented Debug instructions" id="Debug" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Indicates the supported Coprocessor instructions" id="Coproc" resetval="0x4">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Indicates the supported combined Compare and Branch instructions" id="CmpBranch" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the supported bit field instructions" id="BitField" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates the supported bit count instructions" id="BitCount" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_ISAR1" width="32" description="Provides information about the instruction set implemented by the PE" id="ID_ISAR1" offset="0x68">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Indicates the implemented Interworking instructions" id="Interwork" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Indicates the implemented for data-processing instructions with long immediates" id="Immediate" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Indicates the implemented If-Then instructions" id="IfThen" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Indicates the implemented Extend instructions" id="Extend" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="11" width="12" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ID_ISAR2" width="32" description="Provides information about the instruction set implemented by the PE" id="ID_ISAR2" offset="0x6c">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Indicates the implemented Reversal instructions" id="Reversal" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Indicates the implemented advanced unsigned Multiply instructions" id="MultU" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Indicates the implemented advanced signed Multiply instructions" id="MultS" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Indicates the implemented additional Multiply instructions" id="Mult" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the support for interruptible multi-access instructions" id="MultiAccessInt" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates the implemented Memory Hint instructions" id="MemHint" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Indicates the implemented additional load/store instructions" id="LoadStore" resetval="0x2">
      </bitfield>
   </register>
   <register acronym="ID_ISAR3" width="32" description="Provides information about the instruction set implemented by the PE" id="ID_ISAR3" offset="0x70">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Indicates the implemented true NOP instructions" id="TrueNOP" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Indicates the support for T32 non flag-setting MOV instructions" id="T32Copy" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Indicates the implemented Table Branch instructions" id="TabBranch" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Used in conjunction with ID_ISAR4.SynchPrim_frac to indicate the implemented Synchronization Primitive instructions" id="SynchPrim" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the implemented SVC instructions" id="SVC" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates the implemented SIMD instructions" id="SIMD" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Indicates the implemented saturating instructions" id="Saturate" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="ID_ISAR4" width="32" description="Provides information about the instruction set implemented by the PE" id="ID_ISAR4" offset="0x74">
      <bitfield range="" begin="31" width="4" end="28" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Indicates the implemented M profile instructions to modify the PSRs" id="PSR_M" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Used in conjunction with ID_ISAR3.SynchPrim to indicate the implemented Synchronization Primitive instructions" id="SyncPrim_frac" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Indicates the implemented Barrier instructions" id="Barrier" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="Indicates the support for writeback addressing modes" id="Writeback" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates the support for writeback addressing modes" id="WithShifts" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Indicates the implemented unprivileged instructions" id="Unpriv" resetval="0x2">
      </bitfield>
   </register>
   <register acronym="ID_ISAR5" width="32" description="Provides information about the instruction set implemented by the PE" id="ID_ISAR5" offset="0x78">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CLIDR" width="32" description="Identifies the type of caches implemented and the level of coherency and unification" id="CLIDR" offset="0x7c">
      <bitfield range="" begin="31" width="2" end="30" rwaccess="RO" description="This field indicates the boundary between inner and outer domain" id="ICB" resetval="0x0">
         <bitenum id="L3" value="3" token="L3 cache is the highest inner level" description="L3 cache is the highest inner level"/>
         <bitenum id="L2" value="2" token="L2 cache is the highest inner level" description="L2 cache is the highest inner level"/>
         <bitenum id="L1" value="1" token="L1 cache is the highest inner level" description="L1 cache is the highest inner level"/>
         <bitenum id="NA" value="0" token="Not disclosed in this mechanism" description="Not disclosed in this mechanism"/>
      </bitfield>
      <bitfield range="" begin="29" width="3" end="27" rwaccess="RO" description="This field indicates the Level of Unification Uniprocessor for the cache
hierarchy" id="LoUU" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RO" description="This field indicates the Level of Coherence for the cache hierarchy" id="LoC" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="3" end="21" rwaccess="RO" description="Enables Non-secure access to coprocessor CP0" id="LoUIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="3" end="18" rwaccess="RO" description="Cache type field 7. Indicates the type of cache implemented at level 7." id="Ctype7" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
      <bitfield range="" begin="17" width="3" end="15" rwaccess="RO" description="Cache type field 6. Indicates the type of cache implemented at level 6." id="Ctype6" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
      <bitfield range="" begin="14" width="3" end="12" rwaccess="RO" description="Cache type field 5. Indicates the type of cache implemented at level 5." id="Ctype5" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Cache type field 4. Indicates the type of cache implemented at level 4." id="Ctype4" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
      <bitfield range="" begin="8" width="3" end="6" rwaccess="RO" description="Cache type field 3. Indicates the type of cache implemented at level 3." id="Ctype3" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
      <bitfield range="" begin="5" width="3" end="3" rwaccess="RO" description="Cache type field 2. Indicates the type of cache implemented at level 2." id="Ctype2" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Cache type field 1. Indicates the type of cache implemented at level 1." id="Ctype1" resetval="0x0">
         <bitenum id="BOTH_UNIFIED" value="4" token="Unified cache" description="Unified cache"/>
         <bitenum id="BOTH_SEP" value="3" token="Separate instruction and data caches" description="Separate instruction and data caches"/>
         <bitenum id="DATA" value="2" token="Data cache only" description="Data cache only"/>
         <bitenum id="INSTR" value="1" token="Instruction cache only" description="Instruction cache only"/>
         <bitenum id="NO_CACHE" value="0" token="No cache" description="No cache"/>
      </bitfield>
   </register>
   <register acronym="CTR" width="32" description="The CTR provides information about the architecture of the currently selected cache" id="CTR" offset="0x80">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Reserved, RES1" id="RES1" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="30" width="3" end="28" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="27" width="4" end="24" rwaccess="RO" description="Log2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified" id="CWG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="4" end="20" rwaccess="RO" description="Log2 of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions" id="ERG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE" id="DminLine" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="2" end="14" rwaccess="RO" description="Reserved, RES1" id="RES1_1" resetval="0x3">
      </bitfield>
      <bitfield range="" begin="13" width="10" end="4" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE" id="IminLine" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CCSIDR" width="32" description="Provides information about the architecture of the caches. CCSIDR is RES0 if CLIDR is zero." id="CCSIDR" offset="0x84">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Indicates whether the currently selected cache level supports Write-Through" id="WT" resetval="0x1">
         <bitenum id="Supported" value="1" token="Supported" description="Supported"/>
         <bitenum id="NOT_SUPPORTED" value="0" token="Not supported" description="Not supported"/>
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RO" description="Indicates whether the currently selected cache level supports Write-Back" id="WB" resetval="0x0">
         <bitenum id="Supported" value="1" token="Supported" description="Supported"/>
         <bitenum id="NOT_SUPPORTED" value="0" token="Not supported" description="Not supported"/>
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RO" description="Indicates whether the currently selected cache level supports read-allocation" id="RA" resetval="0x0">
         <bitenum id="Supported" value="1" token="Supported" description="Supported"/>
         <bitenum id="NOT_SUPPORTED" value="0" token="Not supported" description="Not supported"/>
      </bitfield>
      <bitfield range="" begin="28" width="1" end="28" rwaccess="RO" description="Indicates whether the currently selected cache level supports write-allocation" id="WA" resetval="0x0">
         <bitenum id="Supported" value="1" token="Supported" description="Supported"/>
         <bitenum id="NOT_SUPPORTED" value="0" token="Not supported" description="Not supported"/>
      </bitfield>
      <bitfield range="" begin="27" width="15" end="13" rwaccess="RO" description="Indicates (Number of sets in the currently selected cache) - 1. Therefore, a value of 0
indicates that 1 is set in the cache. The number of sets does not have to be a power of 2" id="NumSets" resetval="0x6">
      </bitfield>
      <bitfield range="" begin="12" width="10" end="3" rwaccess="RO" description="Indicates (Associativity of cache) - 1. A value of 0 indicates an associativity of 1. The
associativity does not have to be a power of 2" id="Associativity" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Indicates (Log2(Number of words per line in the currently selected cache)) - 2." id="LineSize" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CSSELR" width="32" description="Selects the current Cache Size ID Register, CCSIDR, by specifying the required cache level and the cache
type (either instruction or data cache)" id="CSSELR" offset="0x88">
      <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved,Res0" id="Res0" resetval="0x8000c00">
      </bitfield>
      <bitfield range="" begin="3" width="3" end="1" rwaccess="RO" description="Selects which cache level is to be identified. Permitted values are from 0b000, indicating Level
1 cache, to 0b110 indicating Level 7 cache" id="Level" resetval="0x0">
         <bitenum id="L7" value="6" token="Level 7 cache" description="Level 7 cache"/>
         <bitenum id="L6" value="5" token="Level 6 cache" description="Level 6 cache"/>
         <bitenum id="L5" value="4" token="Level 5 cache" description="Level 5 cache"/>
         <bitenum id="L4" value="3" token="Level 4 cache" description="Level 4 cache"/>
         <bitenum id="L3" value="2" token="Level 3 cache" description="Level 3 cache"/>
         <bitenum id="L2" value="1" token="Level 2 cache" description="Level 2 cache"/>
         <bitenum id="L1" value="0" token="Level 1 cache" description="Level 1 cache"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Selects whether the instruction or the data cache is to be identified" id="InD" resetval="0x0">
         <bitenum id="INSTR" value="1" token="Instruction cache" description="Instruction cache"/>
         <bitenum id="DATA" value="0" token="Data or unified cache" description="Data or unified cache"/>
      </bitfield>
   </register>
   <register acronym="CPACR" width="32" description="Specifies the access privileges for coprocessors and the FP Extension" id="CPACR" offset="0x8c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="2" end="22" rwaccess="RW" description="The value in this field is ignored. If the implementation does not include the FP Extension, this field is RAZ/WI. If the value of this bit is not programmed to the same value as the CP10 field, then the value is UNKNOWN" id="CP11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="2" end="20" rwaccess="RW" description="Defines the access rights for the floating-point functionality" id="CP10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="19" width="4" end="16" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="2" end="14" rwaccess="RW" description=" Controls access privileges for coprocessor 7" id="CP7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="2" end="12" rwaccess="RW" description=" Controls access privileges for coprocessor 6" id="CP6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description=" Controls access privileges for coprocessor 5" id="CP5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description=" Controls access privileges for coprocessor 4" id="CP4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description=" Controls access privileges for coprocessor 3" id="CP3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description=" Controls access privileges for coprocessor 2" id="CP2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description=" Controls access privileges for coprocessor 1" id="CP1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description=" Controls access privileges for coprocessor 0" id="CP0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="NSACR" width="32" description="Defines the Non-secure access permissions for both the FP Extension and coprocessors CP0 to CP7" id="NSACR" offset="0x90">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Enables Non-secure access to the Floating-point Extension" id="CP11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Enables Non-secure access to the Floating-point Extension" id="CP10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Enables Non-secure access to coprocessor CP7" id="CP7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Enables Non-secure access to coprocessor CP6" id="CP6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Enables Non-secure access to coprocessor CP5" id="CP5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Enables Non-secure access to coprocessor CP4" id="CP4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Enables Non-secure access to coprocessor CP3" id="CP3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Enables Non-secure access to coprocessor CP2" id="CP2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Enables Non-secure access to coprocessor CP1" id="CP1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enables Non-secure access to coprocessor CP0" id="CP0" resetval="0x0">
      </bitfield>
   </register>
</module>
