<stg><name>Matrix_Vector_Activa</name>


<trans_list>

<trans id="659" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
:0  %accu_V_0_0_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="32">
<![CDATA[
:1  %accu_V_0_1_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="32">
<![CDATA[
:2  %accu_V_0_2_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_2_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="32">
<![CDATA[
:3  %accu_V_0_3_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_3_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
:5  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="32">
<![CDATA[
:6  %inputBuf_8_V_1 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="32">
<![CDATA[
:7  %inputBuf_8_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="32">
<![CDATA[
:8  %inputBuf_8_V_4 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="32">
<![CDATA[
:9  %inputBuf_8_V_6 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="32">
<![CDATA[
:10  %inputBuf_8_V_7 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="32">
<![CDATA[
:11  %inputBuf_8_V_5 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="32">
<![CDATA[
:12  %inputBuf_8_V_3 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="32">
<![CDATA[
:13  %inputBuf_8_V_8 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="32">
<![CDATA[
:14  %inputBuf_8_V_9 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i48* %weight_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i17 [ 0, %0 ], [ %i, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %icmp_ln248 = icmp eq i17 %i_0, -1472

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %i = add i17 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln248, label %3, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %nf_assign_load_1 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln249"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %icmp_ln252 = icmp eq i32 %nf_assign_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:4  %sf_1_load = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:5  %inputBuf_8_V_1_load = load i24* %inputBuf_8_V_1

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:6  %inputBuf_8_V_2_load = load i24* %inputBuf_8_V_2

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_2_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:7  %inputBuf_8_V_4_load = load i24* %inputBuf_8_V_4

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_4_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:8  %inputBuf_8_V_6_load = load i24* %inputBuf_8_V_6

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_6_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:9  %inputBuf_8_V_7_load = load i24* %inputBuf_8_V_7

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_7_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:10  %inputBuf_8_V_5_load = load i24* %inputBuf_8_V_5

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_5_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:11  %inputBuf_8_V_3_load = load i24* %inputBuf_8_V_3

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:12  %inputBuf_8_V_8_load = load i24* %inputBuf_8_V_8

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_8_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24">
<![CDATA[
hls_label_0_begin:13  %inputBuf_8_V_9_load = load i24* %inputBuf_8_V_9

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_9_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:14  br i1 %icmp_ln252, label %_ifconv, label %2

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32">
<![CDATA[
:0  %trunc_ln321_1 = trunc i32 %sf_1_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="4">
<![CDATA[
:1  %inElem_V = call i24 @_ssdm_op_Mux.ap_auto.9i24.i4(i24 %inputBuf_8_V_1_load, i24 %inputBuf_8_V_2_load, i24 %inputBuf_8_V_4_load, i24 %inputBuf_8_V_6_load, i24 %inputBuf_8_V_7_load, i24 %inputBuf_8_V_5_load, i24 %inputBuf_8_V_3_load, i24 %inputBuf_8_V_8_load, i24 %inputBuf_8_V_9_load, i4 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="inElem_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:0  %tmp_V_1 = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:1  %trunc_ln321 = trunc i32 %sf_1_load to i4

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:2  %icmp_ln321 = icmp eq i4 %trunc_ln321, 7

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %icmp_ln321_1 = icmp eq i4 %trunc_ln321, 6

]]></Node>
<StgValue><ssdm name="icmp_ln321_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4  %icmp_ln321_2 = icmp eq i4 %trunc_ln321, 5

]]></Node>
<StgValue><ssdm name="icmp_ln321_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %icmp_ln321_3 = icmp eq i4 %trunc_ln321, 4

]]></Node>
<StgValue><ssdm name="icmp_ln321_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %icmp_ln321_4 = icmp eq i4 %trunc_ln321, 3

]]></Node>
<StgValue><ssdm name="icmp_ln321_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:7  %icmp_ln321_5 = icmp eq i4 %trunc_ln321, 2

]]></Node>
<StgValue><ssdm name="icmp_ln321_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:8  %icmp_ln321_6 = icmp eq i4 %trunc_ln321, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %icmp_ln321_7 = icmp eq i4 %trunc_ln321, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %or_ln321 = or i1 %icmp_ln321_7, %icmp_ln321_6

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %or_ln321_1 = or i1 %icmp_ln321_5, %icmp_ln321_4

]]></Node>
<StgValue><ssdm name="or_ln321_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %or_ln321_2 = or i1 %icmp_ln321_3, %icmp_ln321_2

]]></Node>
<StgValue><ssdm name="or_ln321_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_ln321_3 = or i1 %icmp_ln321_1, %icmp_ln321

]]></Node>
<StgValue><ssdm name="or_ln321_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %or_ln321_4 = or i1 %or_ln321, %or_ln321_1

]]></Node>
<StgValue><ssdm name="or_ln321_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_ln321_5 = or i1 %or_ln321_2, %or_ln321_3

]]></Node>
<StgValue><ssdm name="or_ln321_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_ln321_6 = or i1 %or_ln321_4, %or_ln321_5

]]></Node>
<StgValue><ssdm name="or_ln321_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:17  %inputBuf_8_V = select i1 %or_ln321_6, i24 %inputBuf_8_V_9_load, i24 %tmp_V_1

]]></Node>
<StgValue><ssdm name="inputBuf_8_V"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:18  %select_ln321 = select i1 %icmp_ln321_1, i24 %inputBuf_8_V_8_load, i24 %tmp_V_1

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:19  %select_ln321_1 = select i1 %or_ln321_2, i24 %inputBuf_8_V_8_load, i24 %select_ln321

]]></Node>
<StgValue><ssdm name="select_ln321_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:20  %select_ln321_2 = select i1 %or_ln321_4, i24 %inputBuf_8_V_8_load, i24 %select_ln321_1

]]></Node>
<StgValue><ssdm name="select_ln321_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:21  %inputBuf_8_V_11 = select i1 %or_ln321_6, i24 %select_ln321_2, i24 %inputBuf_8_V_8_load

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_11"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:22  %select_ln321_4 = select i1 %icmp_ln321_1, i24 %tmp_V_1, i24 %inputBuf_8_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln321_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:23  %select_ln321_5 = select i1 %or_ln321_2, i24 %inputBuf_8_V_3_load, i24 %select_ln321_4

]]></Node>
<StgValue><ssdm name="select_ln321_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:24  %inputBuf_8_V_12 = select i1 %or_ln321_4, i24 %inputBuf_8_V_3_load, i24 %select_ln321_5

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_12"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:25  %select_ln321_7 = select i1 %icmp_ln321_3, i24 %inputBuf_8_V_5_load, i24 %tmp_V_1

]]></Node>
<StgValue><ssdm name="select_ln321_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:26  %select_ln321_8 = select i1 %or_ln321_2, i24 %select_ln321_7, i24 %inputBuf_8_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln321_8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:27  %inputBuf_8_V_13 = select i1 %or_ln321_4, i24 %inputBuf_8_V_5_load, i24 %select_ln321_8

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_13"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:28  %select_ln321_10 = select i1 %icmp_ln321_3, i24 %tmp_V_1, i24 %inputBuf_8_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln321_10"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:29  %inputBuf_8_V_14 = select i1 %or_ln321_4, i24 %inputBuf_8_V_7_load, i24 %select_ln321_10

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_14"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:30  %select_ln321_12 = select i1 %icmp_ln321_5, i24 %inputBuf_8_V_6_load, i24 %tmp_V_1

]]></Node>
<StgValue><ssdm name="select_ln321_12"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:31  %select_ln321_13 = select i1 %or_ln321, i24 %inputBuf_8_V_6_load, i24 %select_ln321_12

]]></Node>
<StgValue><ssdm name="select_ln321_13"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:32  %inputBuf_8_V_15 = select i1 %or_ln321_4, i24 %select_ln321_13, i24 %inputBuf_8_V_6_load

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_15"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:33  %select_ln321_15 = select i1 %icmp_ln321_5, i24 %tmp_V_1, i24 %inputBuf_8_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln321_15"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:34  %inputBuf_8_V_16 = select i1 %or_ln321, i24 %inputBuf_8_V_4_load, i24 %select_ln321_15

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_16"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:35  %inputBuf_8_V_17 = select i1 %icmp_ln321_6, i24 %tmp_V_1, i24 %inputBuf_8_V_2_load

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_17"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:36  %inputBuf_8_V_18 = select i1 %icmp_ln321_7, i24 %inputBuf_8_V_2_load, i24 %inputBuf_8_V_17

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_18"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:37  %inputBuf_8_V_19 = select i1 %icmp_ln321_7, i24 %tmp_V_1, i24 %inputBuf_8_V_1_load

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_19"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:38  store i24 %inputBuf_8_V, i24* %inputBuf_8_V_9

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:39  store i24 %inputBuf_8_V_11, i24* %inputBuf_8_V_8

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:40  store i24 %inputBuf_8_V_12, i24* %inputBuf_8_V_3

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:41  store i24 %inputBuf_8_V_13, i24* %inputBuf_8_V_5

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:42  store i24 %inputBuf_8_V_14, i24* %inputBuf_8_V_7

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:43  store i24 %inputBuf_8_V_15, i24* %inputBuf_8_V_6

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:44  store i24 %inputBuf_8_V_16, i24* %inputBuf_8_V_4

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:45  store i24 %inputBuf_8_V_18, i24* %inputBuf_8_V_2

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:46  store i24 %inputBuf_8_V_19, i24* %inputBuf_8_V_1

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:47  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:5  %sf_1_load_1 = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_6:6  %tmp_V_2 = call i48 @_ssdm_op_Read.axis.volatile.i48P(i48* %weight_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:7  %icmp_ln271 = icmp eq i32 %sf_1_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="48">
<![CDATA[
hls_label_6:12  %trunc_ln647 = trunc i48 %tmp_V_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:13  %p_Result_1_0_1 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:14  %p_Result_1_0_2 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_1_0_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:43  %p_Result_1_1 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:44  %p_Result_1_1_1 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:45  %p_Result_1_1_2 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_1_2"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:68  %p_Result_1_2 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:69  %p_Result_1_2_1 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:70  %p_Result_1_2_2 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_1_2_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:93  %p_Result_1_3 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 36, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:94  %p_Result_1_3_1 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="p_Result_1_3_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:95  %p_Result_1_3_2 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %tmp_V_2, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_3_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:118  %sf = add i32 1, %sf_1_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:119  %icmp_ln289 = icmp eq i32 %sf, 9

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_6:124  br i1 %icmp_ln289, label %.preheader15.0, label %hls_label_6.hls_label_0_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_6.hls_label_0_end_crit_edge:0  store i32 %sf, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6.hls_label_0_end_crit_edge:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader15.0:372  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
hls_label_6:0  %act_m_val_V = phi i24 [ %tmp_V_1, %_ifconv ], [ %inElem_V, %2 ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="24">
<![CDATA[
hls_label_6:16  %trunc_ln647_1 = trunc i24 %act_m_val_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:17  %sext_ln215 = sext i4 %trunc_ln647 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="8">
<![CDATA[
hls_label_6:18  %sext_ln215_1 = sext i8 %trunc_ln647_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:19  %mul_ln1352 = mul i12 %sext_ln215_1, %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:24  %arg_V_read_assign_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %act_m_val_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:25  %sext_ln215_2 = sext i4 %p_Result_1_0_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="8">
<![CDATA[
hls_label_6:26  %sext_ln215_3 = sext i8 %arg_V_read_assign_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:27  %mul_ln1352_1 = mul i12 %sext_ln215_3, %sext_ln215_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:28  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_1, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:29  %sext_ln170 = sext i12 %mul_ln1352_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:32  %arg_V_read_assign_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %act_m_val_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:33  %sext_ln215_4 = sext i4 %p_Result_1_0_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="8">
<![CDATA[
hls_label_6:34  %sext_ln215_5 = sext i8 %arg_V_read_assign_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:35  %mul_ln1352_2 = mul i12 %sext_ln215_5, %sext_ln215_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:36  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_2, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:37  %sext_ln700_1 = sext i12 %mul_ln1352_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:39  %add_ln700_1 = add i13 %sext_ln700_1, %sext_ln170

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:47  %sext_ln215_6 = sext i4 %p_Result_1_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:48  %mul_ln1352_3 = mul i12 %sext_ln215_1, %sext_ln215_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:53  %sext_ln215_7 = sext i4 %p_Result_1_1_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:54  %mul_ln1352_4 = mul i12 %sext_ln215_3, %sext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:55  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_4, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:56  %sext_ln170_1 = sext i12 %mul_ln1352_4 to i13

]]></Node>
<StgValue><ssdm name="sext_ln170_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:59  %sext_ln215_8 = sext i4 %p_Result_1_1_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:60  %mul_ln1352_5 = mul i12 %sext_ln215_5, %sext_ln215_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:61  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_5, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:62  %sext_ln700_4 = sext i12 %mul_ln1352_5 to i13

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:64  %add_ln700_4 = add i13 %sext_ln700_4, %sext_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:72  %sext_ln215_9 = sext i4 %p_Result_1_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:73  %mul_ln1352_6 = mul i12 %sext_ln215_1, %sext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:78  %sext_ln215_10 = sext i4 %p_Result_1_2_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:79  %mul_ln1352_7 = mul i12 %sext_ln215_3, %sext_ln215_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:80  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_7, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:81  %sext_ln170_2 = sext i12 %mul_ln1352_7 to i13

]]></Node>
<StgValue><ssdm name="sext_ln170_2"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:84  %sext_ln215_11 = sext i4 %p_Result_1_2_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:85  %mul_ln1352_8 = mul i12 %sext_ln215_5, %sext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:86  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_8, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:87  %sext_ln700_7 = sext i12 %mul_ln1352_8 to i13

]]></Node>
<StgValue><ssdm name="sext_ln700_7"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:89  %add_ln700_7 = add i13 %sext_ln700_7, %sext_ln170_2

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:97  %sext_ln215_12 = sext i4 %p_Result_1_3 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:98  %mul_ln1352_9 = mul i12 %sext_ln215_1, %sext_ln215_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:103  %sext_ln215_13 = sext i4 %p_Result_1_3_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:104  %mul_ln1352_10 = mul i12 %sext_ln215_3, %sext_ln215_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:105  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_10, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:106  %sext_ln170_3 = sext i12 %mul_ln1352_10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln170_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="4">
<![CDATA[
hls_label_6:109  %sext_ln215_14 = sext i4 %p_Result_1_3_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:110  %mul_ln1352_11 = mul i12 %sext_ln215_5, %sext_ln215_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:111  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_11, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:112  %sext_ln700_10 = sext i12 %mul_ln1352_11 to i13

]]></Node>
<StgValue><ssdm name="sext_ln700_10"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:114  %add_ln700_10 = add i13 %sext_ln700_10, %sext_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15.0:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="32">
<![CDATA[
.preheader15.0:1  %zext_ln142 = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:2  %threshs_m_thresholds_56 = getelementptr [16 x i16]* @threshs_m_thresholds_55, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_56"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:3  %threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_57"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:7  %threshs_m_thresholds_58 = getelementptr [16 x i16]* @threshs_m_thresholds_54, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_58"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:8  %threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_59"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:12  %threshs_m_thresholds_60 = getelementptr [16 x i16]* @threshs_m_thresholds_49, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_60"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:13  %threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_61"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:17  %threshs_m_thresholds_62 = getelementptr [16 x i16]* @threshs_m_thresholds_48, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_62"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:18  %threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_63"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:22  %threshs_m_thresholds_64 = getelementptr [16 x i16]* @threshs_m_thresholds_47, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_64"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:23  %threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_65"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:27  %threshs_m_thresholds_66 = getelementptr [16 x i16]* @threshs_m_thresholds_46, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_66"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:28  %threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_67"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:32  %threshs_m_thresholds_68 = getelementptr [16 x i16]* @threshs_m_thresholds_45, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_68"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:33  %threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_69"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:37  %threshs_m_thresholds_70 = getelementptr [16 x i16]* @threshs_m_thresholds_44, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_70"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:38  %threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_71"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:42  %threshs_m_thresholds_72 = getelementptr [16 x i16]* @threshs_m_thresholds_43, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_72"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:43  %threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_73"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:47  %threshs_m_thresholds_74 = getelementptr [16 x i16]* @threshs_m_thresholds_42, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_74"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:48  %threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_75"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:52  %threshs_m_thresholds_76 = getelementptr [16 x i16]* @threshs_m_thresholds_53, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_76"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:53  %threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_77"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:57  %threshs_m_thresholds_78 = getelementptr [16 x i16]* @threshs_m_thresholds_52, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_78"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:58  %threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_79"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:62  %threshs_m_thresholds_80 = getelementptr [16 x i16]* @threshs_m_thresholds_51, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_80"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:63  %threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_81"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:67  %threshs_m_thresholds_82 = getelementptr [16 x i16]* @threshs_m_thresholds_50, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_82"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:68  %threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_83"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:93  %threshs_m_thresholds_84 = getelementptr [16 x i16]* @threshs_m_thresholds_41, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_84"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:94  %threshs_m_thresholds_85 = load i16* %threshs_m_thresholds_84, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_85"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:98  %threshs_m_thresholds_86 = getelementptr [16 x i16]* @threshs_m_thresholds_40, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_86"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:99  %threshs_m_thresholds_87 = load i16* %threshs_m_thresholds_86, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_87"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:103  %threshs_m_thresholds_88 = getelementptr [16 x i16]* @threshs_m_thresholds_35, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_88"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:104  %threshs_m_thresholds_89 = load i16* %threshs_m_thresholds_88, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_89"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:108  %threshs_m_thresholds_90 = getelementptr [16 x i16]* @threshs_m_thresholds_34, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_90"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:109  %threshs_m_thresholds_91 = load i16* %threshs_m_thresholds_90, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_91"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:113  %threshs_m_thresholds_92 = getelementptr [16 x i16]* @threshs_m_thresholds_33, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_92"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:114  %threshs_m_thresholds_93 = load i16* %threshs_m_thresholds_92, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_93"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:118  %threshs_m_thresholds_94 = getelementptr [16 x i16]* @threshs_m_thresholds_32, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_94"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:119  %threshs_m_thresholds_95 = load i16* %threshs_m_thresholds_94, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_95"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:123  %threshs_m_thresholds_96 = getelementptr [16 x i16]* @threshs_m_thresholds_31, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_96"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:124  %threshs_m_thresholds_97 = load i16* %threshs_m_thresholds_96, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_97"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:128  %threshs_m_thresholds_98 = getelementptr [16 x i16]* @threshs_m_thresholds_30, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_98"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:129  %threshs_m_thresholds_99 = load i16* %threshs_m_thresholds_98, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_99"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:133  %threshs_m_thresholds_100 = getelementptr [16 x i16]* @threshs_m_thresholds_29, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_100"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:134  %threshs_m_thresholds_101 = load i16* %threshs_m_thresholds_100, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_101"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:138  %threshs_m_thresholds_102 = getelementptr [16 x i16]* @threshs_m_thresholds_28, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_102"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:139  %threshs_m_thresholds_103 = load i16* %threshs_m_thresholds_102, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_103"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:143  %threshs_m_thresholds_104 = getelementptr [16 x i16]* @threshs_m_thresholds_39, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_104"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:144  %threshs_m_thresholds_105 = load i16* %threshs_m_thresholds_104, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_105"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:148  %threshs_m_thresholds_106 = getelementptr [16 x i16]* @threshs_m_thresholds_38, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_106"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:149  %threshs_m_thresholds_107 = load i16* %threshs_m_thresholds_106, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_107"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:153  %threshs_m_thresholds_108 = getelementptr [16 x i16]* @threshs_m_thresholds_37, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_108"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:154  %threshs_m_thresholds_109 = load i16* %threshs_m_thresholds_108, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_109"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:158  %threshs_m_thresholds_110 = getelementptr [16 x i16]* @threshs_m_thresholds_36, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_110"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:159  %threshs_m_thresholds_111 = load i16* %threshs_m_thresholds_110, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_111"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:184  %threshs_m_thresholds_112 = getelementptr [16 x i16]* @threshs_m_thresholds_27, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_112"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:185  %threshs_m_thresholds_113 = load i16* %threshs_m_thresholds_112, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_113"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:189  %threshs_m_thresholds_114 = getelementptr [16 x i16]* @threshs_m_thresholds_26, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_114"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:190  %threshs_m_thresholds_115 = load i16* %threshs_m_thresholds_114, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_115"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:194  %threshs_m_thresholds_116 = getelementptr [16 x i16]* @threshs_m_thresholds_21, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_116"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:195  %threshs_m_thresholds_117 = load i16* %threshs_m_thresholds_116, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_117"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:199  %threshs_m_thresholds_118 = getelementptr [16 x i16]* @threshs_m_thresholds_20, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_118"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:200  %threshs_m_thresholds_119 = load i16* %threshs_m_thresholds_118, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_119"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:204  %threshs_m_thresholds_120 = getelementptr [16 x i16]* @threshs_m_thresholds_19, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_120"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:205  %threshs_m_thresholds_121 = load i16* %threshs_m_thresholds_120, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_121"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:209  %threshs_m_thresholds_122 = getelementptr [16 x i16]* @threshs_m_thresholds_18, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_122"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:210  %threshs_m_thresholds_123 = load i16* %threshs_m_thresholds_122, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_123"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:214  %threshs_m_thresholds_124 = getelementptr [16 x i16]* @threshs_m_thresholds_17, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_124"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:215  %threshs_m_thresholds_125 = load i16* %threshs_m_thresholds_124, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_125"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:219  %threshs_m_thresholds_126 = getelementptr [16 x i16]* @threshs_m_thresholds_16, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_126"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:220  %threshs_m_thresholds_127 = load i16* %threshs_m_thresholds_126, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_127"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:224  %threshs_m_thresholds_128 = getelementptr [16 x i16]* @threshs_m_thresholds_15, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_128"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:225  %threshs_m_thresholds_129 = load i16* %threshs_m_thresholds_128, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_129"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:229  %threshs_m_thresholds_130 = getelementptr [16 x i16]* @threshs_m_thresholds_14, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_130"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:230  %threshs_m_thresholds_131 = load i16* %threshs_m_thresholds_130, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_131"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:234  %threshs_m_thresholds_132 = getelementptr [16 x i16]* @threshs_m_thresholds_25, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_132"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:235  %threshs_m_thresholds_133 = load i16* %threshs_m_thresholds_132, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_133"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:239  %threshs_m_thresholds_134 = getelementptr [16 x i16]* @threshs_m_thresholds_24, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_134"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:240  %threshs_m_thresholds_135 = load i16* %threshs_m_thresholds_134, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_135"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:244  %threshs_m_thresholds_136 = getelementptr [16 x i16]* @threshs_m_thresholds_23, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_136"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:245  %threshs_m_thresholds_137 = load i16* %threshs_m_thresholds_136, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_137"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:249  %threshs_m_thresholds_138 = getelementptr [16 x i16]* @threshs_m_thresholds_22, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_138"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:250  %threshs_m_thresholds_139 = load i16* %threshs_m_thresholds_138, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_139"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:275  %threshs_m_thresholds_140 = getelementptr [16 x i16]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_140"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:276  %threshs_m_thresholds_141 = load i16* %threshs_m_thresholds_140, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_141"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:280  %threshs_m_thresholds_142 = getelementptr [16 x i16]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_142"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:281  %threshs_m_thresholds_143 = load i16* %threshs_m_thresholds_142, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_143"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:285  %threshs_m_thresholds_144 = getelementptr [16 x i16]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_144"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:286  %threshs_m_thresholds_145 = load i16* %threshs_m_thresholds_144, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_145"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:290  %threshs_m_thresholds_146 = getelementptr [16 x i16]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_146"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:291  %threshs_m_thresholds_147 = load i16* %threshs_m_thresholds_146, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_147"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:295  %threshs_m_thresholds_148 = getelementptr [16 x i16]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_148"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:296  %threshs_m_thresholds_149 = load i16* %threshs_m_thresholds_148, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_149"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:300  %threshs_m_thresholds_150 = getelementptr [16 x i16]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_150"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:301  %threshs_m_thresholds_151 = load i16* %threshs_m_thresholds_150, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_151"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:305  %threshs_m_thresholds_152 = getelementptr [16 x i16]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_152"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:306  %threshs_m_thresholds_153 = load i16* %threshs_m_thresholds_152, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_153"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:310  %threshs_m_thresholds_154 = getelementptr [16 x i16]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_154"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:311  %threshs_m_thresholds_155 = load i16* %threshs_m_thresholds_154, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_155"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:315  %threshs_m_thresholds_156 = getelementptr [16 x i16]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_156"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:316  %threshs_m_thresholds_157 = load i16* %threshs_m_thresholds_156, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_157"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:320  %threshs_m_thresholds_158 = getelementptr [16 x i16]* @threshs_m_thresholds, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_158"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:321  %threshs_m_thresholds_159 = load i16* %threshs_m_thresholds_158, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_159"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:325  %threshs_m_thresholds_160 = getelementptr [16 x i16]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_160"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:326  %threshs_m_thresholds_161 = load i16* %threshs_m_thresholds_160, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_161"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:330  %threshs_m_thresholds_162 = getelementptr [16 x i16]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_162"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:331  %threshs_m_thresholds_163 = load i16* %threshs_m_thresholds_162, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_163"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:335  %threshs_m_thresholds_164 = getelementptr [16 x i16]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_164"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:336  %threshs_m_thresholds_165 = load i16* %threshs_m_thresholds_164, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_165"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:340  %threshs_m_thresholds_166 = getelementptr [16 x i16]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_166"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:341  %threshs_m_thresholds_167 = load i16* %threshs_m_thresholds_166, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_167"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.0:368  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.0:369  %icmp_ln301 = icmp eq i32 %nf, 16

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.0:370  %select_ln301 = select i1 %icmp_ln301, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="select_ln301"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
.preheader15.0:371  store i32 %select_ln301, i32* %nf_assign

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:1  %accu_V_0_0_0_load = load i16* %accu_V_0_0_0

]]></Node>
<StgValue><ssdm name="accu_V_0_0_0_load"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:2  %accu_V_0_1_0_load = load i16* %accu_V_0_1_0

]]></Node>
<StgValue><ssdm name="accu_V_0_1_0_load"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:3  %accu_V_0_2_0_load = load i16* %accu_V_0_2_0

]]></Node>
<StgValue><ssdm name="accu_V_0_2_0_load"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:4  %accu_V_0_3_0_load = load i16* %accu_V_0_3_0

]]></Node>
<StgValue><ssdm name="accu_V_0_3_0_load"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:8  %select_ln271 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_3_0_load

]]></Node>
<StgValue><ssdm name="select_ln271"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:9  %select_ln271_1 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_1"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:10  %select_ln271_2 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_2"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:11  %select_ln271_3 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_3"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:15  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:20  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="12">
<![CDATA[
hls_label_6:21  %sext_ln700 = sext i12 %mul_ln1352 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:22  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:23  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:30  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:31  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:38  %add_ln700 = add i16 %sext_ln700, %select_ln271_3

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="13">
<![CDATA[
hls_label_6:40  %sext_ln700_2 = sext i13 %add_ln700_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:41  %accu_0_0_V = add i16 %add_ln700, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:42  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:46  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:49  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_3, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="12">
<![CDATA[
hls_label_6:50  %sext_ln700_3 = sext i12 %mul_ln1352_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:51  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:52  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:57  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:58  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:63  %add_ln700_3 = add i16 %sext_ln700_3, %select_ln271_2

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="13">
<![CDATA[
hls_label_6:65  %sext_ln700_5 = sext i13 %add_ln700_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:66  %accu_0_1_V = add i16 %add_ln700_3, %sext_ln700_5

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:67  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:71  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:74  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_6, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="12">
<![CDATA[
hls_label_6:75  %sext_ln700_6 = sext i12 %mul_ln1352_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_6"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:76  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:77  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:82  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:83  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:88  %add_ln700_6 = add i16 %sext_ln700_6, %select_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="13">
<![CDATA[
hls_label_6:90  %sext_ln700_8 = sext i13 %add_ln700_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_8"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:91  %accu_0_2_V = add i16 %add_ln700_6, %sext_ln700_8

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:92  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:96  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:99  call void (...)* @_ssdm_op_SpecFUCore(i12 %mul_ln1352_9, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="12">
<![CDATA[
hls_label_6:100  %sext_ln700_9 = sext i12 %mul_ln1352_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_9"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:101  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:102  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:107  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:108  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:113  %add_ln700_9 = add i16 %sext_ln700_9, %select_ln271

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="13">
<![CDATA[
hls_label_6:115  %sext_ln700_11 = sext i13 %add_ln700_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_11"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:116  %accu_0_3_V = add i16 %add_ln700_9, %sext_ln700_11

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:117  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:120  store i16 %accu_0_3_V, i16* %accu_V_0_3_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:121  store i16 %accu_0_2_V, i16* %accu_V_0_2_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:122  store i16 %accu_0_1_V, i16* %accu_V_0_1_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:123  store i16 %accu_0_0_V, i16* %accu_V_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:3  %threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_57"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:4  %icmp_ln899 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_57

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:8  %threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_59"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:9  %icmp_ln899_1 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_59

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:13  %threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_61"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:14  %icmp_ln899_2 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_61

]]></Node>
<StgValue><ssdm name="icmp_ln899_2"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:18  %threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_63"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:19  %icmp_ln899_3 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_63

]]></Node>
<StgValue><ssdm name="icmp_ln899_3"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:23  %threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_65"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:24  %icmp_ln899_4 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_65

]]></Node>
<StgValue><ssdm name="icmp_ln899_4"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:28  %threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_67"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:29  %icmp_ln899_5 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_67

]]></Node>
<StgValue><ssdm name="icmp_ln899_5"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:33  %threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_69"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:34  %icmp_ln899_6 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_69

]]></Node>
<StgValue><ssdm name="icmp_ln899_6"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:38  %threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_71"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:39  %icmp_ln899_7 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_71

]]></Node>
<StgValue><ssdm name="icmp_ln899_7"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:40  %xor_ln899_7 = xor i1 %icmp_ln899_7, true

]]></Node>
<StgValue><ssdm name="xor_ln899_7"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:43  %threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_73"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:44  %icmp_ln899_8 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_73

]]></Node>
<StgValue><ssdm name="icmp_ln899_8"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:45  %xor_ln899_8 = xor i1 %icmp_ln899_8, true

]]></Node>
<StgValue><ssdm name="xor_ln899_8"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:48  %threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_75"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:49  %icmp_ln899_9 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_75

]]></Node>
<StgValue><ssdm name="icmp_ln899_9"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:50  %xor_ln899_9 = xor i1 %icmp_ln899_9, true

]]></Node>
<StgValue><ssdm name="xor_ln899_9"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:53  %threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_77"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:54  %icmp_ln899_10 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_77

]]></Node>
<StgValue><ssdm name="icmp_ln899_10"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:58  %threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_79"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:59  %icmp_ln899_11 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_79

]]></Node>
<StgValue><ssdm name="icmp_ln899_11"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:63  %threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_81"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:64  %icmp_ln899_12 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_81

]]></Node>
<StgValue><ssdm name="icmp_ln899_12"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:68  %threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_83"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:69  %icmp_ln899_13 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_83

]]></Node>
<StgValue><ssdm name="icmp_ln899_13"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:94  %threshs_m_thresholds_85 = load i16* %threshs_m_thresholds_84, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_85"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:95  %icmp_ln899_14 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_85

]]></Node>
<StgValue><ssdm name="icmp_ln899_14"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:99  %threshs_m_thresholds_87 = load i16* %threshs_m_thresholds_86, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_87"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:100  %icmp_ln899_15 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_87

]]></Node>
<StgValue><ssdm name="icmp_ln899_15"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:104  %threshs_m_thresholds_89 = load i16* %threshs_m_thresholds_88, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_89"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:105  %icmp_ln899_16 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_89

]]></Node>
<StgValue><ssdm name="icmp_ln899_16"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:109  %threshs_m_thresholds_91 = load i16* %threshs_m_thresholds_90, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_91"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:110  %icmp_ln899_17 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_91

]]></Node>
<StgValue><ssdm name="icmp_ln899_17"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:114  %threshs_m_thresholds_93 = load i16* %threshs_m_thresholds_92, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_93"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:115  %icmp_ln899_18 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_93

]]></Node>
<StgValue><ssdm name="icmp_ln899_18"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:119  %threshs_m_thresholds_95 = load i16* %threshs_m_thresholds_94, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_95"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:120  %icmp_ln899_19 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_95

]]></Node>
<StgValue><ssdm name="icmp_ln899_19"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:124  %threshs_m_thresholds_97 = load i16* %threshs_m_thresholds_96, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_97"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:125  %icmp_ln899_20 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_97

]]></Node>
<StgValue><ssdm name="icmp_ln899_20"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:129  %threshs_m_thresholds_99 = load i16* %threshs_m_thresholds_98, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_99"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:130  %icmp_ln899_21 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_99

]]></Node>
<StgValue><ssdm name="icmp_ln899_21"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:131  %xor_ln899_21 = xor i1 %icmp_ln899_21, true

]]></Node>
<StgValue><ssdm name="xor_ln899_21"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:134  %threshs_m_thresholds_101 = load i16* %threshs_m_thresholds_100, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_101"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:135  %icmp_ln899_22 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_101

]]></Node>
<StgValue><ssdm name="icmp_ln899_22"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:136  %xor_ln899_22 = xor i1 %icmp_ln899_22, true

]]></Node>
<StgValue><ssdm name="xor_ln899_22"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:139  %threshs_m_thresholds_103 = load i16* %threshs_m_thresholds_102, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_103"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:140  %icmp_ln899_23 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_103

]]></Node>
<StgValue><ssdm name="icmp_ln899_23"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:141  %xor_ln899_23 = xor i1 %icmp_ln899_23, true

]]></Node>
<StgValue><ssdm name="xor_ln899_23"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:144  %threshs_m_thresholds_105 = load i16* %threshs_m_thresholds_104, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_105"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:145  %icmp_ln899_24 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_105

]]></Node>
<StgValue><ssdm name="icmp_ln899_24"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:149  %threshs_m_thresholds_107 = load i16* %threshs_m_thresholds_106, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_107"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:150  %icmp_ln899_25 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_107

]]></Node>
<StgValue><ssdm name="icmp_ln899_25"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:154  %threshs_m_thresholds_109 = load i16* %threshs_m_thresholds_108, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_109"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:155  %icmp_ln899_26 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_109

]]></Node>
<StgValue><ssdm name="icmp_ln899_26"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:159  %threshs_m_thresholds_111 = load i16* %threshs_m_thresholds_110, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_111"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:160  %icmp_ln899_27 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_111

]]></Node>
<StgValue><ssdm name="icmp_ln899_27"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:185  %threshs_m_thresholds_113 = load i16* %threshs_m_thresholds_112, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_113"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:186  %icmp_ln899_28 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_113

]]></Node>
<StgValue><ssdm name="icmp_ln899_28"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:190  %threshs_m_thresholds_115 = load i16* %threshs_m_thresholds_114, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_115"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:191  %icmp_ln899_29 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_115

]]></Node>
<StgValue><ssdm name="icmp_ln899_29"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:195  %threshs_m_thresholds_117 = load i16* %threshs_m_thresholds_116, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_117"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:196  %icmp_ln899_30 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_117

]]></Node>
<StgValue><ssdm name="icmp_ln899_30"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:200  %threshs_m_thresholds_119 = load i16* %threshs_m_thresholds_118, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_119"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:201  %icmp_ln899_31 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_119

]]></Node>
<StgValue><ssdm name="icmp_ln899_31"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:205  %threshs_m_thresholds_121 = load i16* %threshs_m_thresholds_120, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_121"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:206  %icmp_ln899_32 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_121

]]></Node>
<StgValue><ssdm name="icmp_ln899_32"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:210  %threshs_m_thresholds_123 = load i16* %threshs_m_thresholds_122, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_123"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:211  %icmp_ln899_33 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_123

]]></Node>
<StgValue><ssdm name="icmp_ln899_33"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:215  %threshs_m_thresholds_125 = load i16* %threshs_m_thresholds_124, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_125"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:216  %icmp_ln899_34 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_125

]]></Node>
<StgValue><ssdm name="icmp_ln899_34"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:220  %threshs_m_thresholds_127 = load i16* %threshs_m_thresholds_126, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_127"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:221  %icmp_ln899_35 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_127

]]></Node>
<StgValue><ssdm name="icmp_ln899_35"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:222  %xor_ln899_35 = xor i1 %icmp_ln899_35, true

]]></Node>
<StgValue><ssdm name="xor_ln899_35"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:225  %threshs_m_thresholds_129 = load i16* %threshs_m_thresholds_128, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_129"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:226  %icmp_ln899_36 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_129

]]></Node>
<StgValue><ssdm name="icmp_ln899_36"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:227  %xor_ln899_36 = xor i1 %icmp_ln899_36, true

]]></Node>
<StgValue><ssdm name="xor_ln899_36"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:230  %threshs_m_thresholds_131 = load i16* %threshs_m_thresholds_130, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_131"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:231  %icmp_ln899_37 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_131

]]></Node>
<StgValue><ssdm name="icmp_ln899_37"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:232  %xor_ln899_37 = xor i1 %icmp_ln899_37, true

]]></Node>
<StgValue><ssdm name="xor_ln899_37"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:235  %threshs_m_thresholds_133 = load i16* %threshs_m_thresholds_132, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_133"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:236  %icmp_ln899_38 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_133

]]></Node>
<StgValue><ssdm name="icmp_ln899_38"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:240  %threshs_m_thresholds_135 = load i16* %threshs_m_thresholds_134, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_135"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:241  %icmp_ln899_39 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_135

]]></Node>
<StgValue><ssdm name="icmp_ln899_39"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:245  %threshs_m_thresholds_137 = load i16* %threshs_m_thresholds_136, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_137"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:246  %icmp_ln899_40 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_137

]]></Node>
<StgValue><ssdm name="icmp_ln899_40"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:250  %threshs_m_thresholds_139 = load i16* %threshs_m_thresholds_138, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_139"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:251  %icmp_ln899_41 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_139

]]></Node>
<StgValue><ssdm name="icmp_ln899_41"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:276  %threshs_m_thresholds_141 = load i16* %threshs_m_thresholds_140, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_141"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:277  %icmp_ln899_42 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_141

]]></Node>
<StgValue><ssdm name="icmp_ln899_42"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:281  %threshs_m_thresholds_143 = load i16* %threshs_m_thresholds_142, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_143"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:282  %icmp_ln899_43 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_143

]]></Node>
<StgValue><ssdm name="icmp_ln899_43"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:286  %threshs_m_thresholds_145 = load i16* %threshs_m_thresholds_144, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_145"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:287  %icmp_ln899_44 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_145

]]></Node>
<StgValue><ssdm name="icmp_ln899_44"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:291  %threshs_m_thresholds_147 = load i16* %threshs_m_thresholds_146, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_147"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:292  %icmp_ln899_45 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_147

]]></Node>
<StgValue><ssdm name="icmp_ln899_45"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:296  %threshs_m_thresholds_149 = load i16* %threshs_m_thresholds_148, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_149"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:297  %icmp_ln899_46 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_149

]]></Node>
<StgValue><ssdm name="icmp_ln899_46"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:301  %threshs_m_thresholds_151 = load i16* %threshs_m_thresholds_150, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_151"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:302  %icmp_ln899_47 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_151

]]></Node>
<StgValue><ssdm name="icmp_ln899_47"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:306  %threshs_m_thresholds_153 = load i16* %threshs_m_thresholds_152, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_153"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:307  %icmp_ln899_48 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_153

]]></Node>
<StgValue><ssdm name="icmp_ln899_48"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:311  %threshs_m_thresholds_155 = load i16* %threshs_m_thresholds_154, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_155"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:312  %icmp_ln899_49 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_155

]]></Node>
<StgValue><ssdm name="icmp_ln899_49"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:313  %xor_ln899_49 = xor i1 %icmp_ln899_49, true

]]></Node>
<StgValue><ssdm name="xor_ln899_49"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:316  %threshs_m_thresholds_157 = load i16* %threshs_m_thresholds_156, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_157"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:317  %icmp_ln899_50 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_157

]]></Node>
<StgValue><ssdm name="icmp_ln899_50"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:318  %xor_ln899_50 = xor i1 %icmp_ln899_50, true

]]></Node>
<StgValue><ssdm name="xor_ln899_50"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:321  %threshs_m_thresholds_159 = load i16* %threshs_m_thresholds_158, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_159"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:322  %icmp_ln899_51 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_159

]]></Node>
<StgValue><ssdm name="icmp_ln899_51"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:323  %xor_ln899_51 = xor i1 %icmp_ln899_51, true

]]></Node>
<StgValue><ssdm name="xor_ln899_51"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:326  %threshs_m_thresholds_161 = load i16* %threshs_m_thresholds_160, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_161"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:327  %icmp_ln899_52 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_161

]]></Node>
<StgValue><ssdm name="icmp_ln899_52"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:331  %threshs_m_thresholds_163 = load i16* %threshs_m_thresholds_162, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_163"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:332  %icmp_ln899_53 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_163

]]></Node>
<StgValue><ssdm name="icmp_ln899_53"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:336  %threshs_m_thresholds_165 = load i16* %threshs_m_thresholds_164, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_165"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:337  %icmp_ln899_54 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_165

]]></Node>
<StgValue><ssdm name="icmp_ln899_54"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="4">
<![CDATA[
.preheader15.0:341  %threshs_m_thresholds_167 = load i16* %threshs_m_thresholds_166, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_167"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:342  %icmp_ln899_55 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_167

]]></Node>
<StgValue><ssdm name="icmp_ln899_55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:5  %xor_ln899 = xor i1 %icmp_ln899, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:6  %select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:10  %xor_ln899_1 = xor i1 %icmp_ln899_1, true

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:11  %zext_ln142_1 = zext i1 %xor_ln899_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:15  %xor_ln899_2 = xor i1 %icmp_ln899_2, true

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:16  %zext_ln142_2 = zext i1 %xor_ln899_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:20  %xor_ln899_3 = xor i1 %icmp_ln899_3, true

]]></Node>
<StgValue><ssdm name="xor_ln899_3"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:21  %zext_ln142_3 = zext i1 %xor_ln899_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:25  %xor_ln899_4 = xor i1 %icmp_ln899_4, true

]]></Node>
<StgValue><ssdm name="xor_ln899_4"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:26  %zext_ln142_4 = zext i1 %xor_ln899_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_4"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:30  %xor_ln899_5 = xor i1 %icmp_ln899_5, true

]]></Node>
<StgValue><ssdm name="xor_ln899_5"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:31  %zext_ln142_5 = zext i1 %xor_ln899_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_5"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:35  %xor_ln899_6 = xor i1 %icmp_ln899_6, true

]]></Node>
<StgValue><ssdm name="xor_ln899_6"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:36  %zext_ln142_6 = zext i1 %xor_ln899_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_6"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:41  %zext_ln142_7 = zext i1 %xor_ln899_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_7"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:46  %zext_ln142_8 = zext i1 %xor_ln899_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_8"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:51  %zext_ln142_9 = zext i1 %xor_ln899_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_9"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:55  %xor_ln899_10 = xor i1 %icmp_ln899_10, true

]]></Node>
<StgValue><ssdm name="xor_ln899_10"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:56  %zext_ln142_10 = zext i1 %xor_ln899_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_10"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:60  %xor_ln899_11 = xor i1 %icmp_ln899_11, true

]]></Node>
<StgValue><ssdm name="xor_ln899_11"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:61  %zext_ln142_11 = zext i1 %xor_ln899_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_11"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:65  %xor_ln899_12 = xor i1 %icmp_ln899_12, true

]]></Node>
<StgValue><ssdm name="xor_ln899_12"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:66  %zext_ln142_12 = zext i1 %xor_ln899_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_12"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:70  %xor_ln899_13 = xor i1 %icmp_ln899_13, true

]]></Node>
<StgValue><ssdm name="xor_ln899_13"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:71  %zext_ln700 = zext i1 %xor_ln899_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:72  %add_ln700_12 = add i2 %zext_ln142_1, %zext_ln142_2

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:73  %zext_ln700_1 = zext i2 %add_ln700_12 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:74  %add_ln700_13 = add i4 %zext_ln700_1, %select_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:75  %add_ln700_14 = add i2 %zext_ln142_3, %zext_ln142_4

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:76  %zext_ln700_2 = zext i2 %add_ln700_14 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:77  %add_ln700_15 = add i2 %zext_ln142_5, %zext_ln142_6

]]></Node>
<StgValue><ssdm name="add_ln700_15"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:78  %zext_ln700_3 = zext i2 %add_ln700_15 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:79  %add_ln700_16 = add i3 %zext_ln700_3, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:80  %zext_ln700_4 = zext i3 %add_ln700_16 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:81  %add_ln700_17 = add i4 %zext_ln700_4, %add_ln700_13

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:82  %add_ln700_18 = add i2 %zext_ln142_8, %zext_ln142_9

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:83  %add_ln700_19 = add i2 %add_ln700_18, %zext_ln142_7

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:84  %zext_ln700_5 = zext i2 %add_ln700_19 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:85  %add_ln700_20 = add i2 %zext_ln142_10, %zext_ln142_11

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:86  %zext_ln700_6 = zext i2 %add_ln700_20 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:87  %add_ln700_21 = add i2 %zext_ln142_12, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:88  %zext_ln700_7 = zext i2 %add_ln700_21 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:89  %add_ln700_22 = add i3 %zext_ln700_7, %zext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:90  %add_ln700_23 = add i3 %add_ln700_22, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_23"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:91  %zext_ln700_8 = zext i3 %add_ln700_23 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:92  %add_ln700_24 = add i4 %zext_ln700_8, %add_ln700_17

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:96  %xor_ln899_14 = xor i1 %icmp_ln899_14, true

]]></Node>
<StgValue><ssdm name="xor_ln899_14"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:97  %select_ln700_1 = select i1 %xor_ln899_14, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_1"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:101  %xor_ln899_15 = xor i1 %icmp_ln899_15, true

]]></Node>
<StgValue><ssdm name="xor_ln899_15"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:102  %zext_ln142_13 = zext i1 %xor_ln899_15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_13"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:106  %xor_ln899_16 = xor i1 %icmp_ln899_16, true

]]></Node>
<StgValue><ssdm name="xor_ln899_16"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:107  %zext_ln142_14 = zext i1 %xor_ln899_16 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_14"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:111  %xor_ln899_17 = xor i1 %icmp_ln899_17, true

]]></Node>
<StgValue><ssdm name="xor_ln899_17"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:112  %zext_ln142_15 = zext i1 %xor_ln899_17 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_15"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:116  %xor_ln899_18 = xor i1 %icmp_ln899_18, true

]]></Node>
<StgValue><ssdm name="xor_ln899_18"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:117  %zext_ln142_16 = zext i1 %xor_ln899_18 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_16"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:121  %xor_ln899_19 = xor i1 %icmp_ln899_19, true

]]></Node>
<StgValue><ssdm name="xor_ln899_19"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:122  %zext_ln142_17 = zext i1 %xor_ln899_19 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_17"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:126  %xor_ln899_20 = xor i1 %icmp_ln899_20, true

]]></Node>
<StgValue><ssdm name="xor_ln899_20"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:127  %zext_ln142_18 = zext i1 %xor_ln899_20 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_18"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:132  %zext_ln142_19 = zext i1 %xor_ln899_21 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_19"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:137  %zext_ln142_20 = zext i1 %xor_ln899_22 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_20"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:142  %zext_ln142_21 = zext i1 %xor_ln899_23 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_21"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:146  %xor_ln899_24 = xor i1 %icmp_ln899_24, true

]]></Node>
<StgValue><ssdm name="xor_ln899_24"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:147  %zext_ln142_22 = zext i1 %xor_ln899_24 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_22"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:151  %xor_ln899_25 = xor i1 %icmp_ln899_25, true

]]></Node>
<StgValue><ssdm name="xor_ln899_25"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:152  %zext_ln142_23 = zext i1 %xor_ln899_25 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_23"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:156  %xor_ln899_26 = xor i1 %icmp_ln899_26, true

]]></Node>
<StgValue><ssdm name="xor_ln899_26"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:157  %zext_ln142_24 = zext i1 %xor_ln899_26 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_24"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:161  %xor_ln899_27 = xor i1 %icmp_ln899_27, true

]]></Node>
<StgValue><ssdm name="xor_ln899_27"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:162  %zext_ln700_9 = zext i1 %xor_ln899_27 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:163  %add_ln700_25 = add i2 %zext_ln142_13, %zext_ln142_14

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:164  %zext_ln700_10 = zext i2 %add_ln700_25 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:165  %add_ln700_26 = add i4 %zext_ln700_10, %select_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:166  %add_ln700_27 = add i2 %zext_ln142_15, %zext_ln142_16

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:167  %zext_ln700_11 = zext i2 %add_ln700_27 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:168  %add_ln700_28 = add i2 %zext_ln142_17, %zext_ln142_18

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:169  %zext_ln700_12 = zext i2 %add_ln700_28 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:170  %add_ln700_29 = add i3 %zext_ln700_12, %zext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:171  %zext_ln700_13 = zext i3 %add_ln700_29 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:172  %add_ln700_30 = add i4 %zext_ln700_13, %add_ln700_26

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:173  %add_ln700_31 = add i2 %zext_ln142_20, %zext_ln142_21

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:174  %add_ln700_32 = add i2 %add_ln700_31, %zext_ln142_19

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:175  %zext_ln700_14 = zext i2 %add_ln700_32 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:176  %add_ln700_33 = add i2 %zext_ln142_22, %zext_ln142_23

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:177  %zext_ln700_15 = zext i2 %add_ln700_33 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:178  %add_ln700_34 = add i2 %zext_ln142_24, %zext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:179  %zext_ln700_16 = zext i2 %add_ln700_34 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:180  %add_ln700_35 = add i3 %zext_ln700_16, %zext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:181  %add_ln700_36 = add i3 %add_ln700_35, %zext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:182  %zext_ln700_17 = zext i3 %add_ln700_36 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:183  %add_ln700_37 = add i4 %zext_ln700_17, %add_ln700_30

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:187  %xor_ln899_28 = xor i1 %icmp_ln899_28, true

]]></Node>
<StgValue><ssdm name="xor_ln899_28"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:188  %select_ln700_2 = select i1 %xor_ln899_28, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_2"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:192  %xor_ln899_29 = xor i1 %icmp_ln899_29, true

]]></Node>
<StgValue><ssdm name="xor_ln899_29"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:193  %zext_ln142_25 = zext i1 %xor_ln899_29 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_25"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:197  %xor_ln899_30 = xor i1 %icmp_ln899_30, true

]]></Node>
<StgValue><ssdm name="xor_ln899_30"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:198  %zext_ln142_26 = zext i1 %xor_ln899_30 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_26"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:202  %xor_ln899_31 = xor i1 %icmp_ln899_31, true

]]></Node>
<StgValue><ssdm name="xor_ln899_31"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:203  %zext_ln142_27 = zext i1 %xor_ln899_31 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_27"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:207  %xor_ln899_32 = xor i1 %icmp_ln899_32, true

]]></Node>
<StgValue><ssdm name="xor_ln899_32"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:208  %zext_ln142_28 = zext i1 %xor_ln899_32 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_28"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:212  %xor_ln899_33 = xor i1 %icmp_ln899_33, true

]]></Node>
<StgValue><ssdm name="xor_ln899_33"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:213  %zext_ln142_29 = zext i1 %xor_ln899_33 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_29"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:217  %xor_ln899_34 = xor i1 %icmp_ln899_34, true

]]></Node>
<StgValue><ssdm name="xor_ln899_34"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:218  %zext_ln142_30 = zext i1 %xor_ln899_34 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_30"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:223  %zext_ln142_31 = zext i1 %xor_ln899_35 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_31"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:228  %zext_ln142_32 = zext i1 %xor_ln899_36 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_32"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:233  %zext_ln142_33 = zext i1 %xor_ln899_37 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_33"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:237  %xor_ln899_38 = xor i1 %icmp_ln899_38, true

]]></Node>
<StgValue><ssdm name="xor_ln899_38"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:238  %zext_ln142_34 = zext i1 %xor_ln899_38 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_34"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:242  %xor_ln899_39 = xor i1 %icmp_ln899_39, true

]]></Node>
<StgValue><ssdm name="xor_ln899_39"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:243  %zext_ln142_35 = zext i1 %xor_ln899_39 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_35"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:247  %xor_ln899_40 = xor i1 %icmp_ln899_40, true

]]></Node>
<StgValue><ssdm name="xor_ln899_40"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:248  %zext_ln142_36 = zext i1 %xor_ln899_40 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_36"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:252  %xor_ln899_41 = xor i1 %icmp_ln899_41, true

]]></Node>
<StgValue><ssdm name="xor_ln899_41"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:253  %zext_ln700_18 = zext i1 %xor_ln899_41 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:254  %add_ln700_38 = add i2 %zext_ln142_25, %zext_ln142_26

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:255  %zext_ln700_19 = zext i2 %add_ln700_38 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:256  %add_ln700_39 = add i4 %zext_ln700_19, %select_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:257  %add_ln700_40 = add i2 %zext_ln142_27, %zext_ln142_28

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:258  %zext_ln700_20 = zext i2 %add_ln700_40 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:259  %add_ln700_41 = add i2 %zext_ln142_29, %zext_ln142_30

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:260  %zext_ln700_21 = zext i2 %add_ln700_41 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:261  %add_ln700_42 = add i3 %zext_ln700_21, %zext_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:262  %zext_ln700_22 = zext i3 %add_ln700_42 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:263  %add_ln700_43 = add i4 %zext_ln700_22, %add_ln700_39

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:264  %add_ln700_44 = add i2 %zext_ln142_32, %zext_ln142_33

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:265  %add_ln700_45 = add i2 %add_ln700_44, %zext_ln142_31

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:266  %zext_ln700_23 = zext i2 %add_ln700_45 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:267  %add_ln700_46 = add i2 %zext_ln142_34, %zext_ln142_35

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:268  %zext_ln700_24 = zext i2 %add_ln700_46 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:269  %add_ln700_47 = add i2 %zext_ln142_36, %zext_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:270  %zext_ln700_25 = zext i2 %add_ln700_47 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:271  %add_ln700_48 = add i3 %zext_ln700_25, %zext_ln700_24

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:272  %add_ln700_49 = add i3 %add_ln700_48, %zext_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:273  %zext_ln700_26 = zext i3 %add_ln700_49 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:274  %add_ln700_50 = add i4 %zext_ln700_26, %add_ln700_43

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:278  %xor_ln899_42 = xor i1 %icmp_ln899_42, true

]]></Node>
<StgValue><ssdm name="xor_ln899_42"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:279  %select_ln700_3 = select i1 %xor_ln899_42, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_3"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:283  %xor_ln899_43 = xor i1 %icmp_ln899_43, true

]]></Node>
<StgValue><ssdm name="xor_ln899_43"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:284  %zext_ln142_37 = zext i1 %xor_ln899_43 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_37"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:288  %xor_ln899_44 = xor i1 %icmp_ln899_44, true

]]></Node>
<StgValue><ssdm name="xor_ln899_44"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:289  %zext_ln142_38 = zext i1 %xor_ln899_44 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_38"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:293  %xor_ln899_45 = xor i1 %icmp_ln899_45, true

]]></Node>
<StgValue><ssdm name="xor_ln899_45"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:294  %zext_ln142_39 = zext i1 %xor_ln899_45 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_39"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:298  %xor_ln899_46 = xor i1 %icmp_ln899_46, true

]]></Node>
<StgValue><ssdm name="xor_ln899_46"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:299  %zext_ln142_40 = zext i1 %xor_ln899_46 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_40"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:303  %xor_ln899_47 = xor i1 %icmp_ln899_47, true

]]></Node>
<StgValue><ssdm name="xor_ln899_47"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:304  %zext_ln142_41 = zext i1 %xor_ln899_47 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_41"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:308  %xor_ln899_48 = xor i1 %icmp_ln899_48, true

]]></Node>
<StgValue><ssdm name="xor_ln899_48"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:309  %zext_ln142_42 = zext i1 %xor_ln899_48 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_42"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:314  %zext_ln142_43 = zext i1 %xor_ln899_49 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_43"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:319  %zext_ln142_44 = zext i1 %xor_ln899_50 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_44"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:324  %zext_ln142_45 = zext i1 %xor_ln899_51 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_45"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:328  %xor_ln899_52 = xor i1 %icmp_ln899_52, true

]]></Node>
<StgValue><ssdm name="xor_ln899_52"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:329  %zext_ln142_46 = zext i1 %xor_ln899_52 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_46"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:333  %xor_ln899_53 = xor i1 %icmp_ln899_53, true

]]></Node>
<StgValue><ssdm name="xor_ln899_53"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:334  %zext_ln142_47 = zext i1 %xor_ln899_53 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_47"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:338  %xor_ln899_54 = xor i1 %icmp_ln899_54, true

]]></Node>
<StgValue><ssdm name="xor_ln899_54"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:339  %zext_ln142_48 = zext i1 %xor_ln899_54 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_48"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:343  %xor_ln899_55 = xor i1 %icmp_ln899_55, true

]]></Node>
<StgValue><ssdm name="xor_ln899_55"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:344  %zext_ln700_27 = zext i1 %xor_ln899_55 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:345  %add_ln700_51 = add i2 %zext_ln142_37, %zext_ln142_38

]]></Node>
<StgValue><ssdm name="add_ln700_51"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:346  %zext_ln700_28 = zext i2 %add_ln700_51 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:347  %add_ln700_52 = add i4 %zext_ln700_28, %select_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_52"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:348  %add_ln700_53 = add i2 %zext_ln142_39, %zext_ln142_40

]]></Node>
<StgValue><ssdm name="add_ln700_53"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:349  %zext_ln700_29 = zext i2 %add_ln700_53 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_29"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:350  %add_ln700_54 = add i2 %zext_ln142_41, %zext_ln142_42

]]></Node>
<StgValue><ssdm name="add_ln700_54"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:351  %zext_ln700_30 = zext i2 %add_ln700_54 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_30"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:352  %add_ln700_55 = add i3 %zext_ln700_30, %zext_ln700_29

]]></Node>
<StgValue><ssdm name="add_ln700_55"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:353  %zext_ln700_31 = zext i3 %add_ln700_55 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:354  %add_ln700_56 = add i4 %zext_ln700_31, %add_ln700_52

]]></Node>
<StgValue><ssdm name="add_ln700_56"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:355  %add_ln700_57 = add i2 %zext_ln142_44, %zext_ln142_45

]]></Node>
<StgValue><ssdm name="add_ln700_57"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:356  %add_ln700_58 = add i2 %add_ln700_57, %zext_ln142_43

]]></Node>
<StgValue><ssdm name="add_ln700_58"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:357  %zext_ln700_32 = zext i2 %add_ln700_58 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_32"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:358  %add_ln700_59 = add i2 %zext_ln142_46, %zext_ln142_47

]]></Node>
<StgValue><ssdm name="add_ln700_59"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:359  %zext_ln700_33 = zext i2 %add_ln700_59 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_33"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:360  %add_ln700_60 = add i2 %zext_ln142_48, %zext_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_60"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:361  %zext_ln700_34 = zext i2 %add_ln700_60 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_34"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:362  %add_ln700_61 = add i3 %zext_ln700_34, %zext_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_61"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:363  %add_ln700_62 = add i3 %add_ln700_61, %zext_ln700_32

]]></Node>
<StgValue><ssdm name="add_ln700_62"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:364  %zext_ln700_35 = zext i3 %add_ln700_62 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_35"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:365  %add_ln700_63 = add i4 %zext_ln700_35, %add_ln700_56

]]></Node>
<StgValue><ssdm name="add_ln700_63"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4">
<![CDATA[
.preheader15.0:366  %tmp_V = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %add_ln700_63, i4 %add_ln700_50, i4 %add_ln700_37, i4 %add_ln700_24)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader15.0:367  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln297"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.0:373  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln307"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
