{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77538,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79535,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0246211,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0242598,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00443558,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0242598,
	"finish__design__instance__count__class:fill_cell": 26375,
	"finish__design__instance__area__class:fill_cell": 132204,
	"finish__design__instance__count__class:tap_cell": 5175,
	"finish__design__instance__area__class:tap_cell": 6474.96,
	"finish__design__instance__count__class:antenna_cell": 135,
	"finish__design__instance__area__class:antenna_cell": 337.824,
	"finish__design__instance__count__class:clock_buffer": 405,
	"finish__design__instance__area__class:clock_buffer": 8827.22,
	"finish__design__instance__count__class:timing_repair_buffer": 1141,
	"finish__design__instance__area__class:timing_repair_buffer": 8481.88,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2662.55,
	"finish__design__instance__count__class:clock_inverter": 195,
	"finish__design__instance__area__class:clock_inverter": 2215.88,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78937,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11645,
	"finish__design__instance__area__class:multi_input_combinational_cell": 146689,
	"finish__design__instance__count": 48493,
	"finish__design__instance__area": 386831,
	"finish__timing__setup__tns": -5.71676,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.621629,
	"finish__timing__hold__ws": 0.338859,
	"finish__clock__skew__setup": 0.0586449,
	"finish__clock__skew__hold": 0.0586449,
	"finish__timing__drv__max_slew_limit": -3.03781,
	"finish__timing__drv__max_slew": 486,
	"finish__timing__drv__max_cap_limit": -3.03301,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 20,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.207876,
	"finish__power__switching__total": 0.250938,
	"finish__power__leakage__total": 8.69832e-08,
	"finish__power__total": 0.458815,
	"finish__design__io": 771,
	"finish__design__die__area": 392114,
	"finish__design__core__area": 386831,
	"finish__design__instance__count": 22118,
	"finish__design__instance__area": 254627,
	"finish__design__instance__count__stdcell": 22118,
	"finish__design__instance__area__stdcell": 254627,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.658238,
	"finish__design__instance__utilization__stdcell": 0.658238,
	"finish__design__rows": 228,
	"finish__design__rows:unithd": 228,
	"finish__design__sites": 309168,
	"finish__design__sites:unithd": 309168,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}