

================================================================
== Vitis HLS Report for 'matmul_Pipeline_readB'
================================================================
* Date:           Thu Jun 30 11:26:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |     2049|     2049|        10|          8|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     137|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     145|    -|
|Register         |        -|    -|    1585|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1585|     282|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_148_p2                |         +|   0|  0|   9|           9|           1|
    |add_ln49_fu_194_p2                |         +|   0|  0|  32|          32|           1|
    |add_ln51_fu_232_p2                |         +|   0|  0|   8|           8|           8|
    |j_4_fu_271_p2                     |         +|   0|  0|   9|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage4_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage6_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage7_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |       and|   0|  0|   1|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_predicate_op36_read_state2     |       and|   0|  0|   1|           1|           1|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln45_fu_142_p2               |      icmp|   0|  0|   5|           9|          10|
    |icmp_ln47_fu_188_p2               |      icmp|   0|  0|   4|           9|           5|
    |icmp_ln51_fu_158_p2               |      icmp|   0|  0|   2|           5|           1|
    |i_2_fu_212_p3                     |    select|   0|  0|  32|           1|          32|
    |j_3_fu_200_p3                     |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 137|         107|          85|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  37|          9|    1|          9|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_empty_27_phi_fu_109_p4      |   9|          2|  512|       1024|
    |ap_phi_reg_pp0_iter1_empty_27_reg_106  |   9|          2|  512|       1024|
    |ap_sig_allocacmp_itr                   |   9|          2|    9|         18|
    |gmem1_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_74                                |   9|          2|   32|         64|
    |itr_1_fu_78                            |   9|          2|    9|         18|
    |j_fu_70                                |   9|          2|    9|         18|
    |shiftreg2_fu_66                        |   9|          2|  496|        992|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 145|         33| 1585|       3177|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    8|   0|    8|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_27_reg_106  |  512|   0|  512|          0|
    |gmem1_addr_read_1_reg_343              |   64|   0|   64|          0|
    |gmem1_addr_read_2_reg_348              |   64|   0|   64|          0|
    |gmem1_addr_read_3_reg_353              |   64|   0|   64|          0|
    |gmem1_addr_read_4_reg_358              |   64|   0|   64|          0|
    |gmem1_addr_read_5_reg_363              |   64|   0|   64|          0|
    |gmem1_addr_read_6_reg_368              |   64|   0|   64|          0|
    |gmem1_addr_read_7_reg_378              |   64|   0|   64|          0|
    |gmem1_addr_read_reg_338                |   64|   0|   64|          0|
    |i_fu_74                                |   32|   0|   32|          0|
    |icmp_ln45_reg_325                      |    1|   0|    1|          0|
    |icmp_ln45_reg_325_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln51_reg_329                      |    1|   0|    1|          0|
    |icmp_ln51_reg_329_pp0_iter1_reg        |    1|   0|    1|          0|
    |itr_1_fu_78                            |    9|   0|    9|          0|
    |j_fu_70                                |    9|   0|    9|          0|
    |shiftreg2_fu_66                        |  496|   0|  496|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1585|   0| 1585|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_ext_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_str_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|ap_int_blocking_n     |  out|    1|  ap_ctrl_hs|  matmul_Pipeline_readB|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    8|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                  gmem1|       pointer|
|sext_ln45             |   in|   29|     ap_none|              sext_ln45|        scalar|
|B_V_address0          |  out|    8|   ap_memory|                    B_V|         array|
|B_V_ce0               |  out|    1|   ap_memory|                    B_V|         array|
|B_V_we0               |  out|    1|   ap_memory|                    B_V|         array|
|B_V_d0                |  out|   16|   ap_memory|                    B_V|         array|
+----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 13 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%itr_1 = alloca i32 1"   --->   Operation 16 'alloca' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sext_ln45"   --->   Operation 17 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i29 %sext_ln45_read"   --->   Operation 18 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %itr_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg2"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%itr = load i9 %itr_1"   --->   Operation 25 'load' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.62ns)   --->   "%icmp_ln45 = icmp_eq  i9 %itr, i9 256" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 26 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.36ns)   --->   "%add_ln45 = add i9 %itr, i9 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 27 'add' 'add_ln45' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split26, void %.preheader.preheader.preheader.exitStub" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 28 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_28 = trunc i9 %itr"   --->   Operation 29 'trunc' 'empty_28' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "%icmp_ln51 = icmp_eq  i5 %empty_28, i5 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 30 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln45 = store i9 %add_ln45, i9 %itr_1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 31 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64 %gmem1, i32 %sext_ln45_cast" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 33 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 36 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (7.30ns)   --->   "%gmem1_addr_read_1 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 37 'read' 'gmem1_addr_read_1' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 38 [1/1] (7.30ns)   --->   "%gmem1_addr_read_2 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 38 'read' 'gmem1_addr_read_2' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 39 [1/1] (7.30ns)   --->   "%gmem1_addr_read_3 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 39 'read' 'gmem1_addr_read_3' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 40 [1/1] (7.30ns)   --->   "%gmem1_addr_read_4 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 40 'read' 'gmem1_addr_read_4' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 41 [1/1] (7.30ns)   --->   "%gmem1_addr_read_5 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 41 'read' 'gmem1_addr_read_5' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 42 [1/1] (7.30ns)   --->   "%gmem1_addr_read_6 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 42 'read' 'gmem1_addr_read_6' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i496 %shiftreg2"   --->   Operation 43 'load' 'shiftreg2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%shiftreg2_cast = zext i496 %shiftreg2_load"   --->   Operation 44 'zext' 'shiftreg2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (1.29ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split26._crit_edge, void" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 45 'br' 'br_ln51' <Predicate = (!icmp_ln45)> <Delay = 1.29>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%gmem1_addr_read_7 = read i64 @_ssdm_op_Read.m_axi.p1i64, i32 %gmem1_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 46 'read' 'gmem1_addr_read_7' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.67>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:49]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 49 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (1.62ns)   --->   "%icmp_ln47 = icmp_eq  i9 %j_load, i9 16" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (1.89ns)   --->   "%add_ln49 = add i32 %i_load, i32 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:49]   --->   Operation 51 'add' 'add_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.72ns)   --->   "%j_3 = select i1 %icmp_ln47, i9 0, i9 %j_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 52 'select' 'j_3' <Predicate = (!icmp_ln45)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i9 %j_3" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 53 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.70ns)   --->   "%i_2 = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_load" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 54 'select' 'i_2' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %i_2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 55 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln51, i4 0" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 56 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.30ns)   --->   "%add_ln51 = add i8 %tmp_3_cast, i8 %trunc_ln47" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 57 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %add_ln51" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 58 'zext' 'zext_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln51" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 59 'getelementptr' 'B_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln51_6 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %gmem1_addr_read_7, i64 %gmem1_addr_read_6, i64 %gmem1_addr_read_5, i64 %gmem1_addr_read_4, i64 %gmem1_addr_read_3, i64 %gmem1_addr_read_2, i64 %gmem1_addr_read_1, i64 %gmem1_addr_read" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 60 'bitconcatenate' 'or_ln51_6' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.29ns)   --->   "%br_ln51 = br void %.split26._crit_edge" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 61 'br' 'br_ln51' <Predicate = (!icmp_ln45 & icmp_ln51)> <Delay = 1.29>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%empty_27 = phi i512 %or_ln51_6, void, i512 %shiftreg2_cast, void %.split26" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 62 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i512 %empty_27" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 63 'trunc' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_27, i32 16, i32 511" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 64 'partselect' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (2.77ns)   --->   "%store_ln51 = store i16 %trunc_ln51_2, i8 %B_V_addr" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 65 'store' 'store_ln51' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 66 [1/1] (1.36ns)   --->   "%j_4 = add i9 %j_3, i9 1" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 66 'add' 'j_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln47 = store i32 %i_2, i32 %i" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:47]   --->   Operation 67 'store' 'store_ln47' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln45 = store i9 %j_4, i9 %j" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:45]   --->   Operation 68 'store' 'store_ln45' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln51 = store i496 %trunc_ln51_1, i496 %shiftreg2" [/home/mdu/Desktop/work_repo/work_prj/matmul_kernels/src/krnl_matrixmul.cpp:51]   --->   Operation 69 'store' 'store_ln51' <Predicate = true> <Delay = 1.29>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg2         (alloca           ) [ 01111111111]
j                 (alloca           ) [ 01111111111]
i                 (alloca           ) [ 01111111111]
itr_1             (alloca           ) [ 01000000000]
sext_ln45_read    (read             ) [ 00000000000]
sext_ln45_cast    (sext             ) [ 00100000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
store_ln0         (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
itr               (load             ) [ 00000000000]
icmp_ln45         (icmp             ) [ 01111111111]
add_ln45          (add              ) [ 00000000000]
br_ln45           (br               ) [ 00000000000]
empty_28          (trunc            ) [ 00000000000]
icmp_ln51         (icmp             ) [ 01111111111]
store_ln45        (store            ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
gmem1_addr        (getelementptr    ) [ 01011111110]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
empty             (speclooptripcount) [ 00000000000]
gmem1_addr_read   (read             ) [ 01111111111]
gmem1_addr_read_1 (read             ) [ 01101111111]
gmem1_addr_read_2 (read             ) [ 01100111111]
gmem1_addr_read_3 (read             ) [ 01100011111]
gmem1_addr_read_4 (read             ) [ 01100001111]
gmem1_addr_read_5 (read             ) [ 01100000111]
gmem1_addr_read_6 (read             ) [ 01100000011]
shiftreg2_load    (load             ) [ 00000000000]
shiftreg2_cast    (zext             ) [ 01100000011]
br_ln51           (br               ) [ 01100000011]
gmem1_addr_read_7 (read             ) [ 00100000001]
j_load            (load             ) [ 00000000000]
i_load            (load             ) [ 00000000000]
specloopname_ln45 (specloopname     ) [ 00000000000]
icmp_ln47         (icmp             ) [ 00000000000]
add_ln49          (add              ) [ 00000000000]
j_3               (select           ) [ 00000000000]
trunc_ln47        (trunc            ) [ 00000000000]
i_2               (select           ) [ 00000000000]
trunc_ln51        (trunc            ) [ 00000000000]
tmp_3_cast        (bitconcatenate   ) [ 00000000000]
add_ln51          (add              ) [ 00000000000]
zext_ln51         (zext             ) [ 00000000000]
B_V_addr          (getelementptr    ) [ 00000000000]
or_ln51_6         (bitconcatenate   ) [ 00000000000]
br_ln51           (br               ) [ 00000000000]
empty_27          (phi              ) [ 00100000001]
trunc_ln51_2      (trunc            ) [ 00000000000]
trunc_ln51_1      (partselect       ) [ 00000000000]
store_ln51        (store            ) [ 00000000000]
j_4               (add              ) [ 00000000000]
store_ln47        (store            ) [ 00000000000]
store_ln45        (store            ) [ 00000000000]
store_ln51        (store            ) [ 00000000000]
br_ln0            (br               ) [ 00000000000]
ret_ln0           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln45">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="shiftreg2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="itr_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="itr_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln45_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="29" slack="0"/>
<pin id="84" dir="0" index="1" bw="29" slack="0"/>
<pin id="85" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln45_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 gmem1_addr_read_1/3 gmem1_addr_read_2/4 gmem1_addr_read_3/5 gmem1_addr_read_4/6 gmem1_addr_read_5/7 gmem1_addr_read_6/8 gmem1_addr_read_7/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="B_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/10 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln51_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/10 "/>
</bind>
</comp>

<comp id="106" class="1005" name="empty_27_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="108" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_27_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="512" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="496" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_27/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sext_ln45_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="29" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_cast/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="9" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="496" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="itr_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="itr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln45_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln45_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_28_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln51_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln45_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem1_addr_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shiftreg2_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="496" slack="8"/>
<pin id="177" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg2_load/9 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shiftreg2_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="496" slack="0"/>
<pin id="180" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg2_cast/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="9"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="9"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln47_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln49_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln47_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln51_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_3_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln51_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln51_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln51_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="1"/>
<pin id="246" dir="0" index="2" bw="64" slack="2"/>
<pin id="247" dir="0" index="3" bw="64" slack="3"/>
<pin id="248" dir="0" index="4" bw="64" slack="4"/>
<pin id="249" dir="0" index="5" bw="64" slack="5"/>
<pin id="250" dir="0" index="6" bw="64" slack="6"/>
<pin id="251" dir="0" index="7" bw="64" slack="7"/>
<pin id="252" dir="0" index="8" bw="64" slack="8"/>
<pin id="253" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln51_6/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln51_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="512" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_2/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln51_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="496" slack="0"/>
<pin id="263" dir="0" index="1" bw="512" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="10" slack="0"/>
<pin id="266" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_1/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="j_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln47_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="9"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln45_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="9"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln51_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="496" slack="0"/>
<pin id="289" dir="0" index="1" bw="496" slack="9"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/10 "/>
</bind>
</comp>

<comp id="292" class="1005" name="shiftreg2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="496" slack="0"/>
<pin id="294" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="313" class="1005" name="itr_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="itr_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="sext_ln45_cast_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_cast "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln45_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln51_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="333" class="1005" name="gmem1_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="gmem1_addr_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="8"/>
<pin id="340" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="gmem1_addr_read_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="7"/>
<pin id="345" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="gmem1_addr_read_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="6"/>
<pin id="350" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem1_addr_read_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="5"/>
<pin id="355" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="gmem1_addr_read_4_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="4"/>
<pin id="360" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_4 "/>
</bind>
</comp>

<comp id="363" class="1005" name="gmem1_addr_read_5_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="3"/>
<pin id="365" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="gmem1_addr_read_6_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="2"/>
<pin id="370" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_6 "/>
</bind>
</comp>

<comp id="373" class="1005" name="shiftreg2_cast_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="512" slack="1"/>
<pin id="375" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="shiftreg2_cast "/>
</bind>
</comp>

<comp id="378" class="1005" name="gmem1_addr_read_7_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="82" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="139" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="148" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="169" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="182" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="188" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="194" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="185" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="208" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="243" pin="9"/><net_sink comp="109" pin=0"/></net>

<net id="259"><net_src comp="109" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="267"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="109" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="200" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="212" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="271" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="261" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="66" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="302"><net_src comp="70" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="309"><net_src comp="74" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="316"><net_src comp="78" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="323"><net_src comp="115" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="328"><net_src comp="142" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="158" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="169" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="341"><net_src comp="88" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="346"><net_src comp="88" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="351"><net_src comp="88" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="356"><net_src comp="88" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="361"><net_src comp="88" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="366"><net_src comp="88" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="371"><net_src comp="88" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="376"><net_src comp="178" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="381"><net_src comp="88" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="243" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: B_V | {10 }
 - Input state : 
	Port: matmul_Pipeline_readB : gmem1 | {2 3 4 5 6 7 8 9 }
	Port: matmul_Pipeline_readB : sext_ln45 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		itr : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		empty_28 : 2
		icmp_ln51 : 3
		store_ln45 : 3
	State 2
		gmem1_addr_read : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		shiftreg2_cast : 1
	State 10
		icmp_ln47 : 1
		add_ln49 : 1
		j_3 : 2
		trunc_ln47 : 3
		i_2 : 2
		trunc_ln51 : 3
		tmp_3_cast : 4
		add_ln51 : 5
		zext_ln51 : 6
		B_V_addr : 7
		empty_27 : 1
		trunc_ln51_2 : 2
		trunc_ln51_1 : 2
		store_ln51 : 8
		j_4 : 3
		store_ln47 : 3
		store_ln45 : 4
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln45_fu_148      |    0    |    9    |
|    add   |      add_ln49_fu_194      |    0    |    32   |
|          |      add_ln51_fu_232      |    0    |    8    |
|          |         j_4_fu_271        |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |         j_3_fu_200        |    0    |    9    |
|          |         i_2_fu_212        |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln45_fu_142     |    0    |    4    |
|   icmp   |      icmp_ln51_fu_158     |    0    |    2    |
|          |      icmp_ln47_fu_188     |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln45_read_read_fu_82 |    0    |    0    |
|          |       grp_read_fu_88      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln45_cast_fu_115   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_28_fu_154      |    0    |    0    |
|   trunc  |     trunc_ln47_fu_208     |    0    |    0    |
|          |     trunc_ln51_fu_220     |    0    |    0    |
|          |    trunc_ln51_2_fu_256    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   shiftreg2_cast_fu_178   |    0    |    0    |
|          |      zext_ln51_fu_238     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     tmp_3_cast_fu_224     |    0    |    0    |
|          |      or_ln51_6_fu_243     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|    trunc_ln51_1_fu_261    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   109   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_27_reg_106    |   512  |
|gmem1_addr_read_1_reg_343|   64   |
|gmem1_addr_read_2_reg_348|   64   |
|gmem1_addr_read_3_reg_353|   64   |
|gmem1_addr_read_4_reg_358|   64   |
|gmem1_addr_read_5_reg_363|   64   |
|gmem1_addr_read_6_reg_368|   64   |
|gmem1_addr_read_7_reg_378|   64   |
| gmem1_addr_read_reg_338 |   64   |
|    gmem1_addr_reg_333   |   64   |
|        i_reg_306        |   32   |
|    icmp_ln45_reg_325    |    1   |
|    icmp_ln51_reg_329    |    1   |
|      itr_1_reg_313      |    9   |
|        j_reg_299        |    9   |
|  sext_ln45_cast_reg_320 |   32   |
|  shiftreg2_cast_reg_373 |   512  |
|    shiftreg2_reg_292    |   496  |
+-------------------------+--------+
|          Total          |  2180  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| grp_read_fu_88 |  p1  |   2  |  64  |   128  ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   128  ||  1.298  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  2180  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2180  |   118  |
+-----------+--------+--------+--------+
