$date
	Thu Feb 23 10:02:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_edge_test $end
$scope module u_edge_test $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ y1 $end
$var wire 1 % y2 $end
$var wire 1 & y3 $end
$var reg 1 ' a_dly1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
0$
1#
0"
0!
$end
#5000
0&
0%
0'
1"
#10000
1$
1&
0"
1!
#15000
0$
0&
1'
1"
#20000
1%
1&
0"
0!
#25000
0&
0%
0'
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
