	component TestP5 is
		port (
			audio_0_external_interface_BCLK                  : in    std_logic                    := 'X';             -- BCLK
			audio_0_external_interface_DACDAT                : out   std_logic;                                       -- DACDAT
			audio_0_external_interface_DACLRCK               : in    std_logic                    := 'X';             -- DACLRCK
			audio_and_video_config_0_external_interface_SDAT : inout std_logic                    := 'X';             -- SDAT
			audio_and_video_config_0_external_interface_SCLK : out   std_logic;                                       -- SCLK
			clk_clk                                          : in    std_logic                    := 'X';             -- clk
			daclrc_export                                    : in    std_logic                    := 'X';             -- export
			freq_up_down_export                              : inout std_logic_vector(1 downto 0) := (others => 'X'); -- export
			reset_reset_n                                    : in    std_logic                    := 'X';             -- reset_n
			square_freq_export                               : in    std_logic                    := 'X'              -- export
		);
	end component TestP5;

