
<html><head><title>Instantiating Verilog-AMS and VHDL-AMS in SystemC</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864945" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Instantiating Verilog-AMS and VHDL-AMS in SystemC" />
<meta name="Keywords" content="Instantiating VAMS in SystemC,Instantiating VHDL-AMS in SystemC" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed Signal,Analog Mixed Signal,Explorer,AMS Designer," />
<meta name="prod_subfeature" content="SV-MS,SV-MS,AMS Designer," />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864945" />
<meta name="NextFile" content="Incremental_Elaboration_for_Mixed-Signal.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="SystemC_Integration_for_Mixed-Signal_Verification.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Instantiating Verilog-AMS and VHDL-AMS in SystemC" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="SystemC_Integration_for_Mixed-Signal_Verification.html" title="SystemC_Integration_for_Mixed-Signal_Verification">SystemC_Integration_for_Mixed- ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Incremental_Elaboration_for_Mixed-Signal.html" title="Incremental_Elaboration_for_Mixed-Signal">Incremental_Elaboration_for_Mi ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Instantiating Verilog-AMS and VHDL-AMS in SystemC</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-SystemC"></span><span class="confluence-anchor-link" id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075542"></span>Spectre AMS Designer&#160;provides support for instantiating Verilog (digital), Verilog-AMS, VHDL (digital), and VHDL-AMS modules inside SystemC<span style="color: rgb(0,0,0);"><sup>&#174;&#160;</sup></span>models.</p>

<p>SystemC is a digital-only language. For that reason, AMS Designer uses Verilog-AMS wrappers with purely digital ports and SystemC shells to instantiate Verilog-AMS and VHDL-AMS modules within SystemC. Verilog-AMS wrappers are required only if the Verilog-AMS and VHDL-AMS modules contain a mix of analog and digital ports. Instantiations of Verilog-AMS and VHDL-AMS modules (which have purely digital ports already) do not require wrappers and use only SystemC shells. To translate analog signals to and from the digital signals of the SystemC language, AMS Designer uses connect modules and interface modules.</p>

<p>When using SystemC models with the AMS Designer simulator, the following restrictions apply:</p>
<ul><li>You must not instantiate a Verilog-AMS module that instantiates a VHDL-AMS module</li></ul><ul><li>You must not instantiate a VHDL-AMS module that instantiates a Verilog-AMS module</li></ul>
<p>See the following topics for more information:</p>
<ul><li><a href="#InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075563">Preparing and Using Wrappers and Shells</a></li></ul><ul><li><a href="#InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075679">Preparing Interface Modules</a></li></ul><ul><li><a href="#InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075856">Guidelines for Using AMS Modules in SystemC Models</a></li></ul><h3 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075563PreparingandUsingWrappersandShells"><span class="confluence-anchor-link" id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075563"></span>Preparing and Using Wrappers and Shells</h3>

<p>As the following diagram illustrates, AMS Designer uses both a Verilog-AMS wrapper with purely digital ports and a SystemC shell for Verilog-AMS modules that are instantiated in SystemC models. The Verilog-AMS wrapper has only digital ports, so analog signals in the Verilog-AMS module instantiated within it must be converted to digital signals by connect or interface modules. The connect or interface modules are instantiated in the Verilog-AMS wrapper. The SystemC shell provides the mechanism for instantiating the Verilog-AMS wrapper in the SystemC model.</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305236155/305236156.png" data-linked-resource-container-id="305236155" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="systemc.25.1.1.png" data-linked-resource-id="305236156" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305236155/305236156.png" width="640px" /></span></p>

<p>The hierarchy of shells and wrappers for instantiating a VHDL-AMS module (not illustrated here) parallels that for Verilog-AMS.</p>
<h4 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-SyntaxofthexmshellCommand">Syntax of the xmshell Command</h4>

<p>You can create the Verilog-AMS wrapper and the SystemC shell with the&#160;<code>xmshell</code>&#160;command. For importing Verilog-AMS modules, the command is:</p>

<p><code>xmshell_command ::=</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<strong>xmshell</strong>{xmshell_param}<strong>-ams-importverilog-into systemc</strong></code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; lib . module {analogim_param}</code></p>

<p><code>analogim_param ::=</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<strong>-analogim</strong>&#160;child_port [<strong>@</strong>interface_mod_port]</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;: lib2 . interface_mod [:view]</code></p>

<p>For importing VHDL-AMS modules, the command is:</p>

<p><code>xmshell_command ::=</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<strong>xmshell</strong>{xmshell_param}<strong>-ams -importvhdl -intosystemc</strong></code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; lib . module {analogim_param}</code></p>

<p><code>analogim_param ::=</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<strong>-analogim</strong>&#160;child_port [@ interface_mod_port]</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;: lib2 . interface_mod [:view]</code></p>
<div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd">
<p><em><code>xmshell_param</code></em></p>
</td>
<td class="confluenceTd">
<p>An additional <code>xmshell</code> option that you might wish to use. For a list of available options, use <code>xmshell -help</code>. For example, you might use the <code>-messages</code> or <code>-sctype</code> options.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>lib </code></p>
</td>
<td class="confluenceTd">
<p>Library containing the Verilog-AMS or VHDL-AMS module that is to be imported into the SystemC model.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>module </code></p>
</td>
<td class="confluenceTd">
<p>Verilog-AMS or VHDL-AMS module that is to be imported into the SystemC model.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>-analogim </code></p>
</td>
<td class="confluenceTd">
<p>Parameter indicating that <code>lib2</code><code>.</code><code>interface_mod</code> is to be used as the interface module for <code>child_port.</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>child_port </code></p>
</td>
<td class="confluenceTd">
<p>Port of the imported Verilog-AMS or VHDL-AMS for which the <code>interface_mod</code> module is inserted. If <code>child_port</code> is specified as<code> *</code>, the<code> interface_mod</code> module is inserted in the Verilog-AMS wrapper for each port of <code>module.</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>interface_mod_port </code></p>
</td>
<td class="confluenceTd">
<p>Name of the interface module port to be bound to <code>child_port.</code> If <code>interface_mod_port</code> is not specified, the <code>xmshell</code> program uses whichever of the two ports of <code>interface_mod</code> is compatible with <code>child_port</code>: the analog port is connected to child ports declared as analog; otherwise, the discrete port is connected.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>lib2 </code></p>
</td>
<td class="confluenceTd">
<p>Library containing <code>interface_mod.</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>interface_mod </code></p>
</td>
<td class="confluenceTd">
<p>The interface module to be used to translate analog signals from the Verilog-AMS or VHDL-AMS module into digital signals, or vice versa.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>view </code></p>
</td>
<td class="confluenceTd">
<p>View of <code>interface_mod</code> to be used as the interface module.</p>
</td>
</tr>
</tbody></table></div>
<p align="left">The wrapper generated by this&#160;<code>xmshell</code>&#160;command is an ordinary Verilog-AMS module (but with purely digital ports), which appears in scopes and in hierarchical names. Except when the port of the imported module is analog, each port of the wrapper has the same direction as the corresponding port of the imported Verilog-AMS or VHDL-AMS module. When the port of the imported module is analog, the port of the wrapper always has the direction&#160;<code>inout.</code>&#160;This practice has the advantage of better supporting driver-receiver segregation, but the disadvantage of allowing only bidirectional connect modules to connect to the port of the wrapper.</p>
<h4 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-ExamplesofthexmshellCommand">Examples of the xmshell Command</h4>

<p>The following examples illustrate different ways of using the&#160;<code>xmshell</code>&#160;command, in particular with the&#160;<code>-analogim</code>&#160;option.</p>
<h4 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-Example:ConnectinganInterfaceModuleDefaultPort">Example: Connecting an Interface Module Default Port</h4>

<p>The following example creates a Verilog-AMS wrapper with purely digital ports and a SystemC shell for&#160;<code>lib.vlogams_child</code>. The port&#160;<code>p1</code>, of the&#160;<code>vlogams_child</code>, is connected to the appropriate port of the&#160;<code>work.LV2EV_64</code>&#160;interface module (if&#160;<code>p1</code>&#160;is analog, it is connected to the analog port of the interface module; if&#160;<code>p1</code>&#160;is not analog, it is connected to the non-analog port of the interface module).</p>

<p><code>xmshell -ams -mess -import verilog -into systemc -sctype p1:double<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;-analogim p1:work.LV2EV_64 lib.vlogams_child</code></p>
<h4 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-Example:ConnectingaSpecifiedPortoftheInterfaceModule">Example: Connecting a Specified Port of the Interface Module</h4>

<p>The following example connects the appropriate port of the interface module&#160;<code>work.L2E</code>&#160;to the&#160;<code>p1</code>&#160;port of the<code>&#160;vlogams_child.</code>&#160;If<code>&#160;p1&#160;</code>is analog, the analog port of&#160;<code>work.L2E</code>&#160;is connected with&#160;<code>p1</code>; otherwise, the non-analog port of&#160;<code>work.L2E</code>&#160;is connected to&#160;<code>p1.</code>&#160;The explicit port map&#160;<code>p2@Px:work.L2E</code>&#160;connects the&#160;<code>p2</code>&#160;port of&#160;<code>lib.vlogams_child</code>&#160;to the&#160;<code>Px</code>&#160;port of interface module&#160;<code>work.L2E.</code></p>

<p><code>xmshell -messages -AMS -import verilog -into systemc -sctype p1:bool<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;-sctype p2:sc_bit -analogim p1:work.L2E<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;-analogim p2@Px:work.L2E lib.vlogams_child</code></p>
<h3 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075679PreparingInterfaceModules"><span class="confluence-anchor-link" id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075679"></span>Preparing Interface Modules</h3>

<p>Interface modules are custom-designed modules used to establish the digital-to-analog and analog-to-digital data communication required to connect Verilog-AMS or VHDL-AMS ports to SystemC nets. Interface modules have these characteristics:</p>
<ul><li>Each interface module can be declared either as a&#160;<code>module</code>&#160;or a&#160;<code>connectmodule</code>. The latter declaration creates a true connect module capable of driver-receiver segregation. The former creates a more flexible module, but one that is incapable of driver-receiver segregation.</li></ul><ul><li>Interface modules must have two ports, one declared as analog and the other as non-analog. The analog port can have any kind of scalar or vector discipline. The non-analog port can have any kind of discrete discipline.</li></ul><ul><li>Interface modules can use any kind of analog to non-analog and non-analog to analog conversion logic.</li></ul>
<p>If a connect module provides the characteristics you need, you can take advantage of the support that connect modules supply for driver-receiver segregation. Like interface modules, you specify connect modules on the&#160;<code>xmshell</code>&#160;command using the&#160;<code>-analogim</code>&#160;option. You can only use connect modules, however, if the port of the imported module and the net of the SystemC model are compatible: The port and the net must appear in the same row of the following table.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">
<p>SystemC Net</p>
</th><th class="confluenceTh">
<p>Description</p>
</th><th class="confluenceTh">
<p>VerilogEquivalent</p>
</th><th class="confluenceTh">
<p>Verilog-AMS, VHDL-AMS port</p>
</th></tr>
<tr><td class="confluenceTd">
<p>bool, sc_bit</p>
</td>
<td class="confluenceTd">
<p>2-state Boolean</p>
</td>
<td class="confluenceTd">
<p>logic wire</p>
</td>
<td class="confluenceTd">
<p>scalar analog</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_logic</p>
</td>
<td class="confluenceTd">
<p>4-state logic</p>
</td>
<td class="confluenceTd">
<p>logic wire</p>
</td>
<td class="confluenceTd">
<p>scalar analog</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_bv&lt;W&gt;</p>
</td>
<td class="confluenceTd">
<p>vector of 2-state</p>
</td>
<td class="confluenceTd">
<p>logic [W-1 : 0]</p>
</td>
<td class="confluenceTd">
<p>analog [W-1 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_lv&lt;W&gt;</p>
</td>
<td class="confluenceTd">
<p>vector of 4-state logic</p>
</td>
<td class="confluenceTd">
<p>logic [W-1 : 0]</p>
</td>
<td class="confluenceTd">
<p>analog [W-1 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_int&lt;W&gt;</p>
</td>
<td class="confluenceTd">
<p>&lt;W&gt; bit signed integer</p>
</td>
<td class="confluenceTd">
<p>logic [W-1 : 0]</p>
</td>
<td class="confluenceTd">
<p>analog [W-1 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_uint&lt;W&gt;</p>
</td>
<td class="confluenceTd">
<p>&lt;W&gt; bit unsigned integer</p>
</td>
<td class="confluenceTd">
<p>logic [W-1 : 0]</p>
</td>
<td class="confluenceTd">
<p>analog [W-1 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>char</p>
</td>
<td class="confluenceTd">
<p>character/8-bit signed int</p>
</td>
<td class="confluenceTd">
<p>logic [7:0]</p>
</td>
<td class="confluenceTd">
<p>analog [7 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>unsigned char</p>
</td>
<td class="confluenceTd">
<p>character/8-bit unsignedint</p>
</td>
<td class="confluenceTd">
<p>logic [7:0]</p>
</td>
<td class="confluenceTd">
<p>analog [7:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>short</p>
</td>
<td class="confluenceTd">
<p>16-bit signed integer</p>
</td>
<td class="confluenceTd">
<p>logic [15:0]</p>
</td>
<td class="confluenceTd">
<p>analog [15:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>unsigned short</p>
</td>
<td class="confluenceTd">
<p>16-bit unsigned integer</p>
</td>
<td class="confluenceTd">
<p>logic [15:0]</p>
</td>
<td class="confluenceTd">
<p>analog [15:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_fixed&lt;W,I,Q,O,N&gt;</p>
</td>
<td class="confluenceTd">
<p>templated signed fixedpoint</p>
</td>
<td class="confluenceTd">
<p>logic [W-1 : 0]</p>
</td>
<td class="confluenceTd">
<p>analog [W-1 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>sc_unfixed&lt;W,I,Q,O,N&gt;</p>
</td>
<td class="confluenceTd">
<p>templated unsignedfixed point</p>
</td>
<td class="confluenceTd">
<p>logic [W-1 : 0]</p>
</td>
<td class="confluenceTd">
<p>analog [W-1 : 0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>int , long</p>
</td>
<td class="confluenceTd">
<p>32 bit integer</p>
</td>
<td class="confluenceTd">
<p>logic [31:0]</p>
</td>
<td class="confluenceTd">
<p>analog [31:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>unsigned int, unsigned long</p>
</td>
<td class="confluenceTd">
<p>32-bit unsigned integer</p>
</td>
<td class="confluenceTd">
<p>logic [31:0]</p>
</td>
<td class="confluenceTd">
<p>analog [31:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>long long</p>
</td>
<td class="confluenceTd">
<p>64-bit signed integer</p>
</td>
<td class="confluenceTd">
<p>logic [63:0]</p>
</td>
<td class="confluenceTd">
<p>analog [63:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>unsigned long long</p>
</td>
<td class="confluenceTd">
<p>64-bit unsigned integer</p>
</td>
<td class="confluenceTd">
<p>logic [63:0]</p>
</td>
<td class="confluenceTd">
<p>analog [63:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>double</p>
</td>
<td class="confluenceTd">
<p>real data type</p>
</td>
<td class="confluenceTd">
<p>logic [63:0]</p>
</td>
<td class="confluenceTd">
<p>analog [63:0]</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>float</p>
</td>
<td class="confluenceTd">
<p>real data type</p>
</td>
<td class="confluenceTd">
<p>logic [63:0]</p>
</td>
<td class="confluenceTd">
<p>analog [63:0]</p>
</td>
</tr>
</tbody></table></div>

<p>If you need to connect combinations other than those in the table, an interface module gives you more flexibility.</p>
<h4 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-Example:InterfaceModuleforConnectingSystemCDoubletoVerilog-AMSElectrical">Example: Interface Module for Connecting SystemC Double to Verilog-AMS Electrical</h4>

<p>This example assumes that you need to instantiate a Verilog-AMS module in a SystemC model and that the&#160;<code>electrical</code>&#160;port of the Verilog-AMS module is to be connected to a real&#160;<code>double&#160;</code>&#160;signal in the SystemC model. The lack of support for&#160;<code>wreal</code>&#160;and 64-bit logic wires in connect modules means that this example requires an interface module.</p>

<p>The following interface module is one possible solution. This module converts a 64-bit vector logic signal (<code>lv</code>) into an electrical signal (<code>ev</code>).</p>

<p><code>`include &quot;discipline.vams&quot;<br />`include &quot;constants.vams&quot;</code></p>

<p><code>module LV2EV_64 (lv, ev);</code></p>

<p><code>&#160;&#160;&#160;&#160;inout&#160;&#160;&#160;&#160; [63:0] lv;<br />&#160;&#160;&#160;&#160;logic&#160;&#160;&#160;&#160; [63:0] lv;<br />&#160;&#160;&#160;&#160;inout&#160;&#160;&#160;&#160;&#160;&#160;&#160;ev;<br />&#160;&#160;&#160;&#160;electrical&#160;&#160;ev;</code></p>

<p><code>&#160;&#160;&#160;&#160;real&#160;&#160;&#160;&#160;r;</code></p>

<p><code>&#160;&#160;&#160;&#160;always @(lv)<br />&#160;&#160;&#160;&#160;begin<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;r = $bitstoreal (lv);<br />&#160;&#160;&#160;&#160;end</code></p>

<p><code>&#160;&#160;&#160;&#160;analog<br />&#160;&#160;&#160;&#160;begin<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;V (ev) &lt;+ transition (r, 1n, 1n, 1n);</code></p>

<p><code>&#160;&#160;&#160;&#160;end</code></p>

<p><code>endmodule</code></p>

<p>To use this interface module, you use an&#160;<code>xmshell</code>&#160;command such as the following</p>

<p><code>xmshell -ams -mess -import verilog -into systemc -sctype p1:double<br />&#160;&#160;&#160;&#160;&#160;-analogim p1:work.LV2EV_64 lib.vlogams_child</code></p>

<p>This command creates a Verilog-AMS wrapper with purely digital ports called&#160;<code>vlogams_child_NCSCAMS</code>&#160;and a SystemC shell called&#160;<code>vlogams_child_NCSCAMS</code>, and uses these to connect the electrical port and the double signal.</p>
<h3 id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075856GuidelinesforUsingAMSModulesinSystemCModels"><span class="confluence-anchor-link" id="InstantiatingVerilog-AMSandVHDL-AMSinSystemC-1075856"></span>Guidelines for Using AMS Modules in SystemC Models</h3>

<p>The following guidelines apply when using SystemC models:</p>
<ul><li>SystemC models do not fully support automatically-inserted connect modules.The elaborator does not support using an automatically-inserted connect module when used between a Verilog-AMS or VHDL-AMS module and a digital net that runs all the way through the hierarchy into the SystemC level. The elaborator does support manually inserted connect modules in this situation, but then driver-receiver segregation does not occur and the connect modules are handled as ordinary modules. If the digital net does not reach into the SystemC level, both manually and automatically inserted connect modules are fully supported.</li></ul><ul><li>SystemC models do not support&#160;<span style="color: rgb(0,0,255);"><a class="message-url" href="../verilogamsref/chap4.html#wreal">wreal</a></span>values in imported Verilog or Verilog-AMS modules. The&#160;<code>xmshell</code>&#160;program does not allow you to import Verilog or Verilog-AMS modules that use&#160;<code>wreal</code>&#160;ports. This limitation precludes connecting SystemC double values with Verilog or Verilog-AMS electrical or&#160;<code>wreal</code>&#160;values.</li></ul><ul><li>SystemC models do not support passing parameters to interface modules.No means is provided in the&#160;<code>xmshell</code>&#160;program to pass parameters to interface modules.</li></ul><ul><li>SystemC models offer limited compatibility checking. The&#160;<code>xmshell</code>&#160;program performs only limited checking on the compatibility of interface module ports and imported module ports. The&#160;<code>xmshell</code>&#160;program does not check data type or discipline compatibility.</li></ul><ul><li>Discipline resolution results are not available to the&#160;<code>xmshell</code>&#160;program.Ports declared aa&#160;<code>wire</code>&#160;in imported modules can resolve to either continuous or discrete after discipline resolution. The&#160;<code>xmshell</code>&#160;program, however, is used prior to discipline resolution and so the ultimate discipline of ports declared as&#160;<code>wire</code>&#160;is unknown. The&#160;<code>xmshell</code>&#160;program assumes that a wire is non-analog and connects the non-analog port of the interface module to it. This choice might, or might not, be correct.</li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemC_Integration_for_Mixed-Signal_Verification.html" id="prev" title="SystemC_Integration_for_Mixed-Signal_Verification">SystemC_Integration_for_Mixed- ...</a></em></b><b><em><a href="Incremental_Elaboration_for_Mixed-Signal.html" id="nex" title="Incremental_Elaboration_for_Mixed-Signal">Incremental_Elaboration_for_Mi ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>