Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2021.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3458.656 ; gain = 64.031 ; free physical = 34944 ; free virtual = 123195

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16968ea0a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34946 ; free virtual = 123197

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 5935 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d4f870da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34883 ; free virtual = 123135
INFO: [Opt 31-389] Phase Retarget created 17 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Retarget, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c4143902

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34883 ; free virtual = 123135
INFO: [Opt 31-389] Phase Constant propagation created 36 cells and removed 109 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: bfd3cef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34882 ; free virtual = 123134
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 758 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bfd3cef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34882 ; free virtual = 123134
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bfd3cef3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34884 ; free virtual = 123136
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bfd3cef3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34884 ; free virtual = 123136
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              17  |              45  |                                             14  |
|  Constant propagation         |              36  |             109  |                                              2  |
|  Sweep                        |               0  |             758  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34884 ; free virtual = 123136
Ending Logic Optimization Task | Checksum: 1b39927f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3458.656 ; gain = 0.000 ; free physical = 34885 ; free virtual = 123136

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.437 | TNS=-26.626 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 55 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 5 Total Ports: 110
Ending PowerOpt Patch Enables Task | Checksum: 1e3e04600

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3668.816 ; gain = 0.000 ; free physical = 34812 ; free virtual = 123064
Ending Power Optimization Task | Checksum: 1e3e04600

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3668.816 ; gain = 210.160 ; free physical = 34849 ; free virtual = 123100

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: ddb81296

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3668.816 ; gain = 0.000 ; free physical = 34857 ; free virtual = 123108
Ending Final Cleanup Task | Checksum: ddb81296

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3668.816 ; gain = 0.000 ; free physical = 34856 ; free virtual = 123108

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.816 ; gain = 0.000 ; free physical = 34856 ; free virtual = 123108
Ending Netlist Obfuscation Task | Checksum: ddb81296

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.816 ; gain = 0.000 ; free physical = 34856 ; free virtual = 123108
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 35 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3668.816 ; gain = 282.195 ; free physical = 34857 ; free virtual = 123108
