#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Jun 12 11:24:26 2014
# Process ID: 1921
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/zynq_system_wrapper.rdi
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'zynq_system_rst_processing_system7_0_50M_0'. The XDC file /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'zynq_system_rst_processing_system7_0_50M_0'. The XDC file /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0/zynq_system_rst_processing_system7_0_50M_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_1/zynq_system_rst_processing_system7_0_50M_1_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_0/zynq_system_auto_us_0_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_0/zynq_system_auto_us_0_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_1/zynq_system_auto_us_1_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_1/zynq_system_auto_us_1_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_2/zynq_system_auto_us_2_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_2/zynq_system_auto_us_2_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon_2/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_3/zynq_system_auto_us_3_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_us_3/zynq_system_auto_us_3_clocks.xdc] for cell 'zynq_system_i/axi_mem_intercon_3/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/.Xil/Vivado-1921-ee-boxer0/dcp/zynq_system_wrapper.xdc]
Finished Parsing XDC File [/home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/.Xil/Vivado-1921-ee-boxer0/dcp/zynq_system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1424.430 ; gain = 702.766
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1435.457 ; gain = 10.027

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2c1b38cbc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1487.395 ; gain = 51.938

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 9 inverter(s).
INFO: [Opt 31-10] Eliminated 1559 cells.
Phase 2 Constant Propagation | Checksum: 1eb5ccd15

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.395 ; gain = 51.938

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6066 unconnected nets.
INFO: [Opt 31-11] Eliminated 2233 unconnected cells.
Phase 3 Sweep | Checksum: 2aa8e3506

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.395 ; gain = 51.938
Ending Logic Optimization Task | Checksum: 2aa8e3506

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.395 ; gain = 51.938
Implement Debug Cores | Checksum: 28c274cbd
Logic Optimization | Checksum: 28c274cbd

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 2aa8e3506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.395 ; gain = 3.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 8 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 16
Ending Power Optimization Task | Checksum: 222a704ae

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1602.410 ; gain = 115.016
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.410 ; gain = 177.980
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1602.414 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1602.414 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1959dae68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1959dae68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1959dae68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 214c7c3e0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 214c7c3e0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 214c7c3e0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1602.414 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d71e21a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.422 ; gain = 6.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 27ba63fae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1608.422 ; gain = 6.008
Phase 1.1.8.1 Place Init Design | Checksum: 1ae0e6ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.422 ; gain = 6.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1ae0e6ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.422 ; gain = 6.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1ae0e6ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.422 ; gain = 6.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1ae0e6ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.422 ; gain = 6.008
Phase 1.1 Placer Initialization Core | Checksum: 1ae0e6ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.422 ; gain = 6.008
Phase 1 Placer Initialization | Checksum: 1ae0e6ce7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.422 ; gain = 6.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 136344fcb

Time (s): cpu = 00:03:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1608.422 ; gain = 6.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 136344fcb

Time (s): cpu = 00:03:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1608.422 ; gain = 6.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22c34905f

Time (s): cpu = 00:03:18 ; elapsed = 00:01:09 . Memory (MB): peak = 1614.672 ; gain = 12.258

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21f7dfead

Time (s): cpu = 00:03:18 ; elapsed = 00:01:10 . Memory (MB): peak = 1614.672 ; gain = 12.258

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 225919b61

Time (s): cpu = 00:03:23 ; elapsed = 00:01:11 . Memory (MB): peak = 1614.672 ; gain = 12.258

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1f202e764

Time (s): cpu = 00:03:29 ; elapsed = 00:01:17 . Memory (MB): peak = 1620.684 ; gain = 18.270

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f202e764

Time (s): cpu = 00:03:30 ; elapsed = 00:01:18 . Memory (MB): peak = 1620.684 ; gain = 18.270
Phase 3 Detail Placement | Checksum: 1f202e764

Time (s): cpu = 00:03:30 ; elapsed = 00:01:18 . Memory (MB): peak = 1620.684 ; gain = 18.270

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1fa1aeb4d

Time (s): cpu = 00:03:31 ; elapsed = 00:01:18 . Memory (MB): peak = 1620.684 ; gain = 18.270

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1871ffa5f

Time (s): cpu = 00:03:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1638.621 ; gain = 36.207
Phase 4.2 Post Placement Optimization | Checksum: 1871ffa5f

Time (s): cpu = 00:03:44 ; elapsed = 00:01:22 . Memory (MB): peak = 1638.621 ; gain = 36.207

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1871ffa5f

Time (s): cpu = 00:03:44 ; elapsed = 00:01:22 . Memory (MB): peak = 1638.621 ; gain = 36.207

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1871ffa5f

Time (s): cpu = 00:03:44 ; elapsed = 00:01:22 . Memory (MB): peak = 1638.621 ; gain = 36.207

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 168c00c20

Time (s): cpu = 00:03:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1644.871 ; gain = 42.457

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 168c00c20

Time (s): cpu = 00:03:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1644.871 ; gain = 42.457

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 168c00c20

Time (s): cpu = 00:03:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1644.871 ; gain = 42.457

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=9.388  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 168c00c20

Time (s): cpu = 00:04:13 ; elapsed = 00:01:31 . Memory (MB): peak = 1644.871 ; gain = 42.457
Phase 4.4 Placer Reporting | Checksum: 168c00c20

Time (s): cpu = 00:04:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1644.871 ; gain = 42.457

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 9c7111bc

Time (s): cpu = 00:04:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1644.871 ; gain = 42.457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9c7111bc

Time (s): cpu = 00:04:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1644.871 ; gain = 42.457
Ending Placer Task | Checksum: 9b9de5e4

Time (s): cpu = 00:04:16 ; elapsed = 00:01:32 . Memory (MB): peak = 1644.871 ; gain = 42.457
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:17 ; elapsed = 00:01:33 . Memory (MB): peak = 1644.871 ; gain = 42.457
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1.37 secs 

report_utilization: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1644.871 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.74 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1644.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 9b9de5e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1752.918 ; gain = 108.043
Phase 1 Build RT Design | Checksum: f9f40a31

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1752.918 ; gain = 108.043

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f9f40a31

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.922 ; gain = 108.047

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: f9f40a31

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1766.973 ; gain = 122.098

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: a24e9004

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1788.160 ; gain = 143.285

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: a24e9004

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1788.160 ; gain = 143.285

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: a24e9004

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 2.5.1 Update timing with NCN CRPR | Checksum: a24e9004

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 2.5 Update Timing | Checksum: a24e9004

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.62   | TNS=0      | WHS=-0.239 | THS=-262   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: a24e9004

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 2 Router Initialization | Checksum: a24e9004

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1462e853d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1096
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 14434010e

Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 14434010e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.89   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: d190c8dd

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 4.1 Global Iteration 0 | Checksum: d190c8dd

Time (s): cpu = 00:01:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 152d68894

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 152d68894

Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.89   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 152d68894

Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 4.2 Global Iteration 1 | Checksum: 152d68894

Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 4 Rip-up And Reroute | Checksum: 152d68894

Time (s): cpu = 00:01:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 152d68894

Time (s): cpu = 00:01:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=8      | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 152d68894

Time (s): cpu = 00:01:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 152d68894

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Route 35-57] Estimated Timing Summary | WNS=8      | TNS=0      | WHS=0.019  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 152d68894

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.410 ; gain = 149.535
Phase 6 Post Hold Fix | Checksum: 152d68894

Time (s): cpu = 00:01:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.410 ; gain = 149.535

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.08082 %
  Global Horizontal Routing Utilization  = 4.45994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 152d68894

Time (s): cpu = 00:01:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 17892d99c

Time (s): cpu = 00:01:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1794.410 ; gain = 149.535

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=7.974  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 17892d99c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 17892d99c

Time (s): cpu = 00:02:09 ; elapsed = 00:00:52 . Memory (MB): peak = 1794.410 ; gain = 149.535

Routing Is Done.

Time (s): cpu = 00:02:09 ; elapsed = 00:00:52 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1794.410 ; gain = 149.535
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ee/s/sf306/HeterogeneousHeartbeats/applications/lloyds/RTL/k_means_zynq/k_means_zynq.runs/impl_1/zynq_system_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1794.410 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.410 ; gain = 1.996
INFO: [Common 17-206] Exiting Vivado at Thu Jun 12 11:28:37 2014...
