
#------------------------------------------------------------------------------------------------------------------------------------------------------
#------------------------------------------------------------------------------------------------------------------------------------------------------

set tech "65nm"
set corner "typical"

# FIXME
#unset INCLUDE_65nm_MEM 
#set INCLUDE_65nm_MEM "Y"

#------------------------------------------------------------------------------------------------------------------------------------------------------
#------------------------------------------------------------------------------------------------------------------------------------------------------

# Search Path variables  
#set MGR_SIM_COM_DIR  "../../../../../Manager/SIMULATION/common"
set MGR_COM_DIR       "../../../../../Manager/HDL/common"
set PE_COM_DIR        "../../../../../PEArray/HDL/common"
set PE_RTL_COM_DIR    "../../../../../PEArray/HDL/run_s/common/code"
set SYS_RTL_COM_DIR   "../../../../../System/HDL/common"



set path_ccs "/home/GF065/synopsys/DesignWare_logic_libs/cp65npksdst4.00a/liberty/ccs"
set path_plib "/home/GF065/synopsys/DesignWare_logic_libs/cp65npksdst4.00a/liberty/physical"
set path_slib "/home/GF065/synopsys/DesignWare_logic_libs/cp65npksdst4.00a/liberty/symbol"

set path_ccs "/home/GF065/synopsys/DesignWare_logic_libs/cp65npksdst4.00a/liberty/ccs"
set path_plib "/home/GF065/synopsys/DesignWare_logic_libs/cp65npksdst4.00a/liberty/physical"
set path_slib "/home/GF065/synopsys/DesignWare_logic_libs/cp65npksdst4.00a/liberty/symbol"


set path_this "/home/lbbaker/Cortical/ece-cortical-MainResearch/3DSystem/PEArray/HDL/run_s/pe/pr"
set path_synth "/home/lbbaker/Cortical/ece-cortical-MainResearch/3DSystem/PEArray/HDL/run_s/pe/synth"
set path_common "../../../../HDL/common"

set search_path "$MGR_COM_DIR $PE_COM_DIR $PE_RTL_COM_DIR $SYS_RTL_COM_DIR $search_path";
set search_path "$path_ccs $path_plib $path_slib $path_common $path_this $path_synth $search_path"

#set search_path [concat  $search_path [list [format "%s%s"  $synopsys_root "/libraries/syn"]]]
#set search_path [concat  $search_path [list "." [format "%s%s"  $synopsys_root "/dw/sim_ver"]]]




# Library Variables 
set synthetic_library [list dw_foundation.sldb]

if {$corner == "typical"} {

set target_library cp65npksdst_tt1p0v25c.db
set link_library cp65npksdst_tt1p0v25c.db

} elseif {($corner == "slow")} {

set target_library cp65npksdst_ss0p9v125c.db
set symbol_library cp65npksdst.slib 

}

set libList [glob ../synth/dw_memories/compout/views/sass*/tt1p2v25c/*.lib]
set mem_lib ""
foreach libFile $libList {
  set lName [file tail [file rootname $libFile]]
  set dbName ${lName}_lib
  set dbFileName ${lName}_lib.db
  echo $dbFileName

  echo "Adding .db file to mem_lib variable : " $dbFileName
  set mem_lib [concat $mem_lib $dbFileName]
}
set libList [glob ../synth/dw_memories/compout/views/asdr*/tt1p2v25c/*.lib]
set regf_lib ""
foreach libFile $libList {
  set lName [file tail [file rootname $libFile]]
  set dbName ${lName}_lib
  set dbFileName ${lName}_lib.db
  echo $dbFileName

  echo "Adding .db file to regfmem_lib variable : " $dbFileName
  set regf_lib [concat $regf_lib $dbFileName]
}

set link_library   [concat  $target_library $synthetic_library $mem_lib $regf_lib *]

set verilogout_no_tri "true"

set_tlu_plus_files \
	-max_tluplus "/home/GF065/MOSIS/chrt65lpe_V1500CP_DK010_IC61_Rev8/Synopsys/cmos10lpe_6_00_01_00_TLUplus_rev2/cmos10lpe_SigCmax_6_00_01_00_LB_effective_wFILL.TLUplus" \
	-min_tluplus "/home/GF065/MOSIS/chrt65lpe_V1500CP_DK010_IC61_Rev8/Synopsys/cmos10lpe_6_00_01_00_TLUplus_rev2/cmos10lpe_SigCmin_6_00_01_00_LB_effective_wFILL.TLUplus" \
	-tech2itf_map "/home/GF065/MOSIS/chrt65lpe_V1500CP_DK010_IC61_Rev8/Synopsys/cmos10lpe_6_00_01_00_TLUplus_rev2/cmos10lpe_6_00_01_mdb2itf.map"



alias h history


