Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: chenillard.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "chenillard.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "chenillard"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : chenillard
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/m1/ma/q3/shift_vector.vhd" into library work
Parsing entity <shift_vector>.
Parsing architecture <Behavioral> of entity <shift_vector>.
Parsing VHDL file "/home/m1/ma/q3/clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "/home/m1/ma/q3/chenillard.vhd" into library work
Parsing entity <chenillard>.
Parsing architecture <Behavioral> of entity <chenillard>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <chenillard> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_vector> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <chenillard>.
    Related source file is "/home/m1/ma/q3/chenillard.vhd".
    Summary:
	no macro.
Unit <chenillard> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "/home/m1/ma/q3/clk_div.vhd".
    Found 1-bit register for signal <clk_4hz>.
    Found 24-bit register for signal <compt>.
    Found 24-bit adder for signal <compt[23]_GND_5_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <shift_vector>.
    Related source file is "/home/m1/ma/q3/shift_vector.vhd".
    Found 1-bit register for signal <sens>.
    Found 32-bit register for signal <i>.
    Found 8-bit register for signal <led>.
    Found 8-bit register for signal <temp>.
    Found 33-bit subtractor for signal <n0053> created at line 43.
    Found 32-bit adder for signal <n0057[31:0]> created at line 52.
    Found 1-bit 8-to-1 multiplexer for signal <i[2]_sw[7]_Mux_1_o> created at line 29.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <shift_vector> synthesized.
RTL-Simplification CPUSTAT: 0.01 
RTL-BasicInf CPUSTAT: 0.10 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 6
 1-bit register                                        : 2
 24-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <temp_0> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_0> 
INFO:Xst:2261 - The FF/Latch <temp_1> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_1> 
INFO:Xst:2261 - The FF/Latch <temp_2> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_2> 
INFO:Xst:2261 - The FF/Latch <temp_3> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_3> 
INFO:Xst:2261 - The FF/Latch <temp_4> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_4> 
INFO:Xst:2261 - The FF/Latch <temp_5> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_5> 
INFO:Xst:2261 - The FF/Latch <temp_6> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_6> 
INFO:Xst:2261 - The FF/Latch <temp_7> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <led_7> 

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <compt>: 1 register on signal <compt>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <temp_0> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_0> 
INFO:Xst:2261 - The FF/Latch <temp_1> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_1> 
INFO:Xst:2261 - The FF/Latch <temp_2> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_2> 
INFO:Xst:2261 - The FF/Latch <temp_3> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_3> 
INFO:Xst:2261 - The FF/Latch <temp_4> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_4> 
INFO:Xst:2261 - The FF/Latch <temp_5> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_5> 
INFO:Xst:2261 - The FF/Latch <temp_6> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_6> 
INFO:Xst:2261 - The FF/Latch <temp_7> in Unit <shift_vector> is equivalent to the following FF/Latch, which will be removed : <led_7> 

Optimizing unit <chenillard> ...

Optimizing unit <shift_vector> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block chenillard, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : chenillard.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 473
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 78
#      LUT2                        : 60
#      LUT3                        : 5
#      LUT4                        : 42
#      LUT5                        : 6
#      LUT6                        : 25
#      MUXCY                       : 108
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 112
# FlipFlops/Latches                : 66
#      FD                          : 66
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  18224     0%  
 Number of Slice LUTs:                  250  out of   9112     2%  
    Number used as Logic:               250  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    250
   Number with an unused Flip Flop:     184  out of    250    73%  
   Number with an unused LUT:             0  out of    250     0%  
   Number of fully used LUT-FF pairs:    66  out of    250    26%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/clk_4hz                         | BUFG                   | 41    |
clk_entree                         | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.447ns (Maximum Frequency: 183.572MHz)
   Minimum input arrival time before clock: 5.727ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_4hz'
  Clock period: 5.447ns (frequency: 183.572MHz)
  Total number of paths / destination ports: 4196 / 41
-------------------------------------------------------------------------
Delay:               5.447ns (Levels of Logic = 4)
  Source:            U2/i_27 (FF)
  Destination:       U2/sens (FF)
  Source Clock:      U1/clk_4hz rising
  Destination Clock: U1/clk_4hz rising

  Data Path: U2/i_27 to U2/sens
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  U2/i_27 (U2/i_27)
     LUT5:I0->O            3   0.203   0.995  U2/GND_8_o_i[31]_equal_3_o<31>15 (U2/GND_8_o_i[31]_equal_3_o<31>14)
     LUT5:I0->O            4   0.203   0.684  U2/GND_8_o_i[31]_equal_3_o<31>16 (U2/N4)
     LUT6:I5->O           33   0.205   1.410  U2/_n00711 (U2/_n0071)
     LUT2:I0->O            1   0.203   0.000  U2/sens_rstpot (U2/sens_rstpot)
     FD:D                      0.102          U2/sens
    ----------------------------------------
    Total                      5.447ns (1.363ns logic, 4.084ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_entree'
  Clock period: 5.115ns (frequency: 195.511MHz)
  Total number of paths / destination ports: 7801 / 25
-------------------------------------------------------------------------
Delay:               5.115ns (Levels of Logic = 10)
  Source:            U1/compt_0 (FF)
  Destination:       U1/compt_4 (FF)
  Source Clock:      clk_entree rising
  Destination Clock: clk_entree rising

  Data Path: U1/compt_0 to U1/compt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  U1/compt_0 (U1/compt_0)
     INV:I->O              1   0.206   0.000  U1/Madd_compt[23]_GND_5_o_add_0_OUT_lut<0>_INV_0 (U1/Madd_compt[23]_GND_5_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<0> (U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<1> (U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<2> (U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<3> (U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<4> (U1/Madd_compt[23]_GND_5_o_add_0_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.924  U1/Madd_compt[23]_GND_5_o_add_0_OUT_xor<5> (U1/compt[23]_GND_5_o_add_0_OUT<5>)
     LUT5:I0->O            2   0.203   0.845  U1/compt[23]_PWR_5_o_equal_2_o<23>4 (U1/compt[23]_PWR_5_o_equal_2_o<23>3)
     LUT6:I3->O           13   0.205   0.933  U1/compt[23]_PWR_5_o_equal_2_o<23>7 (U1/compt[23]_PWR_5_o_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  U1/compt_4_rstpot (U1/compt_4_rstpot)
     FD:D                      0.102          U1/compt_4
    ----------------------------------------
    Total                      5.115ns (1.796ns logic, 3.319ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/clk_4hz'
  Total number of paths / destination ports: 516 / 41
-------------------------------------------------------------------------
Offset:              5.727ns (Levels of Logic = 5)
  Source:            sw_entree<0> (PAD)
  Destination:       U2/i_2 (FF)
  Destination Clock: U1/clk_4hz rising

  Data Path: sw_entree<0> to U2/i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  sw_entree_0_IBUF (sw_entree_0_IBUF)
     LUT6:I0->O            4   0.203   0.788  U2/Mmux_i[2]_sw[7]_Mux_1_o_4 (U2/Mmux_i[2]_sw[7]_Mux_1_o_4)
     LUT4:I2->O           19   0.203   1.176  U2/Mmux_sens_sens_MUX_41_o11_1 (U2/Mmux_sens_sens_MUX_41_o11)
     LUT4:I2->O            1   0.203   0.684  U2/Mmux_i[31]_i[31]_mux_15_OUT121 (U2/i[31]_i[31]_mux_15_OUT<1>)
     LUT2:I0->O            1   0.203   0.000  U2/i_1_rstpot (U2/i_1_rstpot)
     FD:D                      0.102          U2/i_1
    ----------------------------------------
    Total                      5.727ns (2.136ns logic, 3.591ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_4hz'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            U2/temp_6 (FF)
  Destination:       led_sortie<6> (PAD)
  Source Clock:      U1/clk_4hz rising

  Data Path: U2/temp_6 to led_sortie<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  U2/temp_6 (U2/temp_6)
     OBUF:I->O                 2.571          led_sortie_6_OBUF (led_sortie<6>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/clk_4hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/clk_4hz     |    5.447|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_entree
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_entree     |    5.115|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.78 secs
 
--> 


Total memory usage is 364844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   16 (   0 filtered)

