library ieee;
use ieee.std_logic_1164.all;

entity counter is
	port(
		clk, rst : in std_logic ;
		ovf 		: out std_logic;
	);
end entity counter;


architecture arch of counter is

signal count : unsigned(26 downto 0);

begin

process()
begin
	if(clk='1' and clk' event) then
		--rising edges only
		count <= std_logic(unsigned(count)+ 1 );
	else
		count <= count;
	end if;
		
end process;

end arch;