// Seed: 3942674360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_1
  );
  initial assume (1);
  wire id_9;
  assign id_7 = 1;
  wire id_10;
endmodule
