0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.sim/sim_1/impl/timing/xsim/lab6_waveform_tb_time_impl.v,1699822632,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v,,ClkDiv;LDCP_UNIQ_BASE_;Two4DigitDisplay;glbl;lab5top,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sim_1/new/lab6_waveform_tb.v,1699655867,verilog,,,,lab6_waveform_tb,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v,1699592811,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/MEM_WB_Register.v,,InstructionMemory,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/PCAdder.v,1698607917,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v,,PCAdder,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v,1699648688,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v,,ProgramCounter,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v,1699645828,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/Adder.v,,ALU32Bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v,1699589496,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/EX_MEM_Register.v,,DataMemory,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v,1699646915,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/PCAdder.v,,Mux32Bit2To1;Mux32Bit3To1;Mux5Bit2To1,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v,1699307263,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/SL2.v,,RegisterFile,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v,1699646496,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/and.v,,SignExtension;SignExtension5bitTo32bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/Adder.v,1699653947,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/BranchALU.v,,Adder;Subtractor,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/BranchALU.v,1699594375,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/ControlSignalMux.v,,BranchALU,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/ControlSignalMux.v,1699656431,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/Controller.v,,ControlSignalMux,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/Controller.v,1699600959,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v,,Controller,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/EX_MEM_Register.v,1699600648,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/HazardDetectorUnit.v,,EX_MEM_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/HazardDetectorUnit.v,1699653018,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/ID_EX_Register.v,,HazardDetectorUnit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/ID_EX_Register.v,1699586546,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/IF_ID_Register.v,,ID_EX_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/IF_ID_Register.v,1699655493,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v,,IF_ID_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/MEM_WB_Register.v,1698607917,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v,,MEM_WB_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/SL2.v,1699644100,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v,,SL2_26to28bit;SL2_32bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/and.v,1699593762,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/head.v,,andgate,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sources_1/new/head.v,1699654079,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab6/Lab6Verilog/Lab6Verilog.srcs/sim_1/new/lab6_waveform_tb.v,,head,,,,,,,,
