# ğŸï¸ Automotive Functional Safety & Software Architecture Knowledge Base

<div align="center">

<!-- Professional Badges -->
![ISO 26262](https://img.shields.io/badge/ISO_26262-ASIL_D-DC143C?style=for-the-badge&logo=iso&logoColor=white)
![ISO 21434](https://img.shields.io/badge/ISO_21434-Cybersecurity-2E8B57?style=for-the-badge&logo=security&logoColor=white)
![AUTOSAR](https://img.shields.io/badge/AUTOSAR-CP_|_AP-0066CC?style=for-the-badge&logo=autodesk&logoColor=white)
![ASPICE](https://img.shields.io/badge/ASPICE-CL3-FF8C00?style=for-the-badge&logo=checkmarx&logoColor=white)
![ISO 14229](https://img.shields.io/badge/ISO_14229-UDS_Diagnostics-6A5ACD?style=for-the-badge&logo=buffer&logoColor=white)
![UN R155/R156](https://img.shields.io/badge/UN_ECE-R155_|_R156-4169E1?style=for-the-badge&logo=united-nations&logoColor=white)

<br/>

**Enterprise-Grade Knowledge Repository for Automotive E/E Architecture, Functional Safety, and ASPICE-Compliant Software Development**

*Architecting the Future of Software-Defined Vehicles*

---

[![Documentation](https://img.shields.io/badge/docs-comprehensive-brightgreen?style=flat-square)](./docs)
[![Mermaid Diagrams](https://img.shields.io/badge/diagrams-mermaid.js-FF3670?style=flat-square)](https://mermaid.js.org/)
[![License](https://img.shields.io/badge/license-proprietary-red?style=flat-square)]()
[![Last Updated](https://img.shields.io/badge/updated-2026.01-blue?style=flat-square)]()

</div>

---

## ğŸ¯ Executive Summary

æœ¬çŸ¥è¯†åº“ä¸º **é«˜çº§æ±½è½¦è½¯ä»¶æ¶æ„å¸ˆ**ã€**åŠŸèƒ½å®‰å…¨å·¥ç¨‹å¸ˆ** å’Œ **E/E ç³»ç»Ÿå·¥ç¨‹å¸ˆ** æä¾›ä»æ³•è§„åˆè§„åˆ°ä»£ç å®ç°çš„å…¨æ ˆæŠ€æœ¯èµ„äº§ã€‚

è¦†ç›– **V-Model å…¨ç”Ÿå‘½å‘¨æœŸ**ï¼Œä» UN ECE æ³•è§„è§£è¯»åˆ° MISRA C++ ç¼–ç è§„èŒƒï¼Œä» STPA ç³»ç»Ÿåˆ†æåˆ° MC/DC æµ‹è¯•è¦†ç›–ï¼Œæ„å»ºå®Œæ•´çš„çŸ¥è¯†é—­ç¯ã€‚

> *"Excellence in automotive software is not an option â€” it's a mandate."*

---

## ğŸ“ V-Model Architecture Map

```mermaid
%%{init: {'theme': 'base', 'themeVariables': { 'primaryColor': '#e1f5fe', 'primaryTextColor': '#01579b', 'primaryBorderColor': '#0288d1', 'lineColor': '#0288d1', 'secondaryColor': '#fff3e0', 'tertiaryColor': '#f3e5f5'}}}%%
flowchart TB
    subgraph Level1["ğŸ“‹ LEVEL 1: Regulatory & Standards Layer"]
        direction LR
        REG["UN R79 | R152 | R155 | R156 | R171"]
        STD["ISO 26262 | ISO 21434 | ISO 21448"]
    end

    subgraph LeftSide["â¬‡ï¸ DESIGN PHASE"]
        direction TB
        subgraph Level2_L["LEVEL 2: System Analysis"]
            SYS1["SYS.1 Requirements Elicitation"]
            SYS2["SYS.2 System Requirements"]
            HARA["HARA / TARA / STPA"]
        end
        
        subgraph Level3_L["LEVEL 3: Architecture Design"]
            SYS3["SYS.3 System Architecture"]
            SWE1["SWE.1 SW Requirements"]
            SWE2["SWE.2 SW Architecture"]
        end
        
        subgraph Level4_L["LEVEL 4: Detailed Design"]
            SWE3["SWE.3 Detailed Design"]
            IMPL["Implementation & Coding"]
        end
    end

    subgraph RightSide["â¬†ï¸ VERIFICATION PHASE"]
        direction TB
        subgraph Level5_R["LEVEL 5: Unit Testing"]
            SWE4["SWE.4 Unit Verification"]
            COVERAGE["MC/DC | Branch | Statement"]
        end
        
        subgraph Level4_R["LEVEL 4: Integration Testing"]
            SWE5["SWE.5 SW Integration Test"]
            FAULT["Fault Injection Testing"]
        end
        
        subgraph Level3_R["LEVEL 3: Qualification Testing"]
            SWE6["SWE.6 SW Qualification"]
            SYS4["SYS.4 System Integration"]
        end
        
        subgraph Level2_R["LEVEL 2: System Validation"]
            SYS5["SYS.5 System Qualification"]
            VAL["HIL | VIL | Track Testing"]
        end
    end

    Level1 --> Level2_L
    SYS1 --> SYS2 --> HARA
    HARA --> SYS3 --> SWE1 --> SWE2
    SWE2 --> SWE3 --> IMPL

    IMPL -.->|"Code"| SWE4
    SWE4 --> COVERAGE
    COVERAGE --> SWE5 --> FAULT
    FAULT --> SWE6 --> SYS4
    SYS4 --> SYS5 --> VAL

    SYS2 <-.->|"Traceability"| SYS5
    SWE2 <-.->|"Traceability"| SWE5
    SWE3 <-.->|"Traceability"| SWE4

    style Level1 fill:#e3f2fd,stroke:#1565c0,stroke-width:2px
    style LeftSide fill:#e8f5e9,stroke:#2e7d32,stroke-width:2px
    style RightSide fill:#fff3e0,stroke:#ef6c00,stroke-width:2px
```

---

## ğŸ—‚ï¸ Knowledge Funnel â€” Hierarchical Navigation

> ä»å®è§‚æ³•è§„åˆ°å¾®è§‚ä»£ç ï¼Œé€å±‚ä¸‹é’»çš„çŸ¥è¯†æ¶æ„

### ğŸ”· Level 1 â€” Regulatory & Standards Foundation

*Building Compliance from Ground Zero*

| Document | Scope | Key Content |
|:---------|:------|:------------|
| ğŸ“„ [**Regulations Matrix**](01_Standards_Level/Regulations_Matrix.md) | UN ECE Regulations | R79 (Steering), R152 (AEBS), R155 (CSMS), R156 (SUMS), R171 (CMS) æ ¸å¿ƒè¾¹ç•Œçº¦æŸ |

**Core Competencies:**
- UN Type Approval æ³•è§„è§£è¯»ä¸ç³»ç»Ÿè¾¹ç•Œå®šä¹‰
- CSMS/SUMS ç®¡ç†ä½“ç³»è®¤è¯è¦æ±‚
- æ³•è§„é—´å…³è”çŸ©é˜µä¸åˆè§„æ£€æŸ¥æ¸…å•

---

### ğŸ”¶ Level 2 â€” System Analysis & Safety Engineering

*Hazard to Safety Goal â€” Mastering HARA, TARA, and STPA*

| Document | Scope | Key Content |
|:---------|:------|:------------|
| ğŸ“„ [**HARA / TARA / STPA Guide**](02_System_Analysis/HARA_TARA_STPA_Guide.md) | Risk Analysis | åŠŸèƒ½å®‰å…¨ä¸ç½‘ç»œå®‰å…¨é£é™©åˆ†ææ–¹æ³•è®ºå¯¹æ¯”ï¼ŒSTPA æ§åˆ¶å›è·¯å»ºæ¨¡ |
| ğŸ“„ [**Hardware Reliability**](02_System_Analysis/Hardware_Reliability.md) | HW Metrics | FTA/FMEA/FMEDA åœ¨ SPFM/LFM/PMHF è®¡ç®—ä¸­çš„åº”ç”¨ |

**Core Competencies:**
- STPA æ§åˆ¶ç»“æ„å›¾ç»˜åˆ¶ä¸ UCA è¯†åˆ«
- HARA vs TARA è¾“å…¥/è¾“å‡ºæ˜ å°„
- ISO 26262 ç¡¬ä»¶åº¦é‡è®¡ç®— (ASIL D: SPFM â‰¥ 99%, LFM â‰¥ 90%)

---

### ğŸŸ¢ Level 3 â€” Software Architecture Design

*AUTOSAR, SOA, and Secure Communication Patterns*

| Document | Scope | Key Content |
|:---------|:------|:------------|
| ğŸ“„ [**CP/AP Hybrid Architecture**](03_Software_Architecture/CP_AP_Hybrid_Arch.md) | AUTOSAR | Classic + Adaptive Platform æ··åˆé€šä¿¡ï¼ŒSOME/IP, DDS, Hypervisor éš”ç¦» |
| ğŸ“„ [**DoIP Routing Strategy**](03_Software_Architecture/DoIP_Routing_Strategy.md) | Diagnostics | DoIP å®Œæ•´åºåˆ—å›¾ï¼ŒRouting Activation, DoIP-to-CAN åè®®è½¬æ¢ |

**Core Competencies:**
- SOME/IP æœåŠ¡å‘ç°ä¸ DDS QoS ç­–ç•¥é€‰æ‹©
- Type-1 Hypervisor å¤šåˆ†åŒºéš”ç¦»è®¾è®¡
- MPU å†…å­˜ä¿æŠ¤å®ç° Freedom from Interference (ASIL D + QM å…±å­˜)
- DoIP è¯Šæ–­ç½‘å…³è·¯ç”±è¡¨ä¸åè®®è½¬æ¢

---

### ğŸŸ¡ Level 4 â€” Detailed Design & Implementation

*From Specification to MISRA-Compliant Code*

| Document | Scope | Key Content |
|:---------|:------|:------------|
| ğŸ“„ [**UDS 0x27 Security Access**](04_Implementation/UDS_0x27_SecurityAccess.md) | Diagnostics | PduR â†’ Dcm â†’ Callout â†’ Crypto Driver å®Œæ•´è°ƒç”¨æ ˆï¼ŒSeed/Key å®ç° |
| ğŸ“„ [**MISRA C++ Golden Rules**](04_Implementation/MISRA_Cpp_Golden_Rules.md) | Coding Standard | 10 æ¡è‡´å‘½è§„åˆ™ Bad vs Good å¯¹æ¯”ï¼Œé™æ€åˆ†æå·¥å…·é“¾é›†æˆ |
| ğŸ“„ [**Memory Mapping Design**](04_Implementation/Memory_Mapping_Design.md) | MemMap | AUTOSAR MemMap.h åŸç†ï¼Œé“¾æ¥å™¨è„šæœ¬ ASIL åˆ†åŒºï¼ŒMPU è”åŠ¨é…ç½® |

**Core Competencies:**
- UDS å®‰å…¨è®¿é—®çŠ¶æ€æœºä¸é˜²æš´åŠ›æ”»å‡»æœºåˆ¶
- MISRA C++:2008/2023 è§„åˆ™å®æˆ˜åº”ç”¨
- é“¾æ¥å™¨è„šæœ¬è®¾è®¡ (ASIL D ä»£ç  â†’ ç‹¬ç«‹ Flash Sector)
- Callout å‡½æ•°è®¾è®¡æ¨¡å¼ä¸å¼‚æ­¥æ“ä½œå¤„ç†

---

### ğŸ”´ Level 5 â€” Verification & Validation

*Closing the V-Model Loop with Rigor*

| Document | Scope | Key Content |
|:---------|:------|:------------|
| ğŸ“„ [**Testing Strategy**](05_Verification/Testing_Strategy.md) | SWE.5/SWE.6 | ASIL åˆ†çº§æµ‹è¯•æ–¹æ³•çŸ©é˜µï¼ŒMC/DC è¦†ç›–ç‡ï¼Œæ•…éšœæ³¨å…¥ç­–ç•¥ï¼ŒHIL/SIL/MIL æµ‹è¯•ç¯å¢ƒ |

**Core Competencies:**
- MC/DC è¦†ç›–ç‡è®¾è®¡ä¸æµ‹è¯•ç”¨ä¾‹æ¨å¯¼
- æ•…éšœæ³¨å…¥æµ‹è¯•çŸ©é˜µ (å®‰å…¨æœºåˆ¶éªŒè¯)
- åŒå‘è¿½æº¯æ€§å®ç° (Requirement â†” Test Case â†” Code)
- CI/CD é›†æˆè‡ªåŠ¨åŒ–æµ‹è¯•æµæ°´çº¿

---

## ğŸ›ï¸ Architecture Decision Records

```
ğŸ“ knowledge-base/
â”œâ”€â”€ ğŸ“„ README.md                           # You are here
â”œâ”€â”€ ğŸ“„ ASPICE_V_Model_Map.md               # V-Model å®Œæ•´æ¶æ„å›¾
â”‚
â””â”€â”€ ğŸ“ docs/
    â”œâ”€â”€ ğŸ“ 01_Standards_Level/             # æ³•è§„ä¸æ ‡å‡†
    â”‚   â””â”€â”€ ğŸ“„ Regulations_Matrix.md
    â”‚
    â”œâ”€â”€ ğŸ“ 02_System_Analysis/             # ç³»ç»Ÿåˆ†æ
    â”‚   â”œâ”€â”€ ğŸ“„ HARA_TARA_STPA_Guide.md
    â”‚   â””â”€â”€ ğŸ“„ Hardware_Reliability.md
    â”‚
    â”œâ”€â”€ ğŸ“ 03_Software_Architecture/       # è½¯ä»¶æ¶æ„
    â”‚   â”œâ”€â”€ ğŸ“„ CP_AP_Hybrid_Arch.md
    â”‚   â””â”€â”€ ğŸ“„ DoIP_Routing_Strategy.md
    â”‚
    â”œâ”€â”€ ğŸ“ 04_Implementation/              # è¯¦ç»†è®¾è®¡ä¸å®ç°
    â”‚   â”œâ”€â”€ ğŸ“„ UDS_0x27_SecurityAccess.md
    â”‚   â”œâ”€â”€ ğŸ“„ MISRA_Cpp_Golden_Rules.md
    â”‚   â””â”€â”€ ğŸ“„ Memory_Mapping_Design.md
    â”‚
    â””â”€â”€ ğŸ“ 05_Verification/                # æµ‹è¯•ä¸éªŒè¯
        â””â”€â”€ ğŸ“„ Testing_Strategy.md
```

---

## ğŸ› ï¸ Technology Stack & Toolchain

<div align="center">

| Domain | Standards & Frameworks |
|:------:|:----------------------|
| **Functional Safety** | ISO 26262:2018, IEC 61508 |
| **Cybersecurity** | ISO/SAE 21434, UN R155/R156, TARA |
| **SOTIF** | ISO 21448 (Safety of the Intended Functionality) |
| **Process** | ASPICE 3.1, ISO/IEC 33000 |
| **Architecture** | AUTOSAR Classic 4.4, Adaptive R22-11 |
| **Diagnostics** | ISO 14229 (UDS), ISO 13400 (DoIP), ISO 15765 (CAN TP) |
| **Coding Standard** | MISRA C:2012, MISRA C++:2023, CERT C |
| **Verification** | MC/DC, Fault Injection, SIL/HIL/VIL |

</div>

---

## ğŸ“ Target Audience

<table>
<tr>
<td width="33%" align="center">

### ğŸ—ï¸ System Architects

E/E æ¶æ„å¸ˆã€åŠŸèƒ½å®‰å…¨ç»ç†<br/>
*Designing the next-gen zonal architecture*

</td>
<td width="33%" align="center">

### ğŸ’» Software Engineers

åµŒå…¥å¼å¼€å‘å·¥ç¨‹å¸ˆã€BSW é›†æˆå·¥ç¨‹å¸ˆ<br/>
*Building ASIL D compliant software*

</td>
<td width="33%" align="center">

### âœ… Quality & Safety

åŠŸèƒ½å®‰å…¨å·¥ç¨‹å¸ˆã€æµ‹è¯•æ¶æ„å¸ˆ<br/>
*Ensuring ISO 26262 compliance*

</td>
</tr>
</table>

---

## ğŸ“Š Compliance Coverage Matrix

| Standard | Covered Topics | Documentation |
|:---------|:---------------|:--------------|
| **ISO 26262** | HARA, ASIL, TSR/FSR, HSI, FFI, SPFM/LFM/PMHF | âœ… Comprehensive |
| **ISO 21434** | TARA, CAL, CSMS, Threat Scenarios | âœ… Comprehensive |
| **ASPICE** | SYS.1-5, SWE.1-6, SUP.8, MAN.3 | âœ… Comprehensive |
| **AUTOSAR** | CP BSW, AP ara::, SOME/IP, DDS | âœ… Comprehensive |
| **UN R155/R156** | CSMS, SUMS, RXSWIN, Type Approval | âœ… Comprehensive |
| **MISRA C++** | 2008/2023 Rules, Deviations | âœ… Comprehensive |

---

## ğŸš€ Quick Start

```bash
# Clone the repository
git clone https://github.com/your-org/automotive-safety-kb.git

# Navigate to documentation
cd automotive-safety-kb/docs

# Start with the V-Model overview
open ../ASPICE_V_Model_Map.md
```

---

## ğŸ“ˆ Roadmap

- [x] Level 1: Regulatory Matrix (UN R79, R152, R155, R156, R171)
- [x] Level 2: HARA/TARA/STPA Guide + Hardware Reliability
- [x] Level 3: AUTOSAR CP/AP Architecture + DoIP Routing
- [x] Level 4: UDS Implementation + MISRA Rules + MemMap
- [x] Level 5: Testing Strategy & Coverage Metrics
- [ ] **Coming Soon**: OTA Update Workflow (A/B Partition)
- [ ] **Coming Soon**: Secure Boot Chain Design
- [ ] **Coming Soon**: SOTIF Analysis Templates

---

## ğŸ“œ License & Disclaimer

This knowledge base is proprietary and intended for internal reference only.

All standards referenced (ISO, UN ECE, AUTOSAR) are trademarks of their respective organizations.

---

<div align="center">

**Engineered with Precision. Validated with Rigor. Delivered with Excellence.**

<br/>

*Â© 2026 Automotive Software Excellence Center*

</div>
