{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714420424693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714420424709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 14:53:44 2024 " "Processing started: Mon Apr 29 14:53:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714420424709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420424709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420424709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714420425532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714420425532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "one ONE OU8.v(9) " "Verilog HDL Declaration information at OU8.v(9): object \"one\" differs only in case from object \"ONE\" in the same scope" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714420432738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/ou8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/ou8.v" { { "Info" "ISGN_ENTITY_NAME" "1 OU8 " "Found entity 1: OU8" {  } { { "../OU/OU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/iu/iu8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/iu/iu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 IU8 " "Found entity 1: IU8" {  } { { "../IU/IU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/au/au8.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/au/au8.v" { { "Info" "ISGN_ENTITY_NAME" "1 AU8 " "Found entity 1: AU8" {  } { { "../AU/AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432801 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1714420432801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/four2seventen.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/four2seventen.v" { { "Info" "ISGN_ENTITY_NAME" "1 four2sevenTen " "Found entity 1: four2sevenTen" {  } { { "../OU/four2sevenTen.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/four2sevenTen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/term_project/ou/four2sevenhun.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/term_project/ou/four2sevenhun.v" { { "Info" "ISGN_ENTITY_NAME" "1 four2sevenHun " "Found entity 1: four2sevenHun" {  } { { "../OU/four2sevenHun.v" "" { Text "D:/MyCSE2441Labs/Term_Project/OU/four2sevenHun.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auchain.v 1 1 " "Found 1 design units, including 1 entities, in source file auchain.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUChain " "Found entity 1: AUChain" {  } { { "AUChain.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/AUChain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420432832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420432832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 AU8.v(63) " "Verilog HDL Implicit Net warning at AU8.v(63): created implicit net for \"HEX1\"" {  } { { "../AU/AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420432832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 AU8.v(69) " "Verilog HDL Implicit Net warning at AU8.v(69): created implicit net for \"HEX0\"" {  } { { "../AU/AU8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420432832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 AUChain.v(63) " "Verilog HDL Implicit Net warning at AUChain.v(63): created implicit net for \"HEX1\"" {  } { { "AUChain.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/AUChain.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420432832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 AUChain.v(69) " "Verilog HDL Implicit Net warning at AUChain.v(69): created implicit net for \"HEX0\"" {  } { { "AUChain.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/AUChain.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420432832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714420433057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_input.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "keypad_input.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_input.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433209 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input keypad_input:keypad_input_inst " "Elaborating entity \"keypad_input\" for hierarchy \"keypad_input:keypad_input_inst\"" {  } { { "Calculator.v" "keypad_input_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_base.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_base.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "keypad_base.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base keypad_input:keypad_input_inst\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\"" {  } { { "keypad_input.v" "keypad_base" { Text "d:/mycse2441labs/term_project/iu/keypad_input.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433225 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/clock_div.v 1 1 " "Using design file /mycse2441labs/term_project/iu/clock_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "d:/mycse2441labs/term_project/iu/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "keypad_base.v" "keypad_clock_divider" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_fsm.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "keypad_fsm.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "keypad_base.v" "keypad_fsm" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/keypad_decoder.v 1 1 " "Using design file /mycse2441labs/term_project/iu/keypad_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "keypad_decoder.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433272 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "keypad_base.v" "keypad_key_decoder" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/shift_reg.v 1 1 " "Using design file /mycse2441labs/term_project/iu/shift_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "d:/mycse2441labs/term_project/iu/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg keypad_input:keypad_input_inst\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"keypad_input:keypad_input_inst\|shift_reg:shift_reg\"" {  } { { "keypad_input.v" "shift_reg" { Text "d:/mycse2441labs/term_project/iu/keypad_input.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433288 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cu8.v 1 1 " "Using design file cu8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CU8 " "Found entity 1: CU8" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433319 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CU8 cu8.v(16) " "Verilog HDL Parameter Declaration warning at cu8.v(16): Parameter Declaration in module \"CU8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1714420433319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU8 CU8:CU8_inst " "Elaborating entity \"CU8\" for hierarchy \"CU8:CU8_inst\"" {  } { { "Calculator.v" "CU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IU8 IU8:IU8_inst " "Elaborating entity \"IU8\" for hierarchy \"IU8:IU8_inst\"" {  } { { "Calculator.v" "IU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/validity_checker.v 1 1 " "Using design file /mycse2441labs/term_project/iu/validity_checker.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 validity_checker " "Found entity 1: validity_checker" {  } { { "validity_checker.v" "" { Text "d:/mycse2441labs/term_project/iu/validity_checker.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validity_checker IU8:IU8_inst\|validity_checker:validity_checker_inst " "Elaborating entity \"validity_checker\" for hierarchy \"IU8:IU8_inst\|validity_checker:validity_checker_inst\"" {  } { { "../IU/IU8.v" "validity_checker_inst" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433350 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/bcd2binarysm.v 1 1 " "Using design file /mycse2441labs/term_project/iu/bcd2binarysm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2BinarySM " "Found entity 1: BCD2BinarySM" {  } { { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433366 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2BinarySM IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst " "Elaborating entity \"BCD2BinarySM\" for hierarchy \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\"" {  } { { "../IU/IU8.v" "BCD2BinarySM_inst" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433366 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/iu/signtotwoc.v 1 1 " "Using design file /mycse2441labs/term_project/iu/signtotwoc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SignToTwoC " "Found entity 1: SignToTwoC" {  } { { "signtotwoc.v" "" { Text "d:/mycse2441labs/term_project/iu/signtotwoc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignToTwoC IU8:IU8_inst\|SignToTwoC:SignToTwoC_inst " "Elaborating entity \"SignToTwoC\" for hierarchy \"IU8:IU8_inst\|SignToTwoC:SignToTwoC_inst\"" {  } { { "../IU/IU8.v" "SignToTwoC_inst" { Text "D:/MyCSE2441Labs/Term_Project/IU/IU8.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU8 AU8:AU8_inst " "Elaborating entity \"AU8\" for hierarchy \"AU8:AU8_inst\"" {  } { { "Calculator.v" "AU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/au/nbitregister.v 1 1 " "Using design file /mycse2441labs/term_project/au/nbitregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "nbitregister.v" "" { Text "d:/mycse2441labs/term_project/au/nbitregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitRegister AU8:AU8_inst\|NBitRegister:Register_A " "Elaborating entity \"NBitRegister\" for hierarchy \"AU8:AU8_inst\|NBitRegister:Register_A\"" {  } { { "../AU/AU8.v" "Register_A" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/au/ripplecarryadderstructural.v 1 1 " "Using design file /mycse2441labs/term_project/au/ripplecarryadderstructural.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdderStructural " "Found entity 1: RippleCarryAdderStructural" {  } { { "ripplecarryadderstructural.v" "" { Text "d:/mycse2441labs/term_project/au/ripplecarryadderstructural.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdderStructural AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst " "Elaborating entity \"RippleCarryAdderStructural\" for hierarchy \"AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst\"" {  } { { "../AU/AU8.v" "RippleCarryAdderStructural_inst" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/au/fabehav.v 1 1 " "Using design file /mycse2441labs/term_project/au/fabehav.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "fabehav.v" "" { Text "d:/mycse2441labs/term_project/au/fabehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"AU8:AU8_inst\|RippleCarryAdderStructural:RippleCarryAdderStructural_inst\|FAbehav:s0\"" {  } { { "ripplecarryadderstructural.v" "s0" { Text "d:/mycse2441labs/term_project/au/ripplecarryadderstructural.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/four2seven.v 1 1 " "Using design file /mycse2441labs/term_project/ou/four2seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four2seven " "Found entity 1: four2seven" {  } { { "four2seven.v" "" { Text "d:/mycse2441labs/term_project/ou/four2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2seven AU8:AU8_inst\|four2seven:MSB " "Elaborating entity \"four2seven\" for hierarchy \"AU8:AU8_inst\|four2seven:MSB\"" {  } { { "../AU/AU8.v" "MSB" { Text "D:/MyCSE2441Labs/Term_Project/AU/AU8.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OU8 OU8:OU8_inst " "Elaborating entity \"OU8\" for hierarchy \"OU8:OU8_inst\"" {  } { { "Calculator.v" "OU8_inst" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/twoctosign.v 1 1 " "Using design file /mycse2441labs/term_project/ou/twoctosign.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TwoCToSign " "Found entity 1: TwoCToSign" {  } { { "twoctosign.v" "" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoCToSign OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst " "Elaborating entity \"TwoCToSign\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\"" {  } { { "../OU/OU8.v" "TwoCToSign_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/halfadder.v 1 1 " "Using design file /mycse2441labs/term_project/ou/halfadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfADDER " "Found entity 1: halfADDER" {  } { { "halfadder.v" "" { Text "d:/mycse2441labs/term_project/ou/halfadder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433507 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "twoctosign.v" "twosFor\[0\].halfADDER_inst1" { Text "d:/mycse2441labs/term_project/ou/twoctosign.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/binary2bcd.v 1 1 " "Using design file /mycse2441labs/term_project/ou/binary2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "binary2bcd.v" "" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd OU8:OU8_inst\|binary2bcd:binary2bcd_inst " "Elaborating entity \"binary2bcd\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\"" {  } { { "../OU/OU8.v" "binary2bcd_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/add3.v 1 1 " "Using design file /mycse2441labs/term_project/ou/add3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "d:/mycse2441labs/term_project/ou/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"OU8:OU8_inst\|binary2bcd:binary2bcd_inst\|add3:m1\"" {  } { { "binary2bcd.v" "m1" { Text "d:/mycse2441labs/term_project/ou/binary2bcd.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2sevenTen OU8:OU8_inst\|four2sevenTen:four2sevenTen_inst " "Elaborating entity \"four2sevenTen\" for hierarchy \"OU8:OU8_inst\|four2sevenTen:four2sevenTen_inst\"" {  } { { "../OU/OU8.v" "four2sevenTen_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2sevenHun OU8:OU8_inst\|four2sevenHun:four2sevenHun_inst " "Elaborating entity \"four2sevenHun\" for hierarchy \"OU8:OU8_inst\|four2sevenHun:four2sevenHun_inst\"" {  } { { "../OU/OU8.v" "four2sevenHun_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433602 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/mycse2441labs/term_project/ou/displaynegative.v 1 1 " "Using design file /mycse2441labs/term_project/ou/displaynegative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 displayNegative " "Found entity 1: displayNegative" {  } { { "displaynegative.v" "" { Text "d:/mycse2441labs/term_project/ou/displaynegative.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714420433633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1714420433633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNegative OU8:OU8_inst\|displayNegative:displayNegative_inst " "Elaborating entity \"displayNegative\" for hierarchy \"OU8:OU8_inst\|displayNegative:displayNegative_inst\"" {  } { { "../OU/OU8.v" "displayNegative_inst" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420433633 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[3\] " "Net \"OU8:OU8_inst\|hun\[3\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[3\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714420434059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "OU8:OU8_inst\|hun\[2\] " "Net \"OU8:OU8_inst\|hun\[2\]\" is missing source, defaulting to GND" {  } { { "../OU/OU8.v" "hun\[2\]" { Text "D:/MyCSE2441Labs/Term_Project/OU/OU8.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714420434059 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714420434059 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "keypad_decoder.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_decoder.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714420434906 "|Calculator|IU8:IU8_inst|keypad_input:keypad_input_inst|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714420434906 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|Mult0\"" {  } { { "bcd2binarysm.v" "Mult0" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714420434952 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714420434952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420435047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714420435047 ""}  } { { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714420435047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420435094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420435110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"IU8:IU8_inst\|BCD2BinarySM:BCD2BinarySM_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "bcd2binarysm.v" "" { Text "d:/mycse2441labs/term_project/iu/bcd2binarysm.v" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420435141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714420435471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420435738 "|Calculator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420435738 "|Calculator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420435738 "|Calculator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420435738 "|Calculator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420435738 "|Calculator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714420435738 "|Calculator|HEX3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714420435738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714420435801 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714420436398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Term_Project/Calculator/output_files/Calculator.map.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Term_Project/Calculator/output_files/Calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420436565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714420437732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714420437732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714420438375 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714420438375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714420438375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714420438375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714420438799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 14:53:58 2024 " "Processing ended: Mon Apr 29 14:53:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714420438799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714420438799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714420438799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714420438799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714420440548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714420440552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 14:54:00 2024 " "Processing started: Mon Apr 29 14:54:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714420440552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714420440552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714420440552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714420440673 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1714420440674 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1714420440674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714420440896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714420440912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714420440927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714420440959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714420440959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714420441210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714420441210 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714420441351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714420441351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714420441351 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714420441351 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714420441367 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714420441367 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714420441367 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714420441367 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714420441367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714420442037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714420442037 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714420442052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714420442052 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714420442052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714420442100 ""}  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714420442100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|valid  " "Automatically promoted node IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714420442100 ""}  } { { "keypad_base.v" "" { Text "d:/mycse2441labs/term_project/iu/keypad_base.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714420442100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU8:CU8_inst\|state.S2  " "Automatically promoted node CU8:CU8_inst\|state.S2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU8:CU8_inst\|Selector3~0 " "Destination node CU8:CU8_inst\|Selector3~0" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU8:CU8_inst\|Selector2~0 " "Destination node CU8:CU8_inst\|Selector2~0" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU8:CU8_inst\|Selector2~1 " "Destination node CU8:CU8_inst\|Selector2~1" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU8:CU8_inst\|Selector1~0 " "Destination node CU8:CU8_inst\|Selector1~0" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714420442100 ""}  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714420442100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU8:CU8_inst\|state.S3  " "Automatically promoted node CU8:CU8_inst\|state.S3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU8:CU8_inst\|state~12 " "Destination node CU8:CU8_inst\|state~12" {  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714420442100 ""}  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714420442100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU8:CU8_inst\|state.S4  " "Automatically promoted node CU8:CU8_inst\|state.S4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[7\]~0 " "Destination node OU8_sig\[7\]~0" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[0\]~1 " "Destination node OU8_sig\[0\]~1" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[1\]~2 " "Destination node OU8_sig\[1\]~2" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[2\]~3 " "Destination node OU8_sig\[2\]~3" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[3\]~4 " "Destination node OU8_sig\[3\]~4" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[4\]~5 " "Destination node OU8_sig\[4\]~5" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[5\]~6 " "Destination node OU8_sig\[5\]~6" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8_sig\[6\]~7 " "Destination node OU8_sig\[6\]~7" {  } { { "Calculator.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/Calculator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|comb~0 " "Destination node OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|comb~1 " "Destination node OU8:OU8_inst\|TwoCToSign:TwoCToSign_inst\|comb~1" {  } { { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714420442100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714420442100 ""}  } { { "cu8.v" "" { Text "D:/MyCSE2441Labs/Term_Project/Calculator/cu8.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714420442100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "Automatically promoted node keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714420442115 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track~4 " "Destination node keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track~4" {  } { { "clock_div.v" "" { Text "d:/mycse2441labs/term_project/iu/clock_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714420442115 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714420442115 ""}  } { { "clock_div.v" "" { Text "d:/mycse2441labs/term_project/iu/clock_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714420442115 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714420442823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714420442823 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714420442823 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714420442917 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714420443011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714420444479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714420444596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714420444612 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714420446887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714420446887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714420447515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/MyCSE2441Labs/Term_Project/Calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714420448959 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714420448959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714420450575 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714420450575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714420450591 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714420451156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714420451156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714420451533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714420451533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714420452051 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714420453040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyCSE2441Labs/Term_Project/Calculator/output_files/Calculator.fit.smsg " "Generated suppressed messages file D:/MyCSE2441Labs/Term_Project/Calculator/output_files/Calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714420453747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5652 " "Peak virtual memory: 5652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714420457879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 14:54:17 2024 " "Processing ended: Mon Apr 29 14:54:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714420457879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714420457879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714420457879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714420457879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714420459356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714420459372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 14:54:19 2024 " "Processing started: Mon Apr 29 14:54:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714420459372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714420459372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714420459372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714420459963 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714420461433 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714420461748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714420473545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 14:54:33 2024 " "Processing ended: Mon Apr 29 14:54:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714420473545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714420473545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714420473545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714420473545 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714420474422 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714420475082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714420475082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 14:54:34 2024 " "Processing started: Mon Apr 29 14:54:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714420475082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714420475082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714420475082 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714420475215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714420475625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714420475625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420475657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420475657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714420476316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420476316 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row\[0\] row\[0\] " "create_clock -period 1.000 -name row\[0\] row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU8:CU8_inst\|state.S4 CU8:CU8_inst\|state.S4 " "create_clock -period 1.000 -name CU8:CU8_inst\|state.S4 CU8:CU8_inst\|state.S4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU8:CU8_inst\|state.S2 CU8:CU8_inst\|state.S2 " "create_clock -period 1.000 -name CU8:CU8_inst\|state.S2 CU8:CU8_inst\|state.S2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CU8:CU8_inst\|state.S3 CU8:CU8_inst\|state.S3 " "create_clock -period 1.000 -name CU8:CU8_inst\|state.S3 CU8:CU8_inst\|state.S3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714420476316 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714420476316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714420476316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714420476332 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714420476332 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714420476458 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714420476521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714420476535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.335 " "Worst-case setup slack is -13.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.335            -104.473 CU8:CU8_inst\|state.S2  " "  -13.335            -104.473 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.084            -101.255 CU8:CU8_inst\|state.S3  " "  -13.084            -101.255 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.014            -111.530 clk  " "   -7.014            -111.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216             -25.642 CU8:CU8_inst\|state.S4  " "   -4.216             -25.642 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564             -37.619 row\[0\]  " "   -3.564             -37.619 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.729             -13.337 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -2.729             -13.337 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778             -11.545 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.778             -11.545 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420476584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.317 " "Worst-case hold slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.433 row\[0\]  " "   -0.317              -0.433 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.342               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 CU8:CU8_inst\|state.S4  " "    1.095               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.037               0.000 CU8:CU8_inst\|state.S3  " "    6.037               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.260               0.000 CU8:CU8_inst\|state.S2  " "    6.260               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420476662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.340 " "Worst-case recovery slack is -1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340             -17.394 row\[0\]  " "   -1.340             -17.394 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -4.505 CU8:CU8_inst\|state.S3  " "   -0.589              -4.505 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -2.676 CU8:CU8_inst\|state.S4  " "   -0.416              -2.676 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339              -2.528 CU8:CU8_inst\|state.S2  " "   -0.339              -2.528 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420476725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.456 " "Worst-case removal slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 row\[0\]  " "    0.456               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 CU8:CU8_inst\|state.S4  " "    0.628               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 CU8:CU8_inst\|state.S2  " "    0.634               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 CU8:CU8_inst\|state.S3  " "    0.745               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420476788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.249 row\[0\]  " "   -3.000             -77.249 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.120 clk  " "   -3.000             -59.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CU8:CU8_inst\|state.S2  " "   -1.403             -11.224 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CU8:CU8_inst\|state.S3  " "   -1.403             -11.224 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CU8:CU8_inst\|state.S4  " "   -1.403             -11.224 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420476851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420476851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714420476936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714420476945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714420477537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714420478186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714420478280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.214 " "Worst-case setup slack is -12.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.214             -95.717 CU8:CU8_inst\|state.S2  " "  -12.214             -95.717 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.969             -92.620 CU8:CU8_inst\|state.S3  " "  -11.969             -92.620 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.336             -97.592 clk  " "   -6.336             -97.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.801             -23.028 CU8:CU8_inst\|state.S4  " "   -3.801             -23.028 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.333             -33.587 row\[0\]  " "   -3.333             -33.587 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433             -11.656 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -2.433             -11.656 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664             -10.214 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.664             -10.214 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420478374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.426 " "Worst-case hold slack is -0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -0.747 row\[0\]  " "   -0.426              -0.747 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk  " "    0.306               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.307               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 CU8:CU8_inst\|state.S4  " "    1.017               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.646               0.000 CU8:CU8_inst\|state.S3  " "    5.646               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.846               0.000 CU8:CU8_inst\|state.S2  " "    5.846               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420478484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.040 " "Worst-case recovery slack is -1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040             -13.502 row\[0\]  " "   -1.040             -13.502 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469              -3.538 CU8:CU8_inst\|state.S3  " "   -0.469              -3.538 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.316              -1.832 CU8:CU8_inst\|state.S4  " "   -0.316              -1.832 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225              -1.672 CU8:CU8_inst\|state.S2  " "   -0.225              -1.672 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420478578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.277 " "Worst-case removal slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 row\[0\]  " "    0.277               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 CU8:CU8_inst\|state.S2  " "    0.571               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 CU8:CU8_inst\|state.S4  " "    0.578               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 CU8:CU8_inst\|state.S3  " "    0.678               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420478687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.937 row\[0\]  " "   -3.000             -71.937 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.120 clk  " "   -3.000             -59.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CU8:CU8_inst\|state.S2  " "   -1.403             -11.224 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CU8:CU8_inst\|state.S3  " "   -1.403             -11.224 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CU8:CU8_inst\|state.S4  " "   -1.403             -11.224 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420478781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420478781 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714420478907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714420479456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714420479456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.605 " "Worst-case setup slack is -5.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.605             -43.766 CU8:CU8_inst\|state.S2  " "   -5.605             -43.766 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.453             -42.337 CU8:CU8_inst\|state.S3  " "   -5.453             -42.337 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.358             -24.780 clk  " "   -2.358             -24.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.326             -16.449 row\[0\]  " "   -1.326             -16.449 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282              -6.888 CU8:CU8_inst\|state.S4  " "   -1.282              -6.888 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184              -4.222 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.184              -4.222 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -2.024 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.594              -2.024 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420479519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.122 " "Worst-case hold slack is -0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.122              -0.262 row\[0\]  " "   -0.122              -0.262 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 clk  " "    0.122               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.149               0.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 CU8:CU8_inst\|state.S4  " "    0.411               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.374               0.000 CU8:CU8_inst\|state.S3  " "    2.374               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.488               0.000 CU8:CU8_inst\|state.S2  " "    2.488               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420479582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.449 " "Worst-case recovery slack is -0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -5.810 row\[0\]  " "   -0.449              -5.810 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 CU8:CU8_inst\|state.S3  " "    0.238               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CU8:CU8_inst\|state.S4  " "    0.324               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 CU8:CU8_inst\|state.S2  " "    0.347               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420479661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.241 " "Worst-case removal slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 CU8:CU8_inst\|state.S2  " "    0.241               0.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 CU8:CU8_inst\|state.S4  " "    0.247               0.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 CU8:CU8_inst\|state.S3  " "    0.287               0.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 row\[0\]  " "    0.574               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420479709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.873 row\[0\]  " "   -3.000             -47.873 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.360 clk  " "   -3.000             -44.360 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 CU8:CU8_inst\|state.S2  " "   -1.000              -8.000 CU8:CU8_inst\|state.S2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 CU8:CU8_inst\|state.S3  " "   -1.000              -8.000 CU8:CU8_inst\|state.S3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 CU8:CU8_inst\|state.S4  " "   -1.000              -8.000 CU8:CU8_inst\|state.S4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 IU8:IU8_inst\|keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 keypad_input:keypad_input_inst\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714420479803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714420479803 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714420481515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714420481515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714420482569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 14:54:42 2024 " "Processing ended: Mon Apr 29 14:54:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714420482569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714420482569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714420482569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714420482569 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714420483998 ""}
