<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/riscv_submodules.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">riscv_submodules.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv__submodules_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*a Includes</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;include <span class="stringliteral">&quot;riscv.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;include <span class="stringliteral">&quot;riscv_internal_types.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/*a Modules</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*m riscv_i32_decode  */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#a500ba25025bf2c3efa53b6d5f5ab3b01">   28</a></span>&#160;module <a class="code" href="riscv__submodules_8h.html#a500ba25025bf2c3efa53b6d5f5ab3b01">riscv_i32_decode</a>( input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a> instruction,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                         output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a> idecode,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                         input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>          riscv_config</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;)</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;{</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    timing comb input instruction, riscv_config;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    timing comb output idecode;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/*m riscv_i32c_decode  */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#a7cb6a94a95914818d82255baca058380">   39</a></span>&#160;module <a class="code" href="riscv__submodules_8h.html#a7cb6a94a95914818d82255baca058380">riscv_i32c_decode</a>( input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a> instruction,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                          output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a> idecode,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                          input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>          riscv_config</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;)</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    timing comb input instruction, riscv_config;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    timing comb output idecode;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*m riscv_e32_decode  */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#ac78033261d10a7ee654f9054cdb1144c">   50</a></span>&#160;module <a class="code" href="riscv__submodules_8h.html#ac78033261d10a7ee654f9054cdb1144c">riscv_e32_decode</a>( input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a>    instruction,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                         output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a> idecode,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                         input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>     riscv_config</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    timing comb input instruction, riscv_config;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    timing comb output idecode;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/*m riscv_e32c_decode  */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#a9936669a42da85b4c6faf335421d8745">   61</a></span>&#160;module <a class="code" href="riscv__submodules_8h.html#a9936669a42da85b4c6faf335421d8745">riscv_e32c_decode</a>( input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a>    instruction,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                          output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a> idecode,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                          input  <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a>     riscv_config</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    timing comb input instruction, riscv_config;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    timing comb output idecode;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/*m riscv_i32_alu  */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#a1e426535b8c66a174233a1b43b170d34">   72</a></span>&#160;module <a class="code" href="riscv__submodules_8h.html#a1e426535b8c66a174233a1b43b170d34">riscv_i32_alu</a>( input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a>      idecode,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                      input <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>            pc,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                      input <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>            rs1,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                      input <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>            rs2,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                      output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__alu__result">t_riscv_i32_alu_result</a> alu_result</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    timing comb input  idecode, pc, rs1, rs2;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    timing comb output alu_result;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/*m riscv_csrs_minimal  */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">extern</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#a7cec11a4bfd9e7caa36c0e17a8d11f05">   85</a></span>&#160;module <a class="code" href="riscv__submodules_8h.html#a7cec11a4bfd9e7caa36c0e17a8d11f05">riscv_csrs_minimal</a>( clock clk                                   <span class="stringliteral">&quot;RISC-V clock&quot;</span>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                           input bit reset_n                           <span class="stringliteral">&quot;Active low reset&quot;</span>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                           input <a class="code" href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a>       irqs               <span class="stringliteral">&quot;Interrupts in to the CPU&quot;</span>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                           input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__access">t_riscv_csr_access</a> csr_access         <span class="stringliteral">&quot;RISC-V CSR access, combinatorially decoded&quot;</span>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                           input <a class="code" href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a>       csr_write_data     <span class="stringliteral">&quot;Write data for the CSR access, later in the cycle than @csr_access possibly&quot;</span>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                           output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__data">t_riscv_csr_data</a> csr_data            <span class="stringliteral">&quot;CSR response (including take interrupt and read data), from the current @a csr_access&quot;</span>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                           input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csr__controls">t_riscv_csr_controls</a> csr_controls     <span class="stringliteral">&quot;Control signals to update the CSRs&quot;</span>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                           output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__csrs__minimal">t_riscv_csrs_minimal</a> csrs            <span class="stringliteral">&quot;CSR values&quot;</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    )</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    timing to   rising clock clk csr_access, csr_write_data, csr_controls, irqs;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    timing from rising clock clk csr_data, csrs;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    timing comb input csr_access;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    timing comb output csr_data;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/*m riscv_i32_muldiv */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="riscv__submodules_8h.html#a5ab987c327c28d1b1a758135b8a53989">  102</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="riscv__submodules_8h.html#a5ab987c327c28d1b1a758135b8a53989">riscv_i32_muldiv</a>( clock clk,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                         input bit reset_n,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                         input <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a>  coproc_controls,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                         output <a class="code" href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a> coproc_response,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                         input <a class="code" href="riscv_8h.html#structt__riscv__config">t_riscv_config</a> riscv_config</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    timing to   rising clock clk coproc_controls, riscv_config;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    timing from rising clock clk coproc_response;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="ttc" id="riscv_8h_html_a4a3672c17779a47f3ca095d7d9bd7cc6"><div class="ttname"><a href="riscv_8h.html#a4a3672c17779a47f3ca095d7d9bd7cc6">t_riscv_word</a></div><div class="ttdeci">bit[32] t_riscv_word</div><div class="ttdef"><b>Definition:</b> riscv.h:73</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__controls"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__controls">t_riscv_csr_controls</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:332</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__coproc__response"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__response">t_riscv_i32_coproc_response</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:622</div></div>
<div class="ttc" id="riscv__submodules_8h_html_a7cec11a4bfd9e7caa36c0e17a8d11f05"><div class="ttname"><a href="riscv__submodules_8h.html#a7cec11a4bfd9e7caa36c0e17a8d11f05">riscv_csrs_minimal</a></div><div class="ttdeci">module riscv_csrs_minimal(clock clk, input bit reset_n, input t_riscv_irqs irqs, input t_riscv_csr_access csr_access, input t_riscv_word csr_write_data, output t_riscv_csr_data csr_data, input t_riscv_csr_controls csr_controls, output t_riscv_csrs_minimal csrs)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:85</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__decode"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__decode">t_riscv_i32_decode</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:573</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__alu__result"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__alu__result">t_riscv_i32_alu_result</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:598</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csrs__minimal"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csrs__minimal">t_riscv_csrs_minimal</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:541</div></div>
<div class="ttc" id="riscv__submodules_8h_html_a500ba25025bf2c3efa53b6d5f5ab3b01"><div class="ttname"><a href="riscv__submodules_8h.html#a500ba25025bf2c3efa53b6d5f5ab3b01">riscv_i32_decode</a></div><div class="ttdeci">module riscv_i32_decode(input t_riscv_i32_inst instruction, output t_riscv_i32_decode idecode, input t_riscv_config riscv_config)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:28</div></div>
<div class="ttc" id="riscv__submodules_8h_html_a9936669a42da85b4c6faf335421d8745"><div class="ttname"><a href="riscv__submodules_8h.html#a9936669a42da85b4c6faf335421d8745">riscv_e32c_decode</a></div><div class="ttdeci">module riscv_e32c_decode(input t_riscv_i32_inst instruction, output t_riscv_i32_decode idecode, input t_riscv_config riscv_config)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:61</div></div>
<div class="ttc" id="riscv__submodules_8h_html_a5ab987c327c28d1b1a758135b8a53989"><div class="ttname"><a href="riscv__submodules_8h.html#a5ab987c327c28d1b1a758135b8a53989">riscv_i32_muldiv</a></div><div class="ttdeci">module riscv_i32_muldiv(clock clk, input bit reset_n, input t_riscv_i32_coproc_controls coproc_controls, output t_riscv_i32_coproc_response coproc_response, input t_riscv_config riscv_config)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:102</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__inst"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__inst">t_riscv_i32_inst</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:556</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__i32__coproc__controls"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__i32__coproc__controls">t_riscv_i32_coproc_controls</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:609</div></div>
<div class="ttc" id="riscv__submodules_8h_html_a1e426535b8c66a174233a1b43b170d34"><div class="ttname"><a href="riscv__submodules_8h.html#a1e426535b8c66a174233a1b43b170d34">riscv_i32_alu</a></div><div class="ttdeci">module riscv_i32_alu(input t_riscv_i32_decode idecode, input t_riscv_word pc, input t_riscv_word rs1, input t_riscv_word rs2, output t_riscv_i32_alu_result alu_result)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:72</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__data"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__data">t_riscv_csr_data</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:322</div></div>
<div class="ttc" id="riscv__internal__types_8h_html_structt__riscv__csr__access"><div class="ttname"><a href="riscv__internal__types_8h.html#structt__riscv__csr__access">t_riscv_csr_access</a></div><div class="ttdef"><b>Definition:</b> riscv_internal_types.h:315</div></div>
<div class="ttc" id="riscv__submodules_8h_html_ac78033261d10a7ee654f9054cdb1144c"><div class="ttname"><a href="riscv__submodules_8h.html#ac78033261d10a7ee654f9054cdb1144c">riscv_e32_decode</a></div><div class="ttdeci">module riscv_e32_decode(input t_riscv_i32_inst instruction, output t_riscv_i32_decode idecode, input t_riscv_config riscv_config)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:50</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__irqs"><div class="ttname"><a href="riscv_8h.html#structt__riscv__irqs">t_riscv_irqs</a></div><div class="ttdef"><b>Definition:</b> riscv.h:77</div></div>
<div class="ttc" id="riscv_8h_html_structt__riscv__config"><div class="ttname"><a href="riscv_8h.html#structt__riscv__config">t_riscv_config</a></div><div class="ttdef"><b>Definition:</b> riscv.h:121</div></div>
<div class="ttc" id="riscv__submodules_8h_html_a7cb6a94a95914818d82255baca058380"><div class="ttname"><a href="riscv__submodules_8h.html#a7cb6a94a95914818d82255baca058380">riscv_i32c_decode</a></div><div class="ttdeci">module riscv_i32c_decode(input t_riscv_i32_inst instruction, output t_riscv_i32_decode idecode, input t_riscv_config riscv_config)</div><div class="ttdef"><b>Definition:</b> riscv_submodules.h:39</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
