{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764666488649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764666488649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 10:08:08 2025 " "Processing started: Tue Dec  2 10:08:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764666488649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666488649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666488649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764666488820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myaltpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myaltpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493562 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/utilities/fpga-user/fpga-user/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493564 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-Behavior " "Found design unit 1: RF-Behavior" {  } { { "../../../LAB2/src/RF.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/RF.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493565 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "../../../LAB2/src/RF.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/RF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "../../../LAB2/src/regn.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/regn.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493566 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "../../../LAB2/src/regn.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/regn.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMC_DP-Behavioral " "Found design unit 1: FMC_DP-Behavioral" {  } { { "../../../LAB2/src/FMC_DP.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_DP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493567 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMC_DP " "Found entity 1: FMC_DP" {  } { { "../../../LAB2/src/FMC_DP.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_DP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMC_CU-Behavioral " "Found design unit 1: FMC_CU-Behavioral" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493568 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMC_CU " "Found entity 1: FMC_CU" {  } { { "../../../LAB2/src/FMC_CU.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC_CU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/skipi/desktop/leo/polito/anno4/semestre1/sdi/sdi_rr_2025-2026/lab2/src/fmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMC-Behavioral " "Found design unit 1: FMC-Behavioral" {  } { { "../../../LAB2/src/FMC.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493569 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMC " "Found entity 1: FMC" {  } { { "../../../LAB2/src/FMC.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/FMC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764666493569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764666493587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx user.vhd(19) " "VHDL Signal Declaration warning at user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764666493588 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock user.vhd(34) " "Verilog HDL or VHDL warning at user.vhd(34): object \"pllLock\" assigned a value but never read" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764666493588 "|user"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sMem_Dout user.vhd(87) " "VHDL Signal Declaration warning at user.vhd(87): used implicit default value for signal \"sMem_Dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764666493588 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sMem_Din user.vhd(87) " "Verilog HDL or VHDL warning at user.vhd(87): object \"sMem_Din\" assigned a value but never read" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764666493588 "|user"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "16 4 user.vhd(152) " "VHDL expression error at user.vhd(152): expression has 16 elements, but must have 4 elements" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 152 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1764666493589 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Address user.vhd(137) " "VHDL error at user.vhd(137): formal port or parameter \"Address\" must have actual or default value" {  } { { "../../../LAB2/src/user.vhd" "" { Text "C:/Users/skipi/Desktop/Leo/PoliTo/Anno4/Semestre1/SDI/SDI_RR_2025-2026/LAB2/src/user.vhd" 137 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1764666493589 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764666493589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764666493699 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  2 10:08:13 2025 " "Processing ended: Tue Dec  2 10:08:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764666493699 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764666493699 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764666493699 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666493699 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764666494296 ""}
