// Generated by CIRCT 42e53322a
module vectorr(	// /tmp/tmp.2GoQLhU84k/22067_VerilogDocGen_data_verilog_eval_human_vectorr.cleaned.mlir:2:3
  input  [7:0] in,	// /tmp/tmp.2GoQLhU84k/22067_VerilogDocGen_data_verilog_eval_human_vectorr.cleaned.mlir:2:25
  output [7:0] out	// /tmp/tmp.2GoQLhU84k/22067_VerilogDocGen_data_verilog_eval_human_vectorr.cleaned.mlir:2:39
);

  assign out = {<<{in}};	// /tmp/tmp.2GoQLhU84k/22067_VerilogDocGen_data_verilog_eval_human_vectorr.cleaned.mlir:3:10, :4:5
endmodule

