<!-- HTML header for doxygen 1.9.5-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="$langISO">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cmp_tool: rdcu_cmd.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-fragment-copy-button.js"></script>
<script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
<script type="text/javascript">
    DoxygenAwesomeFragmentCopyButton.init()
    DoxygenAwesomeDarkModeToggle.init()
    DoxygenAwesomeInteractiveToc.init()
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
$darkmode
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="plato-logo-med.png"/></td>
  <td id="projectalign">
   <div id="projectname">cmp_tool<span id="projectnumber">&#160;0.12-b2</span>
   </div>
   <div id="projectbrief">PLATO Compression Tool</div>
  </td>
 </tr>
   <!--BEGIN FULL_SIDEBAR-->
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
   <!--END FULL_SIDEBAR-->
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('rdcu__cmd_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rdcu_cmd.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<h3 class="version">(2024-01-27 18:22:48 +0100, author: Dominik Loidolt &lt;dominik.loidolt@univie.ac.at&gt;, commit: 59188fe)</h3>
<p>RMAP RDCU RMAP command library.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="rmap_8h_source.html">rmap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="rdcu__cmd_8h_source.html">rdcu_cmd.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="rdcu__rmap_8h_source.html">rdcu_rmap.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for rdcu_cmd.c:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="rdcu__cmd_8c__incl.svg" width="511" height="187"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="rdcu__cmd_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3274188041d4484130e893afc5f1630f"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a3274188041d4484130e893afc5f1630f.html#a3274188041d4484130e893afc5f1630f">rdcu_read_cmd_register_internal</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr)</td></tr>
<tr class="memdesc:a3274188041d4484130e893afc5f1630f"><td class="mdescLeft">&#160;</td><td class="mdescRight">generate a read command for an arbitrary register (internal)  <a href="rdcu__cmd_8c_a3274188041d4484130e893afc5f1630f.html#a3274188041d4484130e893afc5f1630f">More...</a><br /></td></tr>
<tr class="separator:a3274188041d4484130e893afc5f1630f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690d79ff983a96fdd40db6396e9c70e9"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a690d79ff983a96fdd40db6396e9c70e9.html#a690d79ff983a96fdd40db6396e9c70e9">rdcu_write_cmd_register_internal</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr)</td></tr>
<tr class="memdesc:a690d79ff983a96fdd40db6396e9c70e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">generate a write command for an arbitrary register (internal)  <a href="rdcu__cmd_8c_a690d79ff983a96fdd40db6396e9c70e9.html#a690d79ff983a96fdd40db6396e9c70e9">More...</a><br /></td></tr>
<tr class="separator:a690d79ff983a96fdd40db6396e9c70e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf34d113aa558e87f377436d69083f4f"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_acf34d113aa558e87f377436d69083f4f.html#acf34d113aa558e87f377436d69083f4f">rdcu_write_cmd_data_internal</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr, uint32_t size)</td></tr>
<tr class="memdesc:acf34d113aa558e87f377436d69083f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write arbitrary data to the RDCU (internal)  <a href="rdcu__cmd_8c_acf34d113aa558e87f377436d69083f4f.html#acf34d113aa558e87f377436d69083f4f">More...</a><br /></td></tr>
<tr class="separator:acf34d113aa558e87f377436d69083f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe170ae0642edcb2e3db4ffded12cc89"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_abe170ae0642edcb2e3db4ffded12cc89.html#abe170ae0642edcb2e3db4ffded12cc89">rdcu_read_cmd_data_internal</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr, uint32_t size)</td></tr>
<tr class="memdesc:abe170ae0642edcb2e3db4ffded12cc89"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read arbitrary data to the RDCU (internal)  <a href="rdcu__cmd_8c_abe170ae0642edcb2e3db4ffded12cc89.html#abe170ae0642edcb2e3db4ffded12cc89">More...</a><br /></td></tr>
<tr class="separator:abe170ae0642edcb2e3db4ffded12cc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2bdc35e60b4f50569ea96395254e08"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a8a2bdc35e60b4f50569ea96395254e08.html#a8a2bdc35e60b4f50569ea96395254e08">rdcu_write_cmd_data</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr, uint32_t size)</td></tr>
<tr class="memdesc:a8a2bdc35e60b4f50569ea96395254e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write arbitrary data to the RDCU  <a href="rdcu__cmd_8c_a8a2bdc35e60b4f50569ea96395254e08.html#a8a2bdc35e60b4f50569ea96395254e08">More...</a><br /></td></tr>
<tr class="separator:a8a2bdc35e60b4f50569ea96395254e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0529d01908536a90bebeb44f114342c7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a0529d01908536a90bebeb44f114342c7.html#a0529d01908536a90bebeb44f114342c7">rdcu_read_cmd_data</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr, uint32_t size)</td></tr>
<tr class="memdesc:a0529d01908536a90bebeb44f114342c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read arbitrary data to the RDCU  <a href="rdcu__cmd_8c_a0529d01908536a90bebeb44f114342c7.html#a0529d01908536a90bebeb44f114342c7">More...</a><br /></td></tr>
<tr class="separator:a0529d01908536a90bebeb44f114342c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5243e84a3de87f6f8a14f21efb7290d6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a5243e84a3de87f6f8a14f21efb7290d6.html#a5243e84a3de87f6f8a14f21efb7290d6">rdcu_read_cmd_register</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr)</td></tr>
<tr class="memdesc:a5243e84a3de87f6f8a14f21efb7290d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">generate a read command for an arbitrary register  <a href="rdcu__cmd_8c_a5243e84a3de87f6f8a14f21efb7290d6.html#a5243e84a3de87f6f8a14f21efb7290d6">More...</a><br /></td></tr>
<tr class="separator:a5243e84a3de87f6f8a14f21efb7290d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23abc9bd760c7257017e4baa8fdb8196"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a23abc9bd760c7257017e4baa8fdb8196.html#a23abc9bd760c7257017e4baa8fdb8196">rdcu_write_cmd_register</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>, uint32_t addr)</td></tr>
<tr class="memdesc:a23abc9bd760c7257017e4baa8fdb8196"><td class="mdescLeft">&#160;</td><td class="mdescRight">generate a write command for an arbitrary register  <a href="rdcu__cmd_8c_a23abc9bd760c7257017e4baa8fdb8196.html#a23abc9bd760c7257017e4baa8fdb8196">More...</a><br /></td></tr>
<tr class="separator:a23abc9bd760c7257017e4baa8fdb8196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedffed5b4d844cf8dffed4117ec48089"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_aedffed5b4d844cf8dffed4117ec48089.html#aedffed5b4d844cf8dffed4117ec48089">rdcu_read_cmd_fpga_version</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:aedffed5b4d844cf8dffed4117ec48089"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU FPGA version register  <a href="rdcu__cmd_8c_aedffed5b4d844cf8dffed4117ec48089.html#aedffed5b4d844cf8dffed4117ec48089">More...</a><br /></td></tr>
<tr class="separator:aedffed5b4d844cf8dffed4117ec48089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4129bfe37351e950a25bbe9ead3892f9"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a4129bfe37351e950a25bbe9ead3892f9.html#a4129bfe37351e950a25bbe9ead3892f9">rdcu_read_cmd_rdcu_status</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a4129bfe37351e950a25bbe9ead3892f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU status register  <a href="rdcu__cmd_8c_a4129bfe37351e950a25bbe9ead3892f9.html#a4129bfe37351e950a25bbe9ead3892f9">More...</a><br /></td></tr>
<tr class="separator:a4129bfe37351e950a25bbe9ead3892f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aed9ddb33f8f95643b4470a6818b561"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a6aed9ddb33f8f95643b4470a6818b561.html#a6aed9ddb33f8f95643b4470a6818b561">rdcu_read_cmd_lvds_core_status</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a6aed9ddb33f8f95643b4470a6818b561"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU LVDS core status register  <a href="rdcu__cmd_8c_a6aed9ddb33f8f95643b4470a6818b561.html#a6aed9ddb33f8f95643b4470a6818b561">More...</a><br /></td></tr>
<tr class="separator:a6aed9ddb33f8f95643b4470a6818b561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bc907d35f361cc6176ad9bc5678a8c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_ac2bc907d35f361cc6176ad9bc5678a8c.html#ac2bc907d35f361cc6176ad9bc5678a8c">rdcu_read_cmd_spw_link_status</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:ac2bc907d35f361cc6176ad9bc5678a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU SPW link status register  <a href="rdcu__cmd_8c_ac2bc907d35f361cc6176ad9bc5678a8c.html#ac2bc907d35f361cc6176ad9bc5678a8c">More...</a><br /></td></tr>
<tr class="separator:ac2bc907d35f361cc6176ad9bc5678a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9605c97d8f8ae9b9deac69cf2967b5a3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a9605c97d8f8ae9b9deac69cf2967b5a3.html#a9605c97d8f8ae9b9deac69cf2967b5a3">rdcu_read_cmd_spw_err_cntrs</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a9605c97d8f8ae9b9deac69cf2967b5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU SPW error counters register  <a href="rdcu__cmd_8c_a9605c97d8f8ae9b9deac69cf2967b5a3.html#a9605c97d8f8ae9b9deac69cf2967b5a3">More...</a><br /></td></tr>
<tr class="separator:a9605c97d8f8ae9b9deac69cf2967b5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a681ccd56bc56f1fe99c09c5be1a1db63"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a681ccd56bc56f1fe99c09c5be1a1db63.html#a681ccd56bc56f1fe99c09c5be1a1db63">rdcu_read_cmd_rmap_last_err</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a681ccd56bc56f1fe99c09c5be1a1db63"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU RMAP last error register  <a href="rdcu__cmd_8c_a681ccd56bc56f1fe99c09c5be1a1db63.html#a681ccd56bc56f1fe99c09c5be1a1db63">More...</a><br /></td></tr>
<tr class="separator:a681ccd56bc56f1fe99c09c5be1a1db63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d3b0a97d702950111f86e5c9deaa18"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_ac6d3b0a97d702950111f86e5c9deaa18.html#ac6d3b0a97d702950111f86e5c9deaa18">rdcu_read_cmd_rmap_no_reply_err_cntrs</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:ac6d3b0a97d702950111f86e5c9deaa18"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU RMAP no reply error counter register  <a href="rdcu__cmd_8c_ac6d3b0a97d702950111f86e5c9deaa18.html#ac6d3b0a97d702950111f86e5c9deaa18">More...</a><br /></td></tr>
<tr class="separator:ac6d3b0a97d702950111f86e5c9deaa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613a6606d484088d04156f15b8284acd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a613a6606d484088d04156f15b8284acd.html#a613a6606d484088d04156f15b8284acd">rdcu_read_cmd_rmap_pckt_err_cntrs</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a613a6606d484088d04156f15b8284acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU RMAP packet error counter register  <a href="rdcu__cmd_8c_a613a6606d484088d04156f15b8284acd.html#a613a6606d484088d04156f15b8284acd">More...</a><br /></td></tr>
<tr class="separator:a613a6606d484088d04156f15b8284acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bbf6a366a3182782581096ac401ae6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a59bbf6a366a3182782581096ac401ae6.html#a59bbf6a366a3182782581096ac401ae6">rdcu_read_cmd_adc_values_1</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a59bbf6a366a3182782581096ac401ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU ADC values 1 register  <a href="rdcu__cmd_8c_a59bbf6a366a3182782581096ac401ae6.html#a59bbf6a366a3182782581096ac401ae6">More...</a><br /></td></tr>
<tr class="separator:a59bbf6a366a3182782581096ac401ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0093173983638b18fdb8dd4f58a8da0e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a0093173983638b18fdb8dd4f58a8da0e.html#a0093173983638b18fdb8dd4f58a8da0e">rdcu_read_cmd_adc_values_2</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a0093173983638b18fdb8dd4f58a8da0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU ADC values 2 register  <a href="rdcu__cmd_8c_a0093173983638b18fdb8dd4f58a8da0e.html#a0093173983638b18fdb8dd4f58a8da0e">More...</a><br /></td></tr>
<tr class="separator:a0093173983638b18fdb8dd4f58a8da0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12955406283adc54c096d6915a89fbd3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a12955406283adc54c096d6915a89fbd3.html#a12955406283adc54c096d6915a89fbd3">rdcu_read_cmd_adc_values_3</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a12955406283adc54c096d6915a89fbd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU ADC values 3 register  <a href="rdcu__cmd_8c_a12955406283adc54c096d6915a89fbd3.html#a12955406283adc54c096d6915a89fbd3">More...</a><br /></td></tr>
<tr class="separator:a12955406283adc54c096d6915a89fbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e029864dbbf2a9280f0bc8fa1e4272"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a77e029864dbbf2a9280f0bc8fa1e4272.html#a77e029864dbbf2a9280f0bc8fa1e4272">rdcu_read_cmd_adc_values_4</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a77e029864dbbf2a9280f0bc8fa1e4272"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU ADC values 4 register  <a href="rdcu__cmd_8c_a77e029864dbbf2a9280f0bc8fa1e4272.html#a77e029864dbbf2a9280f0bc8fa1e4272">More...</a><br /></td></tr>
<tr class="separator:a77e029864dbbf2a9280f0bc8fa1e4272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0216ef719dcc1744f9adfa7cc0904fda"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a0216ef719dcc1744f9adfa7cc0904fda.html#a0216ef719dcc1744f9adfa7cc0904fda">rdcu_read_cmd_adc_status</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a0216ef719dcc1744f9adfa7cc0904fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU ADC status register  <a href="rdcu__cmd_8c_a0216ef719dcc1744f9adfa7cc0904fda.html#a0216ef719dcc1744f9adfa7cc0904fda">More...</a><br /></td></tr>
<tr class="separator:a0216ef719dcc1744f9adfa7cc0904fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23db174de10a78d7ffcc343f46ead4ca"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a23db174de10a78d7ffcc343f46ead4ca.html#a23db174de10a78d7ffcc343f46ead4ca">rdcu_read_cmd_compr_status</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a23db174de10a78d7ffcc343f46ead4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU compressor status register  <a href="rdcu__cmd_8c_a23db174de10a78d7ffcc343f46ead4ca.html#a23db174de10a78d7ffcc343f46ead4ca">More...</a><br /></td></tr>
<tr class="separator:a23db174de10a78d7ffcc343f46ead4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912b1c53908f00c48757ab2441f8c65d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a912b1c53908f00c48757ab2441f8c65d.html#a912b1c53908f00c48757ab2441f8c65d">rdcu_write_cmd_rdcu_reset</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a912b1c53908f00c48757ab2441f8c65d"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU reset register  <a href="rdcu__cmd_8c_a912b1c53908f00c48757ab2441f8c65d.html#a912b1c53908f00c48757ab2441f8c65d">More...</a><br /></td></tr>
<tr class="separator:a912b1c53908f00c48757ab2441f8c65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5638f9a8a446cd2eb6798aa33bfc2716"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a5638f9a8a446cd2eb6798aa33bfc2716.html#a5638f9a8a446cd2eb6798aa33bfc2716">rdcu_write_cmd_spw_link_ctrl</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a5638f9a8a446cd2eb6798aa33bfc2716"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU SPW link control register  <a href="rdcu__cmd_8c_a5638f9a8a446cd2eb6798aa33bfc2716.html#a5638f9a8a446cd2eb6798aa33bfc2716">More...</a><br /></td></tr>
<tr class="separator:a5638f9a8a446cd2eb6798aa33bfc2716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7cce640f7386aa2da7678bb8df8974"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a0a7cce640f7386aa2da7678bb8df8974.html#a0a7cce640f7386aa2da7678bb8df8974">rdcu_write_cmd_lvds_ctrl</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a0a7cce640f7386aa2da7678bb8df8974"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU LVDS control register  <a href="rdcu__cmd_8c_a0a7cce640f7386aa2da7678bb8df8974.html#a0a7cce640f7386aa2da7678bb8df8974">More...</a><br /></td></tr>
<tr class="separator:a0a7cce640f7386aa2da7678bb8df8974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80517218458f16f59ee8eea57f339978"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a80517218458f16f59ee8eea57f339978.html#a80517218458f16f59ee8eea57f339978">rdcu_write_cmd_core_ctrl</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a80517218458f16f59ee8eea57f339978"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU core control register  <a href="rdcu__cmd_8c_a80517218458f16f59ee8eea57f339978.html#a80517218458f16f59ee8eea57f339978">More...</a><br /></td></tr>
<tr class="separator:a80517218458f16f59ee8eea57f339978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70a8d9356aa151e035ccec420fc7a01"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_ae70a8d9356aa151e035ccec420fc7a01.html#ae70a8d9356aa151e035ccec420fc7a01">rdcu_write_cmd_adc_ctrl</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:ae70a8d9356aa151e035ccec420fc7a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU ADC control register  <a href="rdcu__cmd_8c_ae70a8d9356aa151e035ccec420fc7a01.html#ae70a8d9356aa151e035ccec420fc7a01">More...</a><br /></td></tr>
<tr class="separator:ae70a8d9356aa151e035ccec420fc7a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d3bc193d20e828f4fc91fa0bca84b6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a90d3bc193d20e828f4fc91fa0bca84b6.html#a90d3bc193d20e828f4fc91fa0bca84b6">rdcu_write_cmd_compr_ctrl</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a90d3bc193d20e828f4fc91fa0bca84b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU compressor control register  <a href="rdcu__cmd_8c_a90d3bc193d20e828f4fc91fa0bca84b6.html#a90d3bc193d20e828f4fc91fa0bca84b6">More...</a><br /></td></tr>
<tr class="separator:a90d3bc193d20e828f4fc91fa0bca84b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c158ef3d80e32b9d18fce7c4730b00"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a43c158ef3d80e32b9d18fce7c4730b00.html#a43c158ef3d80e32b9d18fce7c4730b00">rdcu_write_cmd_compressor_param1</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a43c158ef3d80e32b9d18fce7c4730b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU compressor parameter 1 register  <a href="rdcu__cmd_8c_a43c158ef3d80e32b9d18fce7c4730b00.html#a43c158ef3d80e32b9d18fce7c4730b00">More...</a><br /></td></tr>
<tr class="separator:a43c158ef3d80e32b9d18fce7c4730b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4ea7360e3dd36f9addc5ebbd7c44e1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_afe4ea7360e3dd36f9addc5ebbd7c44e1.html#afe4ea7360e3dd36f9addc5ebbd7c44e1">rdcu_write_cmd_compressor_param2</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:afe4ea7360e3dd36f9addc5ebbd7c44e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU compressor parameter 2 register  <a href="rdcu__cmd_8c_afe4ea7360e3dd36f9addc5ebbd7c44e1.html#afe4ea7360e3dd36f9addc5ebbd7c44e1">More...</a><br /></td></tr>
<tr class="separator:afe4ea7360e3dd36f9addc5ebbd7c44e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2944d1828aac75e16575e1afe4a65855"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a2944d1828aac75e16575e1afe4a65855.html#a2944d1828aac75e16575e1afe4a65855">rdcu_write_cmd_adaptive_param1</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a2944d1828aac75e16575e1afe4a65855"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU adaptive parameter 1 register  <a href="rdcu__cmd_8c_a2944d1828aac75e16575e1afe4a65855.html#a2944d1828aac75e16575e1afe4a65855">More...</a><br /></td></tr>
<tr class="separator:a2944d1828aac75e16575e1afe4a65855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8a771d26933f108cd26ee57a4e99be5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_ad8a771d26933f108cd26ee57a4e99be5.html#ad8a771d26933f108cd26ee57a4e99be5">rdcu_write_cmd_adaptive_param2</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:ad8a771d26933f108cd26ee57a4e99be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU adaptive parameter 2 register  <a href="rdcu__cmd_8c_ad8a771d26933f108cd26ee57a4e99be5.html#ad8a771d26933f108cd26ee57a4e99be5">More...</a><br /></td></tr>
<tr class="separator:ad8a771d26933f108cd26ee57a4e99be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66861216c6dd740f242702f61ef3a5ad"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a66861216c6dd740f242702f61ef3a5ad.html#a66861216c6dd740f242702f61ef3a5ad">rdcu_write_cmd_data_start_addr</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a66861216c6dd740f242702f61ef3a5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU data start address register  <a href="rdcu__cmd_8c_a66861216c6dd740f242702f61ef3a5ad.html#a66861216c6dd740f242702f61ef3a5ad">More...</a><br /></td></tr>
<tr class="separator:a66861216c6dd740f242702f61ef3a5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20be70df2d9618f6c4bd4ca075dc27f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_af20be70df2d9618f6c4bd4ca075dc27f.html#af20be70df2d9618f6c4bd4ca075dc27f">rdcu_write_cmd_model_start_addr</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:af20be70df2d9618f6c4bd4ca075dc27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU model start address register  <a href="rdcu__cmd_8c_af20be70df2d9618f6c4bd4ca075dc27f.html#af20be70df2d9618f6c4bd4ca075dc27f">More...</a><br /></td></tr>
<tr class="separator:af20be70df2d9618f6c4bd4ca075dc27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa541ffd538036f3c511cb0932d3dd463"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_aa541ffd538036f3c511cb0932d3dd463.html#aa541ffd538036f3c511cb0932d3dd463">rdcu_write_cmd_num_samples</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:aa541ffd538036f3c511cb0932d3dd463"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU number of samples register  <a href="rdcu__cmd_8c_aa541ffd538036f3c511cb0932d3dd463.html#aa541ffd538036f3c511cb0932d3dd463">More...</a><br /></td></tr>
<tr class="separator:aa541ffd538036f3c511cb0932d3dd463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3530986dac8e497f5c3dcff2c53e69"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_ade3530986dac8e497f5c3dcff2c53e69.html#ade3530986dac8e497f5c3dcff2c53e69">rdcu_write_cmd_new_model_start_addr</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:ade3530986dac8e497f5c3dcff2c53e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU updated/new model start address register  <a href="rdcu__cmd_8c_ade3530986dac8e497f5c3dcff2c53e69.html#ade3530986dac8e497f5c3dcff2c53e69">More...</a><br /></td></tr>
<tr class="separator:ade3530986dac8e497f5c3dcff2c53e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654915f8967b0f41dfd90ce27f01203d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a654915f8967b0f41dfd90ce27f01203d.html#a654915f8967b0f41dfd90ce27f01203d">rdcu_write_cmd_compr_data_buf_start_addr</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a654915f8967b0f41dfd90ce27f01203d"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU compressed data buffer start address register  <a href="rdcu__cmd_8c_a654915f8967b0f41dfd90ce27f01203d.html#a654915f8967b0f41dfd90ce27f01203d">More...</a><br /></td></tr>
<tr class="separator:a654915f8967b0f41dfd90ce27f01203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbdab2c1a18014b2a37db9df7c19c6d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_adfbdab2c1a18014b2a37db9df7c19c6d.html#adfbdab2c1a18014b2a37db9df7c19c6d">rdcu_write_cmd_compr_data_buf_len</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:adfbdab2c1a18014b2a37db9df7c19c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the RDCU compressed data buffer length register  <a href="rdcu__cmd_8c_adfbdab2c1a18014b2a37db9df7c19c6d.html#adfbdab2c1a18014b2a37db9df7c19c6d">More...</a><br /></td></tr>
<tr class="separator:adfbdab2c1a18014b2a37db9df7c19c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22cbc05ef71a00a8c3f3c775ce07781"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_aa22cbc05ef71a00a8c3f3c775ce07781.html#aa22cbc05ef71a00a8c3f3c775ce07781">rdcu_read_cmd_used_param1</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:aa22cbc05ef71a00a8c3f3c775ce07781"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU used parameter 1 register  <a href="rdcu__cmd_8c_aa22cbc05ef71a00a8c3f3c775ce07781.html#aa22cbc05ef71a00a8c3f3c775ce07781">More...</a><br /></td></tr>
<tr class="separator:aa22cbc05ef71a00a8c3f3c775ce07781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94908117249b8e8c3434b03067948cfc"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a94908117249b8e8c3434b03067948cfc.html#a94908117249b8e8c3434b03067948cfc">rdcu_read_cmd_used_param2</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a94908117249b8e8c3434b03067948cfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU unused parameter 2 register  <a href="rdcu__cmd_8c_a94908117249b8e8c3434b03067948cfc.html#a94908117249b8e8c3434b03067948cfc">More...</a><br /></td></tr>
<tr class="separator:a94908117249b8e8c3434b03067948cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78501ca0e919698834cc00287d186d1e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a78501ca0e919698834cc00287d186d1e.html#a78501ca0e919698834cc00287d186d1e">rdcu_read_cmd_compr_data_start_addr</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a78501ca0e919698834cc00287d186d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU compressed data start address register  <a href="rdcu__cmd_8c_a78501ca0e919698834cc00287d186d1e.html#a78501ca0e919698834cc00287d186d1e">More...</a><br /></td></tr>
<tr class="separator:a78501ca0e919698834cc00287d186d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdc6be33663c0a5fe3cb92b30f9a38d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a4bdc6be33663c0a5fe3cb92b30f9a38d.html#a4bdc6be33663c0a5fe3cb92b30f9a38d">rdcu_read_cmd_compr_data_size</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a4bdc6be33663c0a5fe3cb92b30f9a38d"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU compressed data size register  <a href="rdcu__cmd_8c_a4bdc6be33663c0a5fe3cb92b30f9a38d.html#a4bdc6be33663c0a5fe3cb92b30f9a38d">More...</a><br /></td></tr>
<tr class="separator:a4bdc6be33663c0a5fe3cb92b30f9a38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72be2b85493e8b0898f5d2b5b0971e0a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a72be2b85493e8b0898f5d2b5b0971e0a.html#a72be2b85493e8b0898f5d2b5b0971e0a">rdcu_read_cmd_compr_data_adaptive_1_size</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a72be2b85493e8b0898f5d2b5b0971e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU compressed data adaptive 1 size register  <a href="rdcu__cmd_8c_a72be2b85493e8b0898f5d2b5b0971e0a.html#a72be2b85493e8b0898f5d2b5b0971e0a">More...</a><br /></td></tr>
<tr class="separator:a72be2b85493e8b0898f5d2b5b0971e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e516b7241b64b758f665052f1c5bf8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a74e516b7241b64b758f665052f1c5bf8.html#a74e516b7241b64b758f665052f1c5bf8">rdcu_read_cmd_compr_data_adaptive_2_size</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a74e516b7241b64b758f665052f1c5bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU compressed data adaptive 2 size register  <a href="rdcu__cmd_8c_a74e516b7241b64b758f665052f1c5bf8.html#a74e516b7241b64b758f665052f1c5bf8">More...</a><br /></td></tr>
<tr class="separator:a74e516b7241b64b758f665052f1c5bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4806ecfa8d82569778cdc30d8854eb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_aec4806ecfa8d82569778cdc30d8854eb.html#aec4806ecfa8d82569778cdc30d8854eb">rdcu_read_cmd_compr_error</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:aec4806ecfa8d82569778cdc30d8854eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU compression error register  <a href="rdcu__cmd_8c_aec4806ecfa8d82569778cdc30d8854eb.html#aec4806ecfa8d82569778cdc30d8854eb">More...</a><br /></td></tr>
<tr class="separator:aec4806ecfa8d82569778cdc30d8854eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d361b4f536a99ae87968cf1f1a412b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_af2d361b4f536a99ae87968cf1f1a412b.html#af2d361b4f536a99ae87968cf1f1a412b">rdcu_read_cmd_new_model_addr_used</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:af2d361b4f536a99ae87968cf1f1a412b"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU updated model start address register  <a href="rdcu__cmd_8c_af2d361b4f536a99ae87968cf1f1a412b.html#af2d361b4f536a99ae87968cf1f1a412b">More...</a><br /></td></tr>
<tr class="separator:af2d361b4f536a99ae87968cf1f1a412b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a23215025204062c5bfc18ea2947369"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a9a23215025204062c5bfc18ea2947369.html#a9a23215025204062c5bfc18ea2947369">rdcu_read_cmd_samples_used</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a9a23215025204062c5bfc18ea2947369"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the RDCU used number of samples register  <a href="rdcu__cmd_8c_a9a23215025204062c5bfc18ea2947369.html#a9a23215025204062c5bfc18ea2947369">More...</a><br /></td></tr>
<tr class="separator:a9a23215025204062c5bfc18ea2947369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465b5aa775d6c3e16ec3fa9622a2fd3e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_a465b5aa775d6c3e16ec3fa9622a2fd3e.html#a465b5aa775d6c3e16ec3fa9622a2fd3e">rdcu_write_cmd_sram_edac_ctrl</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:a465b5aa775d6c3e16ec3fa9622a2fd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to write the SRAM EDAC Control register  <a href="rdcu__cmd_8c_a465b5aa775d6c3e16ec3fa9622a2fd3e.html#a465b5aa775d6c3e16ec3fa9622a2fd3e">More...</a><br /></td></tr>
<tr class="separator:a465b5aa775d6c3e16ec3fa9622a2fd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc49549fc11a28677d51fb952819475"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rdcu__cmd_8c_aadc49549fc11a28677d51fb952819475.html#aadc49549fc11a28677d51fb952819475">rdcu_read_cmd_sram_edac_status</a> (uint16_t trans_id, uint8_t *<a class="el" href="rmap_8h_a4d43e8212bdc9dbee866506f04effcea.html#a4d43e8212bdc9dbee866506f04effcea">cmd</a>)</td></tr>
<tr class="memdesc:aadc49549fc11a28677d51fb952819475"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a command to read the SRAM EDAC Status register  <a href="rdcu__cmd_8c_aadc49549fc11a28677d51fb952819475.html#aadc49549fc11a28677d51fb952819475">More...</a><br /></td></tr>
<tr class="separator:aadc49549fc11a28677d51fb952819475"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RMAP RDCU RMAP command library. </p>
<dl class="section author"><dt>Author</dt><dd>Armin Luntzer (<a href="#" onclick="location.href='mai'+'lto:'+'arm'+'in'+'.lu'+'nt'+'zer'+'@u'+'niv'+'ie'+'.ac'+'.a'+'t'; return false;">armin<span style="display: none;">.nosp@m.</span>.lun<span style="display: none;">.nosp@m.</span>tzer@<span style="display: none;">.nosp@m.</span>univ<span style="display: none;">.nosp@m.</span>ie.ac<span style="display: none;">.nosp@m.</span>.at</a>) </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2018</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>GPLv2 This program is free software; you can redistribute it and/or modify it under the terms and conditions of the GNU General Public License, version 2, as published by the Free Software Foundation.</dd></dl>
<p>This program is distributed in the hope it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.</p>
<dl class="section see"><dt>See also</dt><dd>FPGA Requirement Specification PLATO-IWF-PL-RS-005 Issue 0.7 </dd></dl>

<p class="definition">Definition in file <a class="el" href="rdcu__cmd_8c_source.html">rdcu_cmd.c</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_9eb27f139a98be9b6b7a3636179e34f7.html">rdcu_compress</a></li><li class="navelem"><a class="el" href="rdcu__cmd_8c.html">rdcu_cmd.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
