
*** Running vivado
    with args -log design_1_conv_combined_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_combined_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_conv_combined_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_conv_combined_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 145361
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 8313 ; free virtual = 17539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_combined_0_0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_0/synth/design_1_conv_combined_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv_combined' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined.v:12]
	Parameter ap_ST_fsm_state1 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 148'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 148'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 148'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 148'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 148'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 148'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 148'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 148'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 148'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 148'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 148'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 148'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 148'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 148'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 148'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 148'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 148'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 148'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 148'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 148'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 148'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 148'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 148'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 148'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 148'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 148'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 148'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 148'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 148'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 148'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 148'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 148'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 148'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 148'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 148'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 148'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 148'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 148'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 148'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 148'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 148'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 148'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 148'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 148'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 148'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 148'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 148'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 148'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 148'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 148'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 148'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 148'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 148'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 148'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 148'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 148'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 148'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 148'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 148'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp9_stage0 bound to: 148'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp9_stage1 bound to: 148'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 148'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_control_s_axi' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_WT_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_WT_CTRL bound to: 7'b0010100 
	Parameter ADDR_DWT_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_DWT_CTRL bound to: 7'b0011100 
	Parameter ADDR_B_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_DB_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_DB_CTRL bound to: 7'b0101100 
	Parameter ADDR_DEBUG_X_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_DEBUG_X_CTRL bound to: 7'b0110100 
	Parameter ADDR_DEBUG_DX_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_DEBUG_DX_CTRL bound to: 7'b0111100 
	Parameter ADDR_F_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_F_CTRL bound to: 7'b1000100 
	Parameter ADDR_C_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_C_CTRL bound to: 7'b1001100 
	Parameter ADDR_H_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_H_CTRL bound to: 7'b1010100 
	Parameter ADDR_W_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_W_CTRL bound to: 7'b1011100 
	Parameter ADDR_FH_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_FH_CTRL bound to: 7'b1100100 
	Parameter ADDR_FW_DATA_0 bound to: 7'b1101000 
	Parameter ADDR_FW_CTRL bound to: 7'b1101100 
	Parameter ADDR_FWPROP_DATA_0 bound to: 7'b1110000 
	Parameter ADDR_FWPROP_CTRL bound to: 7'b1110100 
	Parameter ADDR_DEBUGIP_DATA_0 bound to: 7'b1111000 
	Parameter ADDR_DEBUGIP_CTRL bound to: 7'b1111100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_control_s_axi.v:285]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_control_s_axi' (1#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_write' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_fifo' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_fifo' (2#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_decoder' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_decoder' (3#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_reg_slice' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_reg_slice' (4#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_fifo__parameterized0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_fifo__parameterized0' (4#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_buffer' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_buffer' (5#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_fifo__parameterized1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_fifo__parameterized1' (5#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_fifo__parameterized2' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_fifo__parameterized2' (5#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_write' (6#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_read' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_buffer__parameterized0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_buffer__parameterized0' (6#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_reg_slice__parameterized0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_read' (7#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem_m_axi_throttle' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi_throttle' (8#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem_m_axi' (9#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_write' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_fifo' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_fifo' (10#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_decoder' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:694]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_decoder' (11#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:694]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_reg_slice' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_reg_slice' (12#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_fifo__parameterized0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_fifo__parameterized0' (12#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_buffer' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_buffer' (13#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_fifo__parameterized1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_fifo__parameterized1' (13#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_fifo__parameterized2' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_fifo__parameterized2' (13#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_write' (14#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_read' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_buffer__parameterized0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_buffer__parameterized0' (14#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_reg_slice__parameterized0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_reg_slice__parameterized0' (14#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_read' (15#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_gmem2_m_axi_throttle' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi_throttle' (16#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_gmem2_m_axi' (17#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_wbuf_V' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_wbuf_V.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 625 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_wbuf_V_ram' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_wbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 625 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_wbuf_V_ram' (18#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_wbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_wbuf_V' (19#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_wbuf_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_dwbuf_V' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_dwbuf_V.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 625 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_dwbuf_V_ram' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_dwbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 625 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_dwbuf_V_ram' (20#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_dwbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_dwbuf_V' (21#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_dwbuf_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_bbuf_V' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_bbuf_V.v:37]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_bbuf_V_ram' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_bbuf_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_bbuf_V_ram' (22#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_bbuf_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_bbuf_V' (23#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_bbuf_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_32s_32s_32_2_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32s_32s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_32s_32s_32_2_1_Multiplier_0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_32s_32s_32_2_1_Multiplier_0' (24#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_32s_32s_32_2_1' (25#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32s_32s_32_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_32ns_32ns_64_2_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1' (26#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_32ns_32ns_64_2_1' (27#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_32ns_64_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31ns_64ns_95_5_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 95 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2' (28#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31ns_64ns_95_5_1' (29#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_64ns_95_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31s_31s_31_2_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31s_31s_31_2_1_Multiplier_3' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31s_31s_31_2_1_Multiplier_3' (30#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31s_31s_31_2_1' (31#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31s_31s_31_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_32ns_64ns_96_5_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4' (32#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_32ns_64ns_96_5_1' (33#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_32ns_64ns_96_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31ns_32ns_63_2_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5' (34#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31ns_32ns_63_2_1' (35#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_32ns_63_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31ns_96ns_127_5_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_96ns_127_5_1.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 96 - type: integer 
	Parameter dout_WIDTH bound to: 127 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_96ns_127_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6' (36#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_96ns_127_5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_31ns_96ns_127_5_1' (37#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_31ns_96ns_127_5_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mac_muladd_13s_13s_13ns_13_4_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_13s_13s_13ns_13_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_13s_13s_13ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0' (38#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_13s_13s_13ns_13_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mac_muladd_13s_13s_13ns_13_4_1' (39#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_13s_13s_13ns_13_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_mul_13s_13s_13_4_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_mul_13s_13s_13_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_mul_13s_13s_13_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1' (40#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_mul_13s_13s_13_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mul_mul_13s_13s_13_4_1' (41#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mul_mul_13s_13s_13_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mac_muladd_16s_16s_29ns_29_4_1' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2' [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2' (42#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined_mac_muladd_16s_16s_29ns_29_4_1' (43#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined_mac_muladd_16s_16s_29ns_29_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'conv_combined' (44#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ipshared/1051/hdl/verilog/conv_combined.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_combined_0_0' (45#1) [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_0/synth/design_1_conv_combined_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 10421 ; free virtual = 19635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 10363 ; free virtual = 19577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 10363 ; free virtual = 19577
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 10337 ; free virtual = 19565
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_0/constraints/conv_combined_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_conv_combined_0_0/constraints/conv_combined_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_combined_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_combined_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.711 ; gain = 0.000 ; free physical = 10194 ; free virtual = 19421
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2540.617 ; gain = 11.906 ; free physical = 10191 ; free virtual = 19418
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 10134 ; free virtual = 19368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 10134 ; free virtual = 19368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_combined_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 10134 ; free virtual = 19368
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_combined_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_combined_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_combined_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_combined_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_combined_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_combined_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_combined_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_combined_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_combined_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_combined_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_combined_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 9926 ; free virtual = 19171
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/mul_32ns_32ns_64_2_1_U3' (conv_combined_mul_32ns_32ns_64_2_1) to 'inst/mul_32ns_32ns_64_2_1_U9'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  127 Bit       Adders := 1     
	   2 Input   96 Bit       Adders := 2     
	   2 Input   95 Bit       Adders := 3     
	   2 Input   64 Bit       Adders := 5     
	   2 Input   63 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 33    
	   3 Input   32 Bit       Adders := 4     
	   3 Input   31 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 7     
	   2 Input   20 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 7     
	   3 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 16    
	   3 Input    7 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 20    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              148 Bit    Registers := 1     
	              127 Bit    Registers := 6     
	               96 Bit    Registers := 12    
	               95 Bit    Registers := 14    
	               64 Bit    Registers := 30    
	               63 Bit    Registers := 4     
	               35 Bit    Registers := 6     
	               32 Bit    Registers := 106   
	               31 Bit    Registers := 57    
	               29 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 15    
	               16 Bit    Registers := 20    
	               13 Bit    Registers := 36    
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 208   
+---Multipliers : 
	              31x96  Multipliers := 1     
	              32x64  Multipliers := 2     
	              31x64  Multipliers := 2     
	              31x32  Multipliers := 1     
	              32x32  Multipliers := 5     
	              31x31  Multipliers := 14    
+---RAMs : 
	               9K Bit	(625 X 16 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 2     
	               4K Bit	(256 X 18 bit)          RAMs := 2     
	               80 Bit	(5 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  148 Bit        Muxes := 2     
	   3 Input  148 Bit        Muxes := 2     
	 149 Input  148 Bit        Muxes := 1     
	   2 Input  142 Bit        Muxes := 1     
	   2 Input  141 Bit        Muxes := 1     
	   3 Input  140 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   3 Input  112 Bit        Muxes := 1     
	   4 Input  108 Bit        Muxes := 1     
	   3 Input  103 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  101 Bit        Muxes := 2     
	   3 Input   97 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   3 Input   96 Bit        Muxes := 1     
	   2 Input   90 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   3 Input   87 Bit        Muxes := 2     
	   2 Input   83 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   3 Input   67 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 5     
	   3 Input   64 Bit        Muxes := 3     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   3 Input   45 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   3 Input   37 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 40    
	   2 Input   31 Bit        Muxes := 9     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   3 Input   29 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 14    
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 89    
	   3 Input    2 Bit        Muxes := 20    
	   5 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 190   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U3/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register trunc_ln92_reg_3895_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register trunc_ln92_reg_3895_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register trunc_ln92_reg_3895_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product.
DSP Report: Generating DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register trunc_ln92_reg_3895_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff0_reg is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: operator mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/tmp_product is absorbed into DSP mul_31ns_64ns_95_5_1_U10/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln92_reg_3895_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln92_reg_3895_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register reg_1200_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register reg_1200_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: register mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: operator mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/tmp_product is absorbed into DSP mul_31ns_32ns_63_2_1_U19/conv_combined_mul_31ns_32ns_63_2_1_Multiplier_5_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register cast95_reg_3927_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register cast95_reg_3927_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U14/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U1/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1214_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_1214_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/conv_combined_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1200_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sub_ln74_reg_4636_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register reg_1200_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register sub_ln74_reg_4636_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U24/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U18/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U25/conv_combined_mul_32ns_64ns_96_5_1_Multiplier_4_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product.
DSP Report: Generating DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_31ns_64ns_95_5_1_U4/conv_combined_mul_31ns_64ns_95_5_1_Multiplier_2_U/a_reg0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: register mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff0_reg is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: operator mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/tmp_product is absorbed into DSP mul_31ns_96ns_127_5_1_U26/conv_combined_mul_31ns_96ns_127_5_1_Multiplier_6_U/buff1_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register empty_48_reg_3632_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register empty_48_reg_3632_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U30/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register trunc_ln107_reg_4165_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln109_reg_4261_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U31/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register empty_48_reg_3632_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U35/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register trunc_ln75_1_reg_4782_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register empty_48_reg_3632_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U29/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U37/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register trunc_ln74_reg_4695_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U39/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U32/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register reg_1204_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U38/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register outH_reg_3641_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register reg_1204_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U28/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln97_reg_3950_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln97_reg_3950_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U11/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register j_2_reg_939_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register j_2_reg_939_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U20/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln125_1_reg_4532_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register trunc_ln125_1_reg_4532_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln124_1_reg_4502_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_71_reg_3980_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register select_ln124_1_reg_4502_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_71_reg_3980_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U21/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln49_reg_3697_reg is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln49_reg_3697_reg is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U7/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register tmp11_reg_3819_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_50_reg_3708_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register tmp11_reg_3819_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_50_reg_3708_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U8/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln97_reg_3950_reg is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln97_reg_3950_reg is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U17/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register j_1_reg_744_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register j_1_reg_744_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U13/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register trunc_ln98_1_reg_4058_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register trunc_ln98_1_reg_4058_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_70_reg_3962_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U16/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register select_ln97_1_reg_4041_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_71_reg_3980_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register select_ln97_1_reg_4041_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register empty_71_reg_3980_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U15/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register outH_reg_3641_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U34/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register outH_reg_3641_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_13s_13s_13ns_13_4_1_U27/conv_combined_mac_muladd_13s_13s_13ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_13s_13s_13_4_1_U36/conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_29ns_29_4_1_U33/conv_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register i_reg_663_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln49_1_reg_3702_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register i_reg_663_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln49_1_reg_3702_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U5/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register add_ln49_reg_3748_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln49_1_reg_3702_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register add_ln49_reg_3748_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product.
DSP Report: Generating DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln49_1_reg_3702_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: register mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
DSP Report: operator mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/tmp_product is absorbed into DSP mul_31s_31s_31_2_1_U6/conv_combined_mul_31s_31s_31_2_1_Multiplier_3_U/p_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 14040 ; free virtual = 23304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U  | bus_write/buff_wdata/mem_reg                  | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U  | bus_read/buff_rdata/mem_reg                   | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem2_m_axi_U | bus_write/buff_wdata/mem_reg                  | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst               | wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg   | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst               | dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                   | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------------------+-----------+----------------------+----------------+
|inst        | bbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg  | Implied   | 8 x 16               | RAM16X1S x 16	 | 
|inst        | dbbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16	 | 
+------------+----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_combined                                | A2*B                  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A*B        | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | (A''*B2)'             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A2*B'')'  | 15     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | PCIN+(A''*B2)'        | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN+(A''*B2)')'     | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | PCIN+(A''*B'')'       | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN+(A''*B'')')'    | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 16     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A''*B2                | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A''*B2     | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A''*B2                | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A''*B      | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | (A''*B2)'             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A2*B'')'  | 16     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | PCIN+(A''*B2)'        | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN+(A''*B2)')'     | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | A2*B                  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A*B        | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | (A''*B2)'             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A2*B'')'  | 16     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | PCIN+(A''*B2)'        | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN+(A''*B2)')'     | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | PCIN+(A''*B2)'        | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A2*B'')'  | 15     | 12     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B2)'             | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN+(A''*B2)')'     | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | PCIN+(A''*B2)'        | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv_combined                                | (PCIN+(A''*B2)')'     | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (C'+(A2*B'')')'       | 13     | 13     | 13     | -      | 13     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1 | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A''*B'')'            | 13     | 13     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (C+(A2*B'')')'        | 17     | 17     | 29     | -      | 29     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined                                | (C+(A2*B'')')'        | 13     | 13     | 13     | -      | 13     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined                                | (C+(A2*B'')')'        | 13     | 13     | 13     | -      | 13     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined                                | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | A''*B                 | 18     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A*B2       | 14     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B                  | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A*B        | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B       | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A''*B                 | 18     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A*B2       | 14     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A''*B                 | 18     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A*B2       | 14     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B2                 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined_mul_mul_13s_13s_13_4_1_DSP48_1 | (A2*B'')'             | 13     | 13     | -      | -      | 26     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_combined                                | (C+(A2*B'')')'        | 17     | 17     | 29     | -      | 29     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_combined                                | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A''*B2                | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_combined                                | A2*B''                | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_combined                                | (PCIN>>17)+A2*B2      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 13859 ; free virtual = 23142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2540.617 ; gain = 182.648 ; free physical = 13831 ; free virtual = 23088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/gmem_m_axi_U  | bus_write/buff_wdata/mem_reg                  | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem_m_axi_U  | bus_read/buff_rdata/mem_reg                   | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/gmem2_m_axi_U | bus_write/buff_wdata/mem_reg                  | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst               | wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg   | 0 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst               | dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                   | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------------------------------+-----------+----------------------+----------------+
|inst        | bbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg  | Implied   | 8 x 16               | RAM16X1S x 16	 | 
|inst        | dbbuf_V_U/conv_combined_bbuf_V_ram_U/ram_reg | Implied   | 8 x 16               | RAM16X1S x 16	 | 
+------------+----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/wbuf_V_U/conv_combined_wbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/dwbuf_V_U/conv_combined_dwbuf_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2595.070 ; gain = 237.102 ; free physical = 13787 ; free virtual = 23072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13803 ; free virtual = 23074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13803 ; free virtual = 23074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13809 ; free virtual = 23080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13809 ; free virtual = 23080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13807 ; free virtual = 23078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13807 ; free virtual = 23078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv_combined | ap_CS_fsm_reg[123] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|conv_combined | ap_CS_fsm_reg[105] | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|conv_combined | ap_CS_fsm_reg[64]  | 6      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+--------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1130|
|2     |DSP48E1  |   121|
|15    |LUT1     |   121|
|16    |LUT2     |  1460|
|17    |LUT3     |  1432|
|18    |LUT4     |   989|
|19    |LUT5     |   592|
|20    |LUT6     |  1638|
|21    |MUXF7    |     6|
|22    |RAM16X1S |    32|
|23    |RAMB18E1 |     5|
|26    |SRL16E   |   190|
|27    |FDRE     |  9453|
|28    |FDSE     |    22|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2598.039 ; gain = 240.070 ; free physical = 13807 ; free virtual = 23078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2598.039 ; gain = 57.422 ; free physical = 13873 ; free virtual = 23144
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2598.047 ; gain = 240.070 ; free physical = 13873 ; free virtual = 23144
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2598.047 ; gain = 0.000 ; free physical = 13946 ; free virtual = 23228
INFO: [Netlist 29-17] Analyzing 1294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.055 ; gain = 0.000 ; free physical = 13890 ; free virtual = 23174
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:18 . Memory (MB): peak = 2630.055 ; gain = 272.156 ; free physical = 14111 ; free virtual = 23395
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_combined_0_0_synth_1/design_1_conv_combined_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv_combined_0_0, cache-ID = 6fd9b0d24179bac9
INFO: [Coretcl 2-1174] Renamed 114 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_combined_0_0_synth_1/design_1_conv_combined_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv_combined_0_0_utilization_synth.rpt -pb design_1_conv_combined_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 28 21:30:08 2022...
