 
****************************************
Report : qor
Design : sasc_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:31:55 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.13
  Critical Path Slack:           8.60
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -5.29
  No. of Hold Violations:       58.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         46
  Leaf Cell Count:                359
  Buf/Inv Cell Count:              24
  Buf Cell Count:                   0
  Inv Cell Count:                  24
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       243
  Sequential Cell Count:          116
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      594.188674
  Noncombinational Area:   773.106072
  Buf/Inv Area:             30.497280
  Total Buffer Area:             0.00
  Total Inverter Area:          30.50
  Macro/Black Box Area:      0.000000
  Net Area:                204.163413
  Net XLength        :        2508.57
  Net YLength        :        2672.33
  -----------------------------------
  Cell Area:              1367.294746
  Design Area:            1571.458158
  Net Length        :         5180.91


  Design Rules
  -----------------------------------
  Total Number of Nets:           401
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.02
  -----------------------------------------
  Overall Compile Time:                1.08
  Overall Compile Wall Clock Time:     1.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 5.29  Number of Violating Paths: 58

  --------------------------------------------------------------------


1
