ARM GAS  /tmp/ccOyeoN6.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"rtx_kernel.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.svcRtxKernelInitialize,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	svcRtxKernelInitialize:
  27              	.LFB176:
  28              		.file 1 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * Title:       Kernel functions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** #include "rtx_lib.h"
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //  OS Runtime Information
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** osRtxInfo_t osRtxInfo __attribute__((section(".data.os"))) =
ARM GAS  /tmp/ccOyeoN6.s 			page 2


  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint -e{785} "Initialize only OS ID, OS Version and Kernel State"
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** { .os_id = osRtxKernelId, .version = osRtxVersionKernel, .kernel.state = osRtxKernelInactive };
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //  ==== Helper functions ====
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Block Kernel (disable: thread switching, time tick, post ISR processing).
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static void KernelBlock (void) {
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   OS_Tick_Disable();
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.kernel.blocked = 1U;
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   __DSB();
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (GetPendSV() != 0U) {
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     ClrPendSV();
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.kernel.pendSV = 1U;
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Unblock Kernel
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static void KernelUnblock (void) {
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.kernel.blocked = 0U;
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   __DSB();
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxInfo.kernel.pendSV != 0U) {
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.kernel.pendSV = 0U;
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     SetPendSV();
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   OS_Tick_Enable();
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //  ==== Service Calls ====
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Initialize the RTOS Kernel.
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelInitialize
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static osStatus_t svcRtxKernelInitialize (void) {
  29              		.loc 1 70 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxInfo.kernel.state == osRtxKernelReady) {
  40              		.loc 1 72 0
  41 0002 6B4B     		ldr	r3, .L24
  42 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
  43 0006 012B     		cmp	r3, #1
ARM GAS  /tmp/ccOyeoN6.s 			page 3


  44 0008 03D1     		bne	.L2
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelInitialized();
  45              		.loc 1 73 0
  46 000a FFF7FEFF 		bl	EvrRtxKernelInitialized
  47              	.LVL0:
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osOK;
  48              		.loc 1 75 0
  49 000e 0020     		movs	r0, #0
  50 0010 70BD     		pop	{r4, r5, r6, pc}
  51              	.L2:
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxInfo.kernel.state != osRtxKernelInactive) {
  52              		.loc 1 77 0
  53 0012 33B1     		cbz	r3, .L4
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osError);
  54              		.loc 1 78 0
  55 0014 4FF0FF30 		mov	r0, #-1
  56 0018 FFF7FEFF 		bl	EvrRtxKernelError
  57              	.LVL1:
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
  58              		.loc 1 80 0
  59 001c 4FF0FF30 		mov	r0, #-1
  60 0020 70BD     		pop	{r4, r5, r6, pc}
  61              	.L4:
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.thread_stack_size < (64U + 8U)) {
  62              		.loc 1 83 0
  63 0022 644B     		ldr	r3, .L24+4
  64 0024 5B6D     		ldr	r3, [r3, #84]
  65 0026 472B     		cmp	r3, #71
  66 0028 06D8     		bhi	.L5
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError(osRtxErrorInvalidThreadStack);
  67              		.loc 1 84 0
  68 002a 6FF00A00 		mvn	r0, #10
  69 002e FFF7FEFF 		bl	EvrRtxKernelError
  70              	.LVL2:
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
  71              		.loc 1 86 0
  72 0032 4FF0FF30 		mov	r0, #-1
  73 0036 70BD     		pop	{r4, r5, r6, pc}
  74              	.L5:
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if ((osRtxConfig.isr_queue.data == NULL) || (osRtxConfig.isr_queue.max == 0U)) {
  75              		.loc 1 89 0
  76 0038 5E4B     		ldr	r3, .L24+4
  77 003a DD68     		ldr	r5, [r3, #12]
  78 003c 0DB1     		cbz	r5, .L6
  79              		.loc 1 89 0 is_stmt 0 discriminator 1
  80 003e 1E8A     		ldrh	r6, [r3, #16]
  81 0040 36B9     		cbnz	r6, .L7
  82              	.L6:
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osError);
ARM GAS  /tmp/ccOyeoN6.s 			page 4


  83              		.loc 1 90 0 is_stmt 1
  84 0042 4FF0FF30 		mov	r0, #-1
  85 0046 FFF7FEFF 		bl	EvrRtxKernelError
  86              	.LVL3:
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
  87              		.loc 1 92 0
  88 004a 4FF0FF30 		mov	r0, #-1
  89 004e 70BD     		pop	{r4, r5, r6, pc}
  90              	.L7:
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** #if (DOMAIN_NS == 1)
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Initialize Secure Process Stack
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (TZ_InitContextSystem_S() == 0U) {
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError(osRtxErrorTZ_InitContext_S);
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** #endif
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Initialize osRtxInfo
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   memset(&osRtxInfo.kernel, 0, sizeof(osRtxInfo) - offsetof(osRtxInfo_t, kernel));
  91              		.loc 1 105 0
  92 0050 574C     		ldr	r4, .L24
  93 0052 9C22     		movs	r2, #156
  94 0054 0021     		movs	r1, #0
  95 0056 04F10800 		add	r0, r4, #8
  96 005a FFF7FEFF 		bl	memset
  97              	.LVL4:
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.isr_queue.data = osRtxConfig.isr_queue.data;
  98              		.loc 1 107 0
  99 005e E565     		str	r5, [r4, #92]
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.isr_queue.max  = osRtxConfig.isr_queue.max;
 100              		.loc 1 108 0
 101 0060 A4F85460 		strh	r6, [r4, #84]	@ movhi
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.thread.robin.timeout = osRtxConfig.robin_timeout;
 102              		.loc 1 110 0
 103 0064 534B     		ldr	r3, .L24+4
 104 0066 9A68     		ldr	r2, [r3, #8]
 105 0068 2264     		str	r2, [r4, #64]
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Initialize Memory Pools (Variable Block Size)
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxMemoryInit(osRtxConfig.mem.common_addr, osRtxConfig.mem.common_size) != 0U) {
 106              		.loc 1 113 0
 107 006a DC6A     		ldr	r4, [r3, #44]
 108 006c 196B     		ldr	r1, [r3, #48]
 109 006e 2046     		mov	r0, r4
 110 0070 FFF7FEFF 		bl	osRtxMemoryInit
 111              	.LVL5:
 112 0074 10B1     		cbz	r0, .L8
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.common = osRtxConfig.mem.common_addr;
 113              		.loc 1 114 0
 114 0076 4E4B     		ldr	r3, .L24
 115 0078 C3F88040 		str	r4, [r3, #128]
ARM GAS  /tmp/ccOyeoN6.s 			page 5


 116              	.L8:
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxMemoryInit(osRtxConfig.mem.stack_addr, osRtxConfig.mem.stack_size) != 0U) {
 117              		.loc 1 116 0
 118 007c 4D4B     		ldr	r3, .L24+4
 119 007e 5C69     		ldr	r4, [r3, #20]
 120 0080 9969     		ldr	r1, [r3, #24]
 121 0082 2046     		mov	r0, r4
 122 0084 FFF7FEFF 		bl	osRtxMemoryInit
 123              	.LVL6:
 124 0088 10B1     		cbz	r0, .L9
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.stack = osRtxConfig.mem.stack_addr;
 125              		.loc 1 117 0
 126 008a 494B     		ldr	r3, .L24
 127 008c 5C67     		str	r4, [r3, #116]
 128 008e 03E0     		b	.L10
 129              	.L9:
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.stack = osRtxInfo.mem.common;
 130              		.loc 1 119 0
 131 0090 474B     		ldr	r3, .L24
 132 0092 D3F88020 		ldr	r2, [r3, #128]
 133 0096 5A67     		str	r2, [r3, #116]
 134              	.L10:
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxMemoryInit(osRtxConfig.mem.mp_data_addr, osRtxConfig.mem.mp_data_size) != 0U) {
 135              		.loc 1 121 0
 136 0098 464B     		ldr	r3, .L24+4
 137 009a DC69     		ldr	r4, [r3, #28]
 138 009c 196A     		ldr	r1, [r3, #32]
 139 009e 2046     		mov	r0, r4
 140 00a0 FFF7FEFF 		bl	osRtxMemoryInit
 141              	.LVL7:
 142 00a4 10B1     		cbz	r0, .L11
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.mp_data = osRtxConfig.mem.mp_data_addr;
 143              		.loc 1 122 0
 144 00a6 424B     		ldr	r3, .L24
 145 00a8 9C67     		str	r4, [r3, #120]
 146 00aa 03E0     		b	.L12
 147              	.L11:
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.mp_data = osRtxInfo.mem.common;
 148              		.loc 1 124 0
 149 00ac 404B     		ldr	r3, .L24
 150 00ae D3F88020 		ldr	r2, [r3, #128]
 151 00b2 9A67     		str	r2, [r3, #120]
 152              	.L12:
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxMemoryInit(osRtxConfig.mem.mq_data_addr, osRtxConfig.mem.mq_data_size) != 0U) {
 153              		.loc 1 126 0
 154 00b4 3F4B     		ldr	r3, .L24+4
 155 00b6 5C6A     		ldr	r4, [r3, #36]
 156 00b8 996A     		ldr	r1, [r3, #40]
 157 00ba 2046     		mov	r0, r4
 158 00bc FFF7FEFF 		bl	osRtxMemoryInit
 159              	.LVL8:
 160 00c0 10B1     		cbz	r0, .L13
ARM GAS  /tmp/ccOyeoN6.s 			page 6


 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.mq_data = osRtxConfig.mem.mq_data_addr;
 161              		.loc 1 127 0
 162 00c2 3B4B     		ldr	r3, .L24
 163 00c4 DC67     		str	r4, [r3, #124]
 164 00c6 03E0     		b	.L14
 165              	.L13:
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.mem.mq_data = osRtxInfo.mem.common;
 166              		.loc 1 129 0
 167 00c8 394B     		ldr	r3, .L24
 168 00ca D3F88020 		ldr	r2, [r3, #128]
 169 00ce DA67     		str	r2, [r3, #124]
 170              	.L14:
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Initialize Memory Pools (Fixed Block Size)
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.stack != NULL) {
 171              		.loc 1 133 0
 172 00d0 384B     		ldr	r3, .L24+4
 173 00d2 5C6B     		ldr	r4, [r3, #52]
 174 00d4 4CB1     		cbz	r4, .L15
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.stack,
 175              		.loc 1 134 0
 176 00d6 E368     		ldr	r3, [r4, #12]
 177 00d8 A268     		ldr	r2, [r4, #8]
 178 00da 2168     		ldr	r1, [r4]
 179 00dc 2046     		mov	r0, r4
 180 00de FFF7FEFF 		bl	osRtxMemoryPoolInit
 181              	.LVL9:
 182 00e2 10B1     		cbz	r0, .L15
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.stack->max_blocks,
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.stack->block_size,
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.stack->block_base) != 0U) {
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.stack = osRtxConfig.mpi.stack;
 183              		.loc 1 138 0
 184 00e4 324B     		ldr	r3, .L24
 185 00e6 C3F88440 		str	r4, [r3, #132]
 186              	.L15:
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.thread != NULL) {
 187              		.loc 1 141 0
 188 00ea 324B     		ldr	r3, .L24+4
 189 00ec 9C6B     		ldr	r4, [r3, #56]
 190 00ee 4CB1     		cbz	r4, .L16
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.thread,
 191              		.loc 1 142 0
 192 00f0 E368     		ldr	r3, [r4, #12]
 193 00f2 A268     		ldr	r2, [r4, #8]
 194 00f4 2168     		ldr	r1, [r4]
 195 00f6 2046     		mov	r0, r4
 196 00f8 FFF7FEFF 		bl	osRtxMemoryPoolInit
 197              	.LVL10:
 198 00fc 10B1     		cbz	r0, .L16
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.thread->max_blocks,
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.thread->block_size,
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.thread->block_base) != 0U) {
ARM GAS  /tmp/ccOyeoN6.s 			page 7


 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.thread = osRtxConfig.mpi.thread;
 199              		.loc 1 146 0
 200 00fe 2C4B     		ldr	r3, .L24
 201 0100 C3F88840 		str	r4, [r3, #136]
 202              	.L16:
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.timer != NULL) {
 203              		.loc 1 149 0
 204 0104 2B4B     		ldr	r3, .L24+4
 205 0106 DC6B     		ldr	r4, [r3, #60]
 206 0108 4CB1     		cbz	r4, .L17
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.timer,
 207              		.loc 1 150 0
 208 010a E368     		ldr	r3, [r4, #12]
 209 010c A268     		ldr	r2, [r4, #8]
 210 010e 2168     		ldr	r1, [r4]
 211 0110 2046     		mov	r0, r4
 212 0112 FFF7FEFF 		bl	osRtxMemoryPoolInit
 213              	.LVL11:
 214 0116 10B1     		cbz	r0, .L17
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.timer->max_blocks,
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.timer->block_size,
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.timer->block_base) != 0U) {
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.timer = osRtxConfig.mpi.timer;
 215              		.loc 1 154 0
 216 0118 254B     		ldr	r3, .L24
 217 011a C3F88C40 		str	r4, [r3, #140]
 218              	.L17:
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.event_flags != NULL) {
 219              		.loc 1 157 0
 220 011e 254B     		ldr	r3, .L24+4
 221 0120 1C6C     		ldr	r4, [r3, #64]
 222 0122 4CB1     		cbz	r4, .L18
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.event_flags,
 223              		.loc 1 158 0
 224 0124 E368     		ldr	r3, [r4, #12]
 225 0126 A268     		ldr	r2, [r4, #8]
 226 0128 2168     		ldr	r1, [r4]
 227 012a 2046     		mov	r0, r4
 228 012c FFF7FEFF 		bl	osRtxMemoryPoolInit
 229              	.LVL12:
 230 0130 10B1     		cbz	r0, .L18
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.event_flags->max_blocks,
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.event_flags->block_size,
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.event_flags->block_base) != 0U) {
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.event_flags = osRtxConfig.mpi.event_flags;
 231              		.loc 1 162 0
 232 0132 1F4B     		ldr	r3, .L24
 233 0134 C3F89040 		str	r4, [r3, #144]
 234              	.L18:
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.mutex != NULL) {
 235              		.loc 1 165 0
ARM GAS  /tmp/ccOyeoN6.s 			page 8


 236 0138 1E4B     		ldr	r3, .L24+4
 237 013a 5C6C     		ldr	r4, [r3, #68]
 238 013c 4CB1     		cbz	r4, .L19
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.mutex,
 239              		.loc 1 166 0
 240 013e E368     		ldr	r3, [r4, #12]
 241 0140 A268     		ldr	r2, [r4, #8]
 242 0142 2168     		ldr	r1, [r4]
 243 0144 2046     		mov	r0, r4
 244 0146 FFF7FEFF 		bl	osRtxMemoryPoolInit
 245              	.LVL13:
 246 014a 10B1     		cbz	r0, .L19
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.mutex->max_blocks,
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.mutex->block_size,
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.mutex->block_base) != 0U) {
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.mutex = osRtxConfig.mpi.mutex;
 247              		.loc 1 170 0
 248 014c 184B     		ldr	r3, .L24
 249 014e C3F89440 		str	r4, [r3, #148]
 250              	.L19:
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.semaphore != NULL) {
 251              		.loc 1 173 0
 252 0152 184B     		ldr	r3, .L24+4
 253 0154 9C6C     		ldr	r4, [r3, #72]
 254 0156 4CB1     		cbz	r4, .L20
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.semaphore,
 255              		.loc 1 174 0
 256 0158 E368     		ldr	r3, [r4, #12]
 257 015a A268     		ldr	r2, [r4, #8]
 258 015c 2168     		ldr	r1, [r4]
 259 015e 2046     		mov	r0, r4
 260 0160 FFF7FEFF 		bl	osRtxMemoryPoolInit
 261              	.LVL14:
 262 0164 10B1     		cbz	r0, .L20
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.semaphore->max_blocks,
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.semaphore->block_size,
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.semaphore->block_base) != 0U) {
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.semaphore = osRtxConfig.mpi.semaphore;
 263              		.loc 1 178 0
 264 0166 124B     		ldr	r3, .L24
 265 0168 C3F89840 		str	r4, [r3, #152]
 266              	.L20:
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.memory_pool != NULL) {
 267              		.loc 1 181 0
 268 016c 114B     		ldr	r3, .L24+4
 269 016e DC6C     		ldr	r4, [r3, #76]
 270 0170 4CB1     		cbz	r4, .L21
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.memory_pool,
 271              		.loc 1 182 0
 272 0172 E368     		ldr	r3, [r4, #12]
 273 0174 A268     		ldr	r2, [r4, #8]
 274 0176 2168     		ldr	r1, [r4]
 275 0178 2046     		mov	r0, r4
ARM GAS  /tmp/ccOyeoN6.s 			page 9


 276 017a FFF7FEFF 		bl	osRtxMemoryPoolInit
 277              	.LVL15:
 278 017e 10B1     		cbz	r0, .L21
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.memory_pool->max_blocks,
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.memory_pool->block_size,
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.memory_pool->block_base) != 0U) {
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.memory_pool = osRtxConfig.mpi.memory_pool;
 279              		.loc 1 186 0
 280 0180 0B4B     		ldr	r3, .L24
 281 0182 C3F89C40 		str	r4, [r3, #156]
 282              	.L21:
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxConfig.mpi.message_queue != NULL) {
 283              		.loc 1 189 0
 284 0186 0B4B     		ldr	r3, .L24+4
 285 0188 1C6D     		ldr	r4, [r3, #80]
 286 018a 4CB1     		cbz	r4, .L22
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (osRtxMemoryPoolInit(osRtxConfig.mpi.message_queue,
 287              		.loc 1 190 0
 288 018c E368     		ldr	r3, [r4, #12]
 289 018e A268     		ldr	r2, [r4, #8]
 290 0190 2168     		ldr	r1, [r4]
 291 0192 2046     		mov	r0, r4
 292 0194 FFF7FEFF 		bl	osRtxMemoryPoolInit
 293              	.LVL16:
 294 0198 10B1     		cbz	r0, .L22
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.message_queue->max_blocks,
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.message_queue->block_size,
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****                             osRtxConfig.mpi.message_queue->block_base) != 0U) {
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.mpi.message_queue = osRtxConfig.mpi.message_queue;
 295              		.loc 1 194 0
 296 019a 054B     		ldr	r3, .L24
 297 019c C3F8A040 		str	r4, [r3, #160]
 298              	.L22:
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.kernel.state = osRtxKernelReady;
 299              		.loc 1 198 0
 300 01a0 0122     		movs	r2, #1
 301 01a2 034B     		ldr	r3, .L24
 302 01a4 1A72     		strb	r2, [r3, #8]
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelInitialized();
 303              		.loc 1 200 0
 304 01a6 FFF7FEFF 		bl	EvrRtxKernelInitialized
 305              	.LVL17:
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return osOK;
 306              		.loc 1 202 0
 307 01aa 0020     		movs	r0, #0
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 308              		.loc 1 203 0
 309 01ac 70BD     		pop	{r4, r5, r6, pc}
 310              	.L25:
 311 01ae 00BF     		.align	2
ARM GAS  /tmp/ccOyeoN6.s 			page 10


 312              	.L24:
 313 01b0 00000000 		.word	.LANCHOR0
 314 01b4 00000000 		.word	osRtxConfig
 315              		.cfi_endproc
 316              	.LFE176:
 318              		.section	.text.svcRtxKernelGetInfo,"ax",%progbits
 319              		.align	2
 320              		.thumb
 321              		.thumb_func
 323              	svcRtxKernelGetInfo:
 324              	.LFB177:
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** ///  Get RTOS Kernel Information.
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelGetInfo
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static osStatus_t svcRtxKernelGetInfo (osVersion_t *version, char *id_buf, uint32_t id_size) {
 325              		.loc 1 207 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              	.LVL18:
 330 0000 38B5     		push	{r3, r4, r5, lr}
 331              	.LCFI1:
 332              		.cfi_def_cfa_offset 16
 333              		.cfi_offset 3, -16
 334              		.cfi_offset 4, -12
 335              		.cfi_offset 5, -8
 336              		.cfi_offset 14, -4
 337 0002 0D46     		mov	r5, r1
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t size;
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (version != NULL) {
 338              		.loc 1 210 0
 339 0004 0446     		mov	r4, r0
 340 0006 18B1     		cbz	r0, .L27
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     version->api    = osRtxVersionAPI;
 341              		.loc 1 211 0
 342 0008 094B     		ldr	r3, .L31
 343 000a 0360     		str	r3, [r0]
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     version->kernel = osRtxVersionKernel;
 344              		.loc 1 212 0
 345 000c 094B     		ldr	r3, .L31+4
 346 000e 4360     		str	r3, [r0, #4]
 347              	.L27:
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if ((id_buf != NULL) && (id_size != 0U)) {
 348              		.loc 1 215 0
 349 0010 3DB1     		cbz	r5, .L28
 350              		.loc 1 215 0 is_stmt 0 discriminator 1
 351 0012 32B1     		cbz	r2, .L28
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (id_size > sizeof(osRtxKernelId)) {
 352              		.loc 1 216 0 is_stmt 1
 353 0014 0B2A     		cmp	r2, #11
 354 0016 00D9     		bls	.L29
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       size = sizeof(osRtxKernelId);
 355              		.loc 1 217 0
 356 0018 0B22     		movs	r2, #11
ARM GAS  /tmp/ccOyeoN6.s 			page 11


 357              	.LVL19:
 358              	.L29:
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     } else {
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       size = id_size;
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     memcpy(id_buf, osRtxKernelId, size);
 359              		.loc 1 221 0
 360 001a 0749     		ldr	r1, .L31+8
 361              	.LVL20:
 362 001c 2846     		mov	r0, r5
 363              	.LVL21:
 364 001e FFF7FEFF 		bl	memcpy
 365              	.LVL22:
 366              	.L28:
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelInfoRetrieved(version, id_buf);
 367              		.loc 1 224 0
 368 0022 2946     		mov	r1, r5
 369 0024 2046     		mov	r0, r4
 370 0026 FFF7FEFF 		bl	EvrRtxKernelInfoRetrieved
 371              	.LVL23:
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return osOK;
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 372              		.loc 1 227 0
 373 002a 0020     		movs	r0, #0
 374 002c 38BD     		pop	{r3, r4, r5, pc}
 375              	.LVL24:
 376              	.L32:
 377 002e 00BF     		.align	2
 378              	.L31:
 379 0030 13543101 		.word	20010003
 380 0034 C08CFB02 		.word	50040000
 381 0038 00000000 		.word	.LC0
 382              		.cfi_endproc
 383              	.LFE177:
 385              		.section	.text.svcRtxKernelGetState,"ax",%progbits
 386              		.align	2
 387              		.thumb
 388              		.thumb_func
 390              	svcRtxKernelGetState:
 391              	.LFB178:
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the current RTOS Kernel state.
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelGetState
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static osKernelState_t svcRtxKernelGetState (void) {
 392              		.loc 1 231 0
 393              		.cfi_startproc
 394              		@ args = 0, pretend = 0, frame = 0
 395              		@ frame_needed = 0, uses_anonymous_args = 0
 396 0000 10B5     		push	{r4, lr}
 397              	.LCFI2:
 398              		.cfi_def_cfa_offset 8
 399              		.cfi_offset 4, -8
 400              		.cfi_offset 14, -4
 401              	.LBB230:
ARM GAS  /tmp/ccOyeoN6.s 			page 12


 402              	.LBB231:
 403              		.file 2 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * Title:       RTX Library definitions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #ifndef RTX_LIB_H_
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define RTX_LIB_H_
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include <string.h>
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "rtx_core_c.h"                 // Cortex core definitions
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #if ((defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)) || \
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****      (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "tz_context.h"                 // TrustZone Context API
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #endif
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "os_tick.h"                    // CMSIS OS Tick API
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "cmsis_os2.h"                  // CMSIS RTOS API
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "RTX_Config.h"                 // RTX Configuration
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "rtx_os.h"                     // RTX OS definitions
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #include "rtx_evr.h"                    // RTX Event Recorder definitions
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** //  ==== Library defines ====
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_thread_t         osRtxThread_t
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_timer_t          osRtxTimer_t
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_timer_finfo_t    osRtxTimerFinfo_t
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_event_flags_t    osRtxEventFlags_t
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_mutex_t          osRtxMutex_t
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_semaphore_t      osRtxSemaphore_t
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_mp_info_t        osRtxMpInfo_t
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_memory_pool_t    osRtxMemoryPool_t
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_message_t        osRtxMessage_t
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_message_queue_t  osRtxMessageQueue_t
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** #define os_object_t         osRtxObject_t
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 13


  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** //  ==== Inline functions ====
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Thread ID
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_thread_t *osRtxThreadId (osThreadId_t thread_id) {
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_thread_t *)thread_id);
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Timer ID
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_timer_t *osRtxTimerId (osTimerId_t timer_id) {
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_timer_t *)timer_id);
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Event Flags ID
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_event_flags_t *osRtxEventFlagsId (osEventFlagsId_t ef_id) {
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_event_flags_t *)ef_id);
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Mutex ID
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_mutex_t *osRtxMutexId (osMutexId_t mutex_id) {
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_mutex_t *)mutex_id);
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Semaphore ID
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_semaphore_t *osRtxSemaphoreId (osSemaphoreId_t semaphore_id) {
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_semaphore_t *)semaphore_id);
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Memory Pool ID
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_memory_pool_t *osRtxMemoryPoolId (osMemoryPoolId_t mp_id) {
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_memory_pool_t *)mp_id);
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Message Queue ID
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_message_queue_t *osRtxMessageQueueId (osMessageQueueId_t mq_id) {
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 2]
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_message_queue_t *)mq_id);
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Generic Object
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_object_t *osRtxObject (void *object) {
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9079} -e{9087} "cast from pointer to void to pointer to object type" [MISRA Note 3]
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_object_t *)object);
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Thread Object
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_thread_t *osRtxThreadObject (os_object_t *object) {
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_thread_t *)object);
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Timer Object
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_timer_t *osRtxTimerObject (os_object_t *object) {
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_timer_t *)object);
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Event Flags Object
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_event_flags_t *osRtxEventFlagsObject (os_object_t *object) {
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
ARM GAS  /tmp/ccOyeoN6.s 			page 14


 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_event_flags_t *)object);
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Mutex Object
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_mutex_t *osRtxMutexObject (os_object_t *object) {
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_mutex_t *)object);
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Semaphore Object
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_semaphore_t *osRtxSemaphoreObject (os_object_t *object) {
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_semaphore_t *)object);
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Memory Pool Object
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_memory_pool_t *osRtxMemoryPoolObject (os_object_t *object) {
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_memory_pool_t *)object);
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Message Queue Object
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_message_queue_t *osRtxMessageQueueObject (os_object_t *object) {
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_message_queue_t *)object);
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Message Object
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE os_message_t *osRtxMessageObject (os_object_t *object) {
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{740} -e{826} -e{9087} "cast from pointer to generic object to specific object" [MISRA N
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((os_message_t *)object);
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** }
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** 
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** // Kernel State
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h **** __STATIC_INLINE osKernelState_t osRtxKernelState (void) {
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   //lint -e{9030} -e{9034} "cast to enum"
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h ****   return ((osKernelState_t)(osRtxInfo.kernel.state));
 404              		.loc 2 144 0
 405 0002 034B     		ldr	r3, .L35
 406 0004 1C7A     		ldrb	r4, [r3, #8]	@ zero_extendqisi2
 407              	.LBE231:
 408              	.LBE230:
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osKernelState_t state = osRtxKernelState();
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelGetState(state);
 409              		.loc 1 233 0
 410 0006 2046     		mov	r0, r4
 411 0008 FFF7FEFF 		bl	EvrRtxKernelGetState
 412              	.LVL25:
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return state;
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 413              		.loc 1 235 0
 414 000c 2046     		mov	r0, r4
 415 000e 10BD     		pop	{r4, pc}
 416              	.L36:
 417              		.align	2
 418              	.L35:
 419 0010 00000000 		.word	.LANCHOR0
 420              		.cfi_endproc
 421              	.LFE178:
 423              		.section	.text.KernelUnblock,"ax",%progbits
 424              		.align	2
 425              		.thumb
ARM GAS  /tmp/ccOyeoN6.s 			page 15


 426              		.thumb_func
 428              	KernelUnblock:
 429              	.LFB175:
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 430              		.loc 1 52 0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434 0000 08B5     		push	{r3, lr}
 435              	.LCFI3:
 436              		.cfi_def_cfa_offset 8
 437              		.cfi_offset 3, -8
 438              		.cfi_offset 14, -4
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   __DSB();
 439              		.loc 1 54 0
 440 0002 084B     		ldr	r3, .L40
 441 0004 0022     		movs	r2, #0
 442 0006 5A72     		strb	r2, [r3, #9]
 443              	.LBB232:
 444              	.LBB233:
 445              		.file 3 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /tmp/ccOyeoN6.s 			page 16


  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccOyeoN6.s 			page 17


  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccOyeoN6.s 			page 18


 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccOyeoN6.s 			page 19


 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccOyeoN6.s 			page 20


 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccOyeoN6.s 			page 21


 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
ARM GAS  /tmp/ccOyeoN6.s 			page 22


 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
ARM GAS  /tmp/ccOyeoN6.s 			page 23


 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccOyeoN6.s 			page 24


 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccOyeoN6.s 			page 25


 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccOyeoN6.s 			page 26


 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccOyeoN6.s 			page 27


 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
ARM GAS  /tmp/ccOyeoN6.s 			page 28


 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 29


 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
ARM GAS  /tmp/ccOyeoN6.s 			page 30


 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 446              		.loc 3 879 0
 447              		.syntax unified
 448              	@ 879 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 449 0008 BFF34F8F 		dsb 0xF
 450              	@ 0 "" 2
 451              		.thumb
 452              		.syntax unified
 453              	.LBE233:
 454              	.LBE232:
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.kernel.pendSV = 0U;
 455              		.loc 1 57 0
 456 000c 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
ARM GAS  /tmp/ccOyeoN6.s 			page 31


 457 000e 2BB1     		cbz	r3, .L38
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     SetPendSV();
 458              		.loc 1 58 0
 459 0010 044B     		ldr	r3, .L40
 460 0012 9A72     		strb	r2, [r3, #10]
 461              	.LBB234:
 462              	.LBB235:
 463              		.file 4 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Title:       Cortex-M Core definitions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef RTX_CORE_CM_H_
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define RTX_CORE_CM_H_
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef RTX_CORE_C_H_
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include "RTE_Components.h"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include CMSIS_device_header
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include <stdbool.h>
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** typedef bool bool_t;
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define FALSE                   ((bool_t)0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define TRUE                    ((bool_t)1)
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define DOMAIN_NS               1
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef DOMAIN_NS
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define DOMAIN_NS               0
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if    (DOMAIN_NS == 1)
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((!defined(__ARM_ARCH_8M_BASE__) || (__ARM_ARCH_8M_BASE__ == 0)) && \
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (!defined(__ARM_ARCH_8M_MAIN__) || (__ARM_ARCH_8M_MAIN__ == 0)))
ARM GAS  /tmp/ccOyeoN6.s 			page 32


  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #error "Non-secure domain requires ARMv8-M Architecture!"
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef EXCLUSIVE_ACCESS
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if    ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) || \
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)) || \
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define EXCLUSIVE_ACCESS        1
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define EXCLUSIVE_ACCESS        0
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define OS_TICK_HANDLER         SysTick_Handler
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// xPSR_Initialization Value
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  privileged      true=privileged, false=unprivileged
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  thumb           true=Thumb, false=ARM
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     xPSR Init Value
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t xPSR_InitVal (bool_t privileged, bool_t thumb) {
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)privileged;
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)thumb;
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (0x01000000U);
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** // Stack Frame:
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  - Extended: S16-S31, R4-R11, R0-R3, R12, LR, PC, xPSR, S0-S15, FPSCR
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  - Basic:             R4-R11, R0-R3, R12, LR, PC, xPSR
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Stack Frame Initialization Value (EXC_RETURN[7..0])
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (DOMAIN_NS == 1)
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STACK_FRAME_INIT_VAL    0xBCU
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STACK_FRAME_INIT_VAL    0xFDU
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Stack Offset of Register R0
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  stack_frame     Stack Frame (EXC_RETURN[7..0])
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     R0 Offset
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t StackOffsetR0 (uint8_t stack_frame) {
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (__FPU_USED == 1U)
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (((stack_frame & 0x10U) == 0U) ? ((16U+8U)*4U) : (8U*4U));
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)stack_frame;
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (8U*4U);
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Core functions ====
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_CONTROL, pure)
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_IPSR,    pure)
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_PRIMASK, pure)
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_BASEPRI, pure)
ARM GAS  /tmp/ccOyeoN6.s 			page 33


 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if running Privileged
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=privileged, false=unprivileged
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsPrivileged (void) {
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((__get_CONTROL() & 1U) == 0U);
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if in IRQ Mode
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=IRQ, false=thread
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsIrqMode (void) {
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (__get_IPSR() != 0U);
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if IRQ is Masked
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=masked, false=not masked
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsIrqMasked (void) {
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) || \
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((__get_PRIMASK() != 0U) || (__get_BASEPRI() != 0U));
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return  (__get_PRIMASK() != 0U);
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Core Peripherals functions ====
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Setup SVC and PendSV System Service Calls
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void SVC_Setup (void) {
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)) || \
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__CORTEX_M)           && (__CORTEX_M == 7U)))
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t p, n;
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[10] = 0xFFU;
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHPR[10] | 0xFFFFFF00U));
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   if (p >= n) {
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[7] = (uint8_t)(0xFEU << n);
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t n;
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[1] |= 0x00FF0000U;
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = SCB->SHPR[1];
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[0] |= (n << (8+1)) & 0xFC000000U;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)))
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t p, n;
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[10] = 0xFFU;
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHP[10] | 0xFFFFFF00U));
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   if (p >= n) {
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
ARM GAS  /tmp/ccOyeoN6.s 			page 34


 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[7] = (uint8_t)(0xFEU << n);
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0))
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t n;
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[1] |= 0x00FF0000U;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = SCB->SHP[1];
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[0] |= (n << (8+1)) & 0xFC000000U;
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Get Pending SV (Service Call) Flag
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     Pending SV Flag
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint8_t GetPendSV (void) {
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((uint8_t)((SCB->ICSR & (SCB_ICSR_PENDSVSET_Msk)) >> 24));
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Clear Pending SV (Service Call) Flag
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void ClrPendSV (void) {
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->ICSR = SCB_ICSR_PENDSVCLR_Msk;
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Set Pending SV (Service Call) Flag
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void SetPendSV (void) {
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->ICSR = SCB_ICSR_PENDSVSET_Msk;
 464              		.loc 4 187 0
 465 0014 4FF08052 		mov	r2, #268435456
 466 0018 034B     		ldr	r3, .L40+4
 467 001a 5A60     		str	r2, [r3, #4]
 468              	.L38:
 469              	.LBE235:
 470              	.LBE234:
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 471              		.loc 1 62 0
 472 001c FFF7FEFF 		bl	OS_Tick_Enable
 473              	.LVL26:
 474 0020 08BD     		pop	{r3, pc}
 475              	.L41:
 476 0022 00BF     		.align	2
 477              	.L40:
 478 0024 00000000 		.word	.LANCHOR0
 479 0028 00ED00E0 		.word	-536810240
 480              		.cfi_endproc
 481              	.LFE175:
 483              		.section	.text.svcRtxKernelStart,"ax",%progbits
 484              		.align	2
 485              		.thumb
 486              		.thumb_func
 488              	svcRtxKernelStart:
 489              	.LFB179:
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Start the RTOS Kernel scheduler.
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelStart
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static osStatus_t svcRtxKernelStart (void) {
 490              		.loc 1 239 0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOyeoN6.s 			page 35


 494 0000 10B5     		push	{r4, lr}
 495              	.LCFI4:
 496              		.cfi_def_cfa_offset 8
 497              		.cfi_offset 4, -8
 498              		.cfi_offset 14, -4
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   os_thread_t *thread;
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxInfo.kernel.state != osRtxKernelReady) {
 499              		.loc 1 242 0
 500 0002 314B     		ldr	r3, .L52
 501 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 502 0006 012B     		cmp	r3, #1
 503 0008 06D0     		beq	.L43
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError(osRtxErrorKernelNotReady);
 504              		.loc 1 243 0
 505 000a 6FF00600 		mvn	r0, #6
 506 000e FFF7FEFF 		bl	EvrRtxKernelError
 507              	.LVL27:
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
 508              		.loc 1 245 0
 509 0012 4FF0FF30 		mov	r0, #-1
 510 0016 10BD     		pop	{r4, pc}
 511              	.L43:
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Thread startup (Idle and Timer Thread)
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (!osRtxThreadStartup()) {
 512              		.loc 1 249 0
 513 0018 FFF7FEFF 		bl	osRtxThreadStartup
 514              	.LVL28:
 515 001c 30B9     		cbnz	r0, .L45
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osError);
 516              		.loc 1 250 0
 517 001e 4FF0FF30 		mov	r0, #-1
 518 0022 FFF7FEFF 		bl	EvrRtxKernelError
 519              	.LVL29:
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
 520              		.loc 1 252 0
 521 0026 4FF0FF30 		mov	r0, #-1
 522 002a 10BD     		pop	{r4, pc}
 523              	.L45:
 524              	.LBB236:
 525              	.LBB237:
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHP[10] | 0xFFFFFF00U));
 526              		.loc 4 158 0
 527 002c 274A     		ldr	r2, .L52+4
 528 002e FF23     		movs	r3, #255
 529 0030 82F82230 		strb	r3, [r2, #34]
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 530              		.loc 4 159 0
 531 0034 92F82230 		ldrb	r3, [r2, #34]	@ zero_extendqisi2
 532 0038 63F0FF03 		orn	r3, r3, #255
 533 003c DB43     		mvns	r3, r3
 534 003e B3FA83F3 		clz	r3, r3
 535 0042 C3F12003 		rsb	r3, r3, #32
ARM GAS  /tmp/ccOyeoN6.s 			page 36


 536              	.LVL30:
 537              	.LBB238:
 538              	.LBB239:
 539              		.file 5 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.0.8
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * @date     04. June 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 37


  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/ccOyeoN6.s 			page 38


 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #else
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #else
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
ARM GAS  /tmp/ccOyeoN6.s 			page 39


 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #else
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
ARM GAS  /tmp/ccOyeoN6.s 			page 40


 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 41


 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccOyeoN6.s 			page 42


 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef union
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   struct
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 43


 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
ARM GAS  /tmp/ccOyeoN6.s 			page 44


 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
ARM GAS  /tmp/ccOyeoN6.s 			page 45


 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 46


 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 47


 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
ARM GAS  /tmp/ccOyeoN6.s 			page 48


 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
ARM GAS  /tmp/ccOyeoN6.s 			page 49


 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 50


 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   {
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
ARM GAS  /tmp/ccOyeoN6.s 			page 51


 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
ARM GAS  /tmp/ccOyeoN6.s 			page 52


 909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
 912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
 914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
 915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
 916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 954:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 957:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 960:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 963:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 53


 966:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 969:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 972:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 975:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 978:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 981:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 984:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 987:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 990:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 993:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
 996:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1000:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1004:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1008:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1012:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1016:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1020:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
ARM GAS  /tmp/ccOyeoN6.s 			page 54


1023:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1024:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1027:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1030:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1033:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1036:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1039:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1042:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1045:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1048:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1050:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1051:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1052:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1056:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1057:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1058:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1059:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1061:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1062:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1063:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
ARM GAS  /tmp/ccOyeoN6.s 			page 55


1080:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1088:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1089:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1093:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1097:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 56


1137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
ARM GAS  /tmp/ccOyeoN6.s 			page 57


1194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
ARM GAS  /tmp/ccOyeoN6.s 			page 58


1251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 59


1308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 60


1365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOyeoN6.s 			page 61


1422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** typedef struct
1426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
ARM GAS  /tmp/ccOyeoN6.s 			page 62


1479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
1533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccOyeoN6.s 			page 63


1536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
1541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif
1576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*@} */
1581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
1587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccOyeoN6.s 			page 64


1593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** */
1595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   @{
1604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
1610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #else
1612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #endif
1630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #else
1632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
ARM GAS  /tmp/ccOyeoN6.s 			page 65


1650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
1660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** }
1669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** 
1671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** /**
1672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****  */
1676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h **** {
1678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 540              		.loc 5 1678 0
 541 0046 D268     		ldr	r2, [r2, #12]
 542 0048 C2F30222 		ubfx	r2, r2, #8, #3
 543              	.LBE239:
 544              	.LBE238:
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 545              		.loc 4 161 0
 546 004c 9342     		cmp	r3, r2
 547 004e 00D8     		bhi	.L46
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
 548              		.loc 4 162 0
 549 0050 531C     		adds	r3, r2, #1
 550              	.LVL31:
 551              	.L46:
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0))
 552              		.loc 4 164 0
 553 0052 FE22     		movs	r2, #254
 554 0054 02FA03F3 		lsl	r3, r2, r3
 555              	.LVL32:
 556 0058 DBB2     		uxtb	r3, r3
 557 005a 1C4A     		ldr	r2, .L52+4
 558 005c D377     		strb	r3, [r2, #31]
 559              	.LBE237:
 560              	.LBE236:
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Setup SVC and PendSV System Service Calls
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   SVC_Setup();
ARM GAS  /tmp/ccOyeoN6.s 			page 66


 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Setup RTOS Tick
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (OS_Tick_Setup(osRtxConfig.tick_freq, OS_TICK_HANDLER) != 0) {
 561              		.loc 1 259 0
 562 005e 1C49     		ldr	r1, .L52+8
 563 0060 1C4B     		ldr	r3, .L52+12
 564 0062 5868     		ldr	r0, [r3, #4]
 565 0064 FFF7FEFF 		bl	OS_Tick_Setup
 566              	.LVL33:
 567 0068 30B1     		cbz	r0, .L47
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osError);
 568              		.loc 1 260 0
 569 006a 4FF0FF30 		mov	r0, #-1
 570 006e FFF7FEFF 		bl	EvrRtxKernelError
 571              	.LVL34:
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
 572              		.loc 1 262 0
 573 0072 4FF0FF30 		mov	r0, #-1
 574 0076 10BD     		pop	{r4, pc}
 575              	.L47:
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.tick_irqn = OS_Tick_GetIRQn();
 576              		.loc 1 264 0
 577 0078 FFF7FEFF 		bl	OS_Tick_GetIRQn
 578              	.LVL35:
 579 007c 124C     		ldr	r4, .L52
 580 007e 2061     		str	r0, [r4, #16]
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Enable RTOS Tick
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   OS_Tick_Enable();
 581              		.loc 1 267 0
 582 0080 FFF7FEFF 		bl	OS_Tick_Enable
 583              	.LVL36:
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Switch to Ready Thread with highest Priority
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   thread = osRtxThreadListGet(&osRtxInfo.thread.ready);
 584              		.loc 1 270 0
 585 0084 04F11C00 		add	r0, r4, #28
 586 0088 FFF7FEFF 		bl	osRtxThreadListGet
 587              	.LVL37:
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (thread == NULL) {
 588              		.loc 1 271 0
 589 008c 30B9     		cbnz	r0, .L48
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osError);
 590              		.loc 1 272 0
 591 008e 4FF0FF30 		mov	r0, #-1
 592              	.LVL38:
 593 0092 FFF7FEFF 		bl	EvrRtxKernelError
 594              	.LVL39:
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return osError;
 595              		.loc 1 274 0
 596 0096 4FF0FF30 		mov	r0, #-1
 597 009a 10BD     		pop	{r4, pc}
 598              	.LVL40:
 599              	.L48:
ARM GAS  /tmp/ccOyeoN6.s 			page 67


 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxThreadSwitch(thread);
 600              		.loc 1 276 0
 601 009c FFF7FEFF 		bl	osRtxThreadSwitch
 602              	.LVL41:
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if ((osRtxConfig.flags & osRtxConfigPrivilegedMode) != 0U) {
 603              		.loc 1 278 0
 604 00a0 0C4B     		ldr	r3, .L52+12
 605 00a2 1B68     		ldr	r3, [r3]
 606 00a4 13F0010F 		tst	r3, #1
 607 00a8 03D0     		beq	.L49
 608              	.LVL42:
 609              	.LBB240:
 610              	.LBB241:
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 611              		.loc 3 183 0
 612 00aa 0223     		movs	r3, #2
 613              		.syntax unified
 614              	@ 183 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 615 00ac 83F31488 		MSR control, r3
 616              	@ 0 "" 2
 617              		.thumb
 618              		.syntax unified
 619 00b0 02E0     		b	.L50
 620              	.LVL43:
 621              	.L49:
 622              	.LBE241:
 623              	.LBE240:
 624              	.LBB242:
 625              	.LBB243:
 626 00b2 0323     		movs	r3, #3
 627              		.syntax unified
 628              	@ 183 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 629 00b4 83F31488 		MSR control, r3
 630              	@ 0 "" 2
 631              	.LVL44:
 632              		.thumb
 633              		.syntax unified
 634              	.L50:
 635              	.LBE243:
 636              	.LBE242:
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     // Privileged Thread mode & PSP
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     __set_CONTROL(0x02U);
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     // Unprivileged Thread mode & PSP
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     __set_CONTROL(0x03U);
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.kernel.state = osRtxKernelRunning;
 637              		.loc 1 286 0
 638 00b8 0222     		movs	r2, #2
 639 00ba 034B     		ldr	r3, .L52
 640 00bc 1A72     		strb	r2, [r3, #8]
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelStarted();
 641              		.loc 1 288 0
ARM GAS  /tmp/ccOyeoN6.s 			page 68


 642 00be FFF7FEFF 		bl	EvrRtxKernelStarted
 643              	.LVL45:
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return osOK;
 644              		.loc 1 290 0
 645 00c2 0020     		movs	r0, #0
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 646              		.loc 1 291 0
 647 00c4 10BD     		pop	{r4, pc}
 648              	.L53:
 649 00c6 00BF     		.align	2
 650              	.L52:
 651 00c8 00000000 		.word	.LANCHOR0
 652 00cc 00ED00E0 		.word	-536810240
 653 00d0 00000000 		.word	SysTick_Handler
 654 00d4 00000000 		.word	osRtxConfig
 655              		.cfi_endproc
 656              	.LFE179:
 658              		.section	.text.svcRtxKernelLock,"ax",%progbits
 659              		.align	2
 660              		.thumb
 661              		.thumb_func
 663              	svcRtxKernelLock:
 664              	.LFB180:
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Lock the RTOS Kernel scheduler.
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelLock
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static int32_t svcRtxKernelLock (void) {
 665              		.loc 1 295 0
 666              		.cfi_startproc
 667              		@ args = 0, pretend = 0, frame = 0
 668              		@ frame_needed = 0, uses_anonymous_args = 0
 669 0000 08B5     		push	{r3, lr}
 670              	.LCFI5:
 671              		.cfi_def_cfa_offset 8
 672              		.cfi_offset 3, -8
 673              		.cfi_offset 14, -4
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   int32_t lock;
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   switch (osRtxInfo.kernel.state) {
 674              		.loc 1 298 0
 675 0002 0D4B     		ldr	r3, .L61
 676 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 677 0006 022B     		cmp	r3, #2
 678 0008 02D0     		beq	.L56
 679 000a 032B     		cmp	r3, #3
 680 000c 08D0     		beq	.L57
 681 000e 0CE0     		b	.L59
 682              	.L56:
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     case osRtxKernelRunning:
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.kernel.state = osRtxKernelLocked;
 683              		.loc 1 300 0
 684 0010 0322     		movs	r2, #3
 685 0012 094B     		ldr	r3, .L61
 686 0014 1A72     		strb	r2, [r3, #8]
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelLocked(0);
 687              		.loc 1 301 0
ARM GAS  /tmp/ccOyeoN6.s 			page 69


 688 0016 0020     		movs	r0, #0
 689 0018 FFF7FEFF 		bl	EvrRtxKernelLocked
 690              	.LVL46:
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock = 0;
 691              		.loc 1 302 0
 692 001c 0020     		movs	r0, #0
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 693              		.loc 1 303 0
 694 001e 08BD     		pop	{r3, pc}
 695              	.LVL47:
 696              	.L57:
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     case osRtxKernelLocked:
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelLocked(1);
 697              		.loc 1 305 0
 698 0020 0120     		movs	r0, #1
 699 0022 FFF7FEFF 		bl	EvrRtxKernelLocked
 700              	.LVL48:
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock = 1;
 701              		.loc 1 306 0
 702 0026 0120     		movs	r0, #1
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 703              		.loc 1 307 0
 704 0028 08BD     		pop	{r3, pc}
 705              	.LVL49:
 706              	.L59:
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     default:
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelError((int32_t)osError);
 707              		.loc 1 309 0
 708 002a 4FF0FF30 		mov	r0, #-1
 709 002e FFF7FEFF 		bl	EvrRtxKernelError
 710              	.LVL50:
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock = (int32_t)osError;
 711              		.loc 1 310 0
 712 0032 4FF0FF30 		mov	r0, #-1
 713              	.LVL51:
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return lock;
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 714              		.loc 1 314 0
 715 0036 08BD     		pop	{r3, pc}
 716              	.L62:
 717              		.align	2
 718              	.L61:
 719 0038 00000000 		.word	.LANCHOR0
 720              		.cfi_endproc
 721              	.LFE180:
 723              		.section	.text.svcRtxKernelUnlock,"ax",%progbits
 724              		.align	2
 725              		.thumb
 726              		.thumb_func
 728              	svcRtxKernelUnlock:
 729              	.LFB181:
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Unlock the RTOS Kernel scheduler.
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelUnlock
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static int32_t svcRtxKernelUnlock (void) {
ARM GAS  /tmp/ccOyeoN6.s 			page 70


 730              		.loc 1 318 0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734 0000 08B5     		push	{r3, lr}
 735              	.LCFI6:
 736              		.cfi_def_cfa_offset 8
 737              		.cfi_offset 3, -8
 738              		.cfi_offset 14, -4
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   int32_t lock;
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   switch (osRtxInfo.kernel.state) {
 739              		.loc 1 321 0
 740 0002 0D4B     		ldr	r3, .L70
 741 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 742 0006 022B     		cmp	r3, #2
 743 0008 02D0     		beq	.L65
 744 000a 032B     		cmp	r3, #3
 745 000c 05D0     		beq	.L66
 746 000e 0CE0     		b	.L68
 747              	.L65:
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     case osRtxKernelRunning:
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelUnlocked(0);
 748              		.loc 1 323 0
 749 0010 0020     		movs	r0, #0
 750 0012 FFF7FEFF 		bl	EvrRtxKernelUnlocked
 751              	.LVL52:
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock = 0;
 752              		.loc 1 324 0
 753 0016 0020     		movs	r0, #0
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 754              		.loc 1 325 0
 755 0018 08BD     		pop	{r3, pc}
 756              	.LVL53:
 757              	.L66:
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     case osRtxKernelLocked:
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.kernel.state = osRtxKernelRunning;
 758              		.loc 1 327 0
 759 001a 0222     		movs	r2, #2
 760 001c 064B     		ldr	r3, .L70
 761 001e 1A72     		strb	r2, [r3, #8]
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelUnlocked(1);
 762              		.loc 1 328 0
 763 0020 0120     		movs	r0, #1
 764 0022 FFF7FEFF 		bl	EvrRtxKernelUnlocked
 765              	.LVL54:
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock = 1;
 766              		.loc 1 329 0
 767 0026 0120     		movs	r0, #1
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 768              		.loc 1 330 0
 769 0028 08BD     		pop	{r3, pc}
 770              	.LVL55:
 771              	.L68:
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     default:
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelError((int32_t)osError);
 772              		.loc 1 332 0
ARM GAS  /tmp/ccOyeoN6.s 			page 71


 773 002a 4FF0FF30 		mov	r0, #-1
 774 002e FFF7FEFF 		bl	EvrRtxKernelError
 775              	.LVL56:
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock = (int32_t)osError;
 776              		.loc 1 333 0
 777 0032 4FF0FF30 		mov	r0, #-1
 778              	.LVL57:
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return lock;
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 779              		.loc 1 337 0
 780 0036 08BD     		pop	{r3, pc}
 781              	.L71:
 782              		.align	2
 783              	.L70:
 784 0038 00000000 		.word	.LANCHOR0
 785              		.cfi_endproc
 786              	.LFE181:
 788              		.section	.text.svcRtxKernelRestoreLock,"ax",%progbits
 789              		.align	2
 790              		.thumb
 791              		.thumb_func
 793              	svcRtxKernelRestoreLock:
 794              	.LFB182:
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Restore the RTOS Kernel scheduler lock state.
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelRestoreLock
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static int32_t svcRtxKernelRestoreLock (int32_t lock) {
 795              		.loc 1 341 0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              	.LVL58:
 800 0000 08B5     		push	{r3, lr}
 801              	.LCFI7:
 802              		.cfi_def_cfa_offset 8
 803              		.cfi_offset 3, -8
 804              		.cfi_offset 14, -4
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   int32_t lock_new;
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   switch (osRtxInfo.kernel.state) {
 805              		.loc 1 344 0
 806 0002 134B     		ldr	r3, .L81
 807 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 808 0006 023B     		subs	r3, r3, #2
 809 0008 012B     		cmp	r3, #1
 810 000a 1AD8     		bhi	.L73
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     case osRtxKernelRunning:
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     case osRtxKernelLocked:
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       switch (lock) {
 811              		.loc 1 347 0
 812 000c 10B1     		cbz	r0, .L76
 813 000e 0128     		cmp	r0, #1
 814 0010 08D0     		beq	.L77
 815 0012 0FE0     		b	.L79
 816              	.L76:
ARM GAS  /tmp/ccOyeoN6.s 			page 72


 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         case 0:
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           osRtxInfo.kernel.state = osRtxKernelRunning;
 817              		.loc 1 349 0
 818 0014 0222     		movs	r2, #2
 819 0016 0E4B     		ldr	r3, .L81
 820 0018 1A72     		strb	r2, [r3, #8]
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           EvrRtxKernelLockRestored(0);
 821              		.loc 1 350 0
 822 001a 0020     		movs	r0, #0
 823              	.LVL59:
 824 001c FFF7FEFF 		bl	EvrRtxKernelLockRestored
 825              	.LVL60:
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           lock_new = 0;
 826              		.loc 1 351 0
 827 0020 0020     		movs	r0, #0
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           break;
 828              		.loc 1 352 0
 829 0022 08BD     		pop	{r3, pc}
 830              	.LVL61:
 831              	.L77:
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         case 1:
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           osRtxInfo.kernel.state = osRtxKernelLocked;
 832              		.loc 1 354 0
 833 0024 0322     		movs	r2, #3
 834 0026 0A4B     		ldr	r3, .L81
 835 0028 1A72     		strb	r2, [r3, #8]
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           EvrRtxKernelLockRestored(1);
 836              		.loc 1 355 0
 837 002a 0120     		movs	r0, #1
 838              	.LVL62:
 839 002c FFF7FEFF 		bl	EvrRtxKernelLockRestored
 840              	.LVL63:
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           lock_new = 1;
 841              		.loc 1 356 0
 842 0030 0120     		movs	r0, #1
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           break;
 843              		.loc 1 357 0
 844 0032 08BD     		pop	{r3, pc}
 845              	.LVL64:
 846              	.L79:
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         default:
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           EvrRtxKernelError((int32_t)osError);
 847              		.loc 1 359 0
 848 0034 4FF0FF30 		mov	r0, #-1
 849              	.LVL65:
 850 0038 FFF7FEFF 		bl	EvrRtxKernelError
 851              	.LVL66:
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           lock_new = (int32_t)osError;
 852              		.loc 1 360 0
 853 003c 4FF0FF30 		mov	r0, #-1
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           break;
 854              		.loc 1 361 0
 855 0040 08BD     		pop	{r3, pc}
 856              	.LVL67:
 857              	.L73:
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
ARM GAS  /tmp/ccOyeoN6.s 			page 73


 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     default:
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       EvrRtxKernelError((int32_t)osError);
 858              		.loc 1 365 0
 859 0042 4FF0FF30 		mov	r0, #-1
 860              	.LVL68:
 861 0046 FFF7FEFF 		bl	EvrRtxKernelError
 862              	.LVL69:
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       lock_new = (int32_t)osError;
 863              		.loc 1 366 0
 864 004a 4FF0FF30 		mov	r0, #-1
 865              	.LVL70:
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       break;
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return lock_new;
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 866              		.loc 1 370 0
 867 004e 08BD     		pop	{r3, pc}
 868              	.L82:
 869              		.align	2
 870              	.L81:
 871 0050 00000000 		.word	.LANCHOR0
 872              		.cfi_endproc
 873              	.LFE182:
 875              		.section	.text.KernelBlock,"ax",%progbits
 876              		.align	2
 877              		.thumb
 878              		.thumb_func
 880              	KernelBlock:
 881              	.LFB174:
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 882              		.loc 1 38 0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886 0000 08B5     		push	{r3, lr}
 887              	.LCFI8:
 888              		.cfi_def_cfa_offset 8
 889              		.cfi_offset 3, -8
 890              		.cfi_offset 14, -4
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 891              		.loc 1 40 0
 892 0002 FFF7FEFF 		bl	OS_Tick_Disable
 893              	.LVL71:
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   __DSB();
 894              		.loc 1 42 0
 895 0006 0122     		movs	r2, #1
 896 0008 084B     		ldr	r3, .L86
 897 000a 5A72     		strb	r2, [r3, #9]
 898              	.LBB244:
 899              	.LBB245:
 900              		.loc 3 879 0
 901              		.syntax unified
 902              	@ 879 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 903 000c BFF34F8F 		dsb 0xF
 904              	@ 0 "" 2
 905              		.thumb
 906              		.syntax unified
ARM GAS  /tmp/ccOyeoN6.s 			page 74


 907              	.LBE245:
 908              	.LBE244:
 909              	.LBB246:
 910              	.LBB247:
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 911              		.loc 4 177 0
 912 0010 074B     		ldr	r3, .L86+4
 913 0012 5B68     		ldr	r3, [r3, #4]
 914              	.LBE247:
 915              	.LBE246:
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     ClrPendSV();
 916              		.loc 1 45 0
 917 0014 13F0805F 		tst	r3, #268435456
 918 0018 06D0     		beq	.L83
 919              	.LBB248:
 920              	.LBB249:
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 921              		.loc 4 182 0
 922 001a 4FF00062 		mov	r2, #134217728
 923 001e 044B     		ldr	r3, .L86+4
 924 0020 5A60     		str	r2, [r3, #4]
 925              	.LBE249:
 926              	.LBE248:
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 927              		.loc 1 47 0
 928 0022 0122     		movs	r2, #1
 929 0024 014B     		ldr	r3, .L86
 930 0026 9A72     		strb	r2, [r3, #10]
 931              	.L83:
 932 0028 08BD     		pop	{r3, pc}
 933              	.L87:
 934 002a 00BF     		.align	2
 935              	.L86:
 936 002c 00000000 		.word	.LANCHOR0
 937 0030 00ED00E0 		.word	-536810240
 938              		.cfi_endproc
 939              	.LFE174:
 941              		.section	.text.svcRtxKernelSuspend,"ax",%progbits
 942              		.align	2
 943              		.thumb
 944              		.thumb_func
 946              	svcRtxKernelSuspend:
 947              	.LFB183:
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Suspend the RTOS Kernel scheduler.
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelSuspend
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static uint32_t svcRtxKernelSuspend (void) {
 948              		.loc 1 374 0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 0
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 952 0000 10B5     		push	{r4, lr}
 953              	.LCFI9:
 954              		.cfi_def_cfa_offset 8
 955              		.cfi_offset 4, -8
 956              		.cfi_offset 14, -4
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   const os_thread_t *thread;
ARM GAS  /tmp/ccOyeoN6.s 			page 75


 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   const os_timer_t  *timer;
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t           delay;
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxInfo.kernel.state != osRtxKernelRunning) {
 957              		.loc 1 379 0
 958 0002 124B     		ldr	r3, .L96
 959 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 960 0006 022B     		cmp	r3, #2
 961 0008 05D0     		beq	.L89
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError(osRtxErrorKernelNotRunning);
 962              		.loc 1 380 0
 963 000a 6FF00700 		mvn	r0, #7
 964 000e FFF7FEFF 		bl	EvrRtxKernelError
 965              	.LVL72:
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return 0U;
 966              		.loc 1 382 0
 967 0012 0020     		movs	r0, #0
 968 0014 10BD     		pop	{r4, pc}
 969              	.L89:
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   KernelBlock();
 970              		.loc 1 385 0
 971 0016 FFF7FEFF 		bl	KernelBlock
 972              	.LVL73:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   delay = osWaitForever;
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Check Thread Delay list
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   thread = osRtxInfo.thread.delay_list;
 973              		.loc 1 390 0
 974 001a 0C4B     		ldr	r3, .L96
 975 001c DB6A     		ldr	r3, [r3, #44]
 976              	.LVL74:
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (thread != NULL) {
 977              		.loc 1 391 0
 978 001e 0BB1     		cbz	r3, .L93
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     delay = thread->delay;
 979              		.loc 1 392 0
 980 0020 DA69     		ldr	r2, [r3, #28]
 981              	.LVL75:
 982 0022 01E0     		b	.L91
 983              	.LVL76:
 984              	.L93:
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 985              		.loc 1 387 0
 986 0024 4FF0FF32 		mov	r2, #-1
 987              	.LVL77:
 988              	.L91:
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Check Active Timer list
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   timer = osRtxInfo.timer.list;
 989              		.loc 1 396 0
 990 0028 084B     		ldr	r3, .L96
 991              	.LVL78:
ARM GAS  /tmp/ccOyeoN6.s 			page 76


 992 002a 5B6C     		ldr	r3, [r3, #68]
 993              	.LVL79:
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (timer != NULL) {
 994              		.loc 1 397 0
 995 002c 23B1     		cbz	r3, .L94
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (timer->tick < delay) {
 996              		.loc 1 398 0
 997 002e 1C69     		ldr	r4, [r3, #16]
 998 0030 A242     		cmp	r2, r4
 999 0032 02D8     		bhi	.L92
 1000 0034 1446     		mov	r4, r2
 1001 0036 00E0     		b	.L92
 1002              	.L94:
 1003 0038 1446     		mov	r4, r2
 1004              	.L92:
 1005              	.LVL80:
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       delay = timer->tick;
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.kernel.state = osRtxKernelSuspended;
 1006              		.loc 1 403 0
 1007 003a 0422     		movs	r2, #4
 1008 003c 034B     		ldr	r3, .L96
 1009              	.LVL81:
 1010 003e 1A72     		strb	r2, [r3, #8]
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelSuspended(delay);
 1011              		.loc 1 405 0
 1012 0040 2046     		mov	r0, r4
 1013 0042 FFF7FEFF 		bl	EvrRtxKernelSuspended
 1014              	.LVL82:
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return delay;
 1015              		.loc 1 407 0
 1016 0046 2046     		mov	r0, r4
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1017              		.loc 1 408 0
 1018 0048 10BD     		pop	{r4, pc}
 1019              	.LVL83:
 1020              	.L97:
 1021 004a 00BF     		.align	2
 1022              	.L96:
 1023 004c 00000000 		.word	.LANCHOR0
 1024              		.cfi_endproc
 1025              	.LFE183:
 1027              		.section	.text.svcRtxKernelResume,"ax",%progbits
 1028              		.align	2
 1029              		.thumb
 1030              		.thumb_func
 1032              	svcRtxKernelResume:
 1033              	.LFB184:
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Resume the RTOS Kernel scheduler.
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelResume
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static void svcRtxKernelResume (uint32_t sleep_ticks) {
 1034              		.loc 1 412 0
ARM GAS  /tmp/ccOyeoN6.s 			page 77


 1035              		.cfi_startproc
 1036              		@ args = 0, pretend = 0, frame = 0
 1037              		@ frame_needed = 0, uses_anonymous_args = 0
 1038              	.LVL84:
 1039 0000 38B5     		push	{r3, r4, r5, lr}
 1040              	.LCFI10:
 1041              		.cfi_def_cfa_offset 16
 1042              		.cfi_offset 3, -16
 1043              		.cfi_offset 4, -12
 1044              		.cfi_offset 5, -8
 1045              		.cfi_offset 14, -4
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   os_thread_t *thread;
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   os_timer_t  *timer;
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t     delay;
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (osRtxInfo.kernel.state != osRtxKernelSuspended) {
 1046              		.loc 1 417 0
 1047 0002 264B     		ldr	r3, .L109
 1048 0004 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1049 0006 042B     		cmp	r3, #4
 1050 0008 02D0     		beq	.L99
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelResumed();
 1051              		.loc 1 418 0
 1052 000a FFF7FEFF 		bl	EvrRtxKernelResumed
 1053              	.LVL85:
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     return;
 1054              		.loc 1 420 0
 1055 000e 38BD     		pop	{r3, r4, r5, pc}
 1056              	.LVL86:
 1057              	.L99:
 1058 0010 0446     		mov	r4, r0
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Process Thread Delay list
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   thread = osRtxInfo.thread.delay_list;
 1059              		.loc 1 424 0
 1060 0012 224B     		ldr	r3, .L109
 1061 0014 DA6A     		ldr	r2, [r3, #44]
 1062              	.LVL87:
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (thread != NULL) {
 1063              		.loc 1 425 0
 1064 0016 E2B1     		cbz	r2, .L101
 1065              	.LVL88:
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     delay = sleep_ticks;
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (delay >= thread->delay) {
 1066              		.loc 1 427 0
 1067 0018 D369     		ldr	r3, [r2, #28]
 1068 001a 9842     		cmp	r0, r3
 1069 001c 12D3     		bcc	.L102
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         delay -= thread->delay;
 1070              		.loc 1 428 0
 1071 001e C51A     		subs	r5, r0, r3
 1072              	.LVL89:
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.kernel.tick += thread->delay;
 1073              		.loc 1 429 0
 1074 0020 1E49     		ldr	r1, .L109
ARM GAS  /tmp/ccOyeoN6.s 			page 78


 1075 0022 C868     		ldr	r0, [r1, #12]
 1076              	.LVL90:
 1077 0024 0344     		add	r3, r3, r0
 1078 0026 CB60     		str	r3, [r1, #12]
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       thread->delay = 1U;
 1079              		.loc 1 430 0
 1080 0028 0123     		movs	r3, #1
 1081 002a D361     		str	r3, [r2, #28]
 1082              	.LVL91:
 1083              	.L104:
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       do {
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         osRtxThreadDelayTick();
 1084              		.loc 1 432 0
 1085 002c FFF7FEFF 		bl	osRtxThreadDelayTick
 1086              	.LVL92:
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         if (delay == 0U) { 
 1087              		.loc 1 433 0
 1088 0030 9DB1     		cbz	r5, .L103
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           break;
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         }
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         delay--;
 1089              		.loc 1 436 0
 1090 0032 013D     		subs	r5, r5, #1
 1091              	.LVL93:
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         osRtxInfo.kernel.tick++;
 1092              		.loc 1 437 0
 1093 0034 194B     		ldr	r3, .L109
 1094 0036 DA68     		ldr	r2, [r3, #12]
 1095 0038 0132     		adds	r2, r2, #1
 1096 003a DA60     		str	r2, [r3, #12]
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       } while (osRtxInfo.thread.delay_list != NULL);
 1097              		.loc 1 438 0
 1098 003c DB6A     		ldr	r3, [r3, #44]
 1099 003e 002B     		cmp	r3, #0
 1100 0040 F4D1     		bne	.L104
 1101 0042 0AE0     		b	.L103
 1102              	.LVL94:
 1103              	.L102:
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     } else {
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       thread->delay -= delay;
 1104              		.loc 1 440 0
 1105 0044 1B1A     		subs	r3, r3, r0
 1106 0046 D361     		str	r3, [r2, #28]
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       osRtxInfo.kernel.tick += delay;
 1107              		.loc 1 441 0
 1108 0048 144A     		ldr	r2, .L109
 1109              	.LVL95:
 1110 004a D368     		ldr	r3, [r2, #12]
 1111 004c 0344     		add	r3, r3, r0
 1112 004e D360     		str	r3, [r2, #12]
 1113 0050 03E0     		b	.L103
 1114              	.LVL96:
 1115              	.L101:
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     osRtxInfo.kernel.tick += sleep_ticks;
 1116              		.loc 1 444 0
ARM GAS  /tmp/ccOyeoN6.s 			page 79


 1117 0052 124A     		ldr	r2, .L109
 1118              	.LVL97:
 1119 0054 D368     		ldr	r3, [r2, #12]
 1120 0056 0344     		add	r3, r3, r0
 1121 0058 D360     		str	r3, [r2, #12]
 1122              	.LVL98:
 1123              	.L103:
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   // Process Active Timer list
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   timer = osRtxInfo.timer.list;
 1124              		.loc 1 448 0
 1125 005a 104B     		ldr	r3, .L109
 1126 005c 5A6C     		ldr	r2, [r3, #68]
 1127              	.LVL99:
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (timer != NULL) {
 1128              		.loc 1 449 0
 1129 005e 8AB1     		cbz	r2, .L105
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     if (sleep_ticks >= timer->tick) {
 1130              		.loc 1 450 0
 1131 0060 1369     		ldr	r3, [r2, #16]
 1132 0062 9C42     		cmp	r4, r3
 1133 0064 0CD3     		bcc	.L106
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         sleep_ticks -= timer->tick;
 1134              		.loc 1 451 0
 1135 0066 E41A     		subs	r4, r4, r3
 1136              	.LVL100:
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       timer->tick = 1U;
 1137              		.loc 1 452 0
 1138 0068 0123     		movs	r3, #1
 1139 006a 1361     		str	r3, [r2, #16]
 1140              	.LVL101:
 1141              	.L107:
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       do {
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         osRtxInfo.timer.tick();
 1142              		.loc 1 454 0
 1143 006c 0B4B     		ldr	r3, .L109
 1144 006e 1B6D     		ldr	r3, [r3, #80]
 1145 0070 9847     		blx	r3
 1146              	.LVL102:
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         if (sleep_ticks == 0U) {
 1147              		.loc 1 455 0
 1148 0072 3CB1     		cbz	r4, .L105
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****           break;
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         }
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****         sleep_ticks--;
 1149              		.loc 1 458 0
 1150 0074 013C     		subs	r4, r4, #1
 1151              	.LVL103:
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       } while (osRtxInfo.timer.list != NULL);
 1152              		.loc 1 459 0
 1153 0076 094B     		ldr	r3, .L109
 1154 0078 5B6C     		ldr	r3, [r3, #68]
 1155 007a 002B     		cmp	r3, #0
 1156 007c F6D1     		bne	.L107
 1157 007e 01E0     		b	.L105
 1158              	.LVL104:
ARM GAS  /tmp/ccOyeoN6.s 			page 80


 1159              	.L106:
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     } else {
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****       timer->tick -= sleep_ticks;
 1160              		.loc 1 461 0
 1161 0080 1C1B     		subs	r4, r3, r4
 1162              	.LVL105:
 1163 0082 1461     		str	r4, [r2, #16]
 1164              	.LVL106:
 1165              	.L105:
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     }
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxInfo.kernel.state = osRtxKernelRunning;
 1166              		.loc 1 465 0
 1167 0084 0222     		movs	r2, #2
 1168 0086 054B     		ldr	r3, .L109
 1169 0088 1A72     		strb	r2, [r3, #8]
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxThreadDispatch(NULL);
 1170              		.loc 1 467 0
 1171 008a 0020     		movs	r0, #0
 1172 008c FFF7FEFF 		bl	osRtxThreadDispatch
 1173              	.LVL107:
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   KernelUnblock();
 1174              		.loc 1 469 0
 1175 0090 FFF7FEFF 		bl	KernelUnblock
 1176              	.LVL108:
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelResumed();
 1177              		.loc 1 471 0
 1178 0094 FFF7FEFF 		bl	EvrRtxKernelResumed
 1179              	.LVL109:
 1180 0098 38BD     		pop	{r3, r4, r5, pc}
 1181              	.L110:
 1182 009a 00BF     		.align	2
 1183              	.L109:
 1184 009c 00000000 		.word	.LANCHOR0
 1185              		.cfi_endproc
 1186              	.LFE184:
 1188              		.section	.text.svcRtxKernelGetTickCount,"ax",%progbits
 1189              		.align	2
 1190              		.thumb
 1191              		.thumb_func
 1193              	svcRtxKernelGetTickCount:
 1194              	.LFB185:
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel tick count.
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelGetTickCount
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static uint32_t svcRtxKernelGetTickCount (void) {
 1195              		.loc 1 476 0
 1196              		.cfi_startproc
 1197              		@ args = 0, pretend = 0, frame = 0
 1198              		@ frame_needed = 0, uses_anonymous_args = 0
 1199 0000 10B5     		push	{r4, lr}
 1200              	.LCFI11:
ARM GAS  /tmp/ccOyeoN6.s 			page 81


 1201              		.cfi_def_cfa_offset 8
 1202              		.cfi_offset 4, -8
 1203              		.cfi_offset 14, -4
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelGetTickCount(osRtxInfo.kernel.tick);
 1204              		.loc 1 477 0
 1205 0002 034C     		ldr	r4, .L113
 1206 0004 E068     		ldr	r0, [r4, #12]
 1207 0006 FFF7FEFF 		bl	EvrRtxKernelGetTickCount
 1208              	.LVL110:
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return osRtxInfo.kernel.tick;
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1209              		.loc 1 479 0
 1210 000a E068     		ldr	r0, [r4, #12]
 1211 000c 10BD     		pop	{r4, pc}
 1212              	.L114:
 1213 000e 00BF     		.align	2
 1214              	.L113:
 1215 0010 00000000 		.word	.LANCHOR0
 1216              		.cfi_endproc
 1217              	.LFE185:
 1219              		.section	.text.svcRtxKernelGetTickFreq,"ax",%progbits
 1220              		.align	2
 1221              		.thumb
 1222              		.thumb_func
 1224              	svcRtxKernelGetTickFreq:
 1225              	.LFB186:
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel tick frequency.
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelGetTickFreq
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static uint32_t svcRtxKernelGetTickFreq (void) {
 1226              		.loc 1 483 0
 1227              		.cfi_startproc
 1228              		@ args = 0, pretend = 0, frame = 0
 1229              		@ frame_needed = 0, uses_anonymous_args = 0
 1230 0000 10B5     		push	{r4, lr}
 1231              	.LCFI12:
 1232              		.cfi_def_cfa_offset 8
 1233              		.cfi_offset 4, -8
 1234              		.cfi_offset 14, -4
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelGetTickFreq(osRtxConfig.tick_freq);
 1235              		.loc 1 484 0
 1236 0002 034B     		ldr	r3, .L117
 1237 0004 5C68     		ldr	r4, [r3, #4]
 1238 0006 2046     		mov	r0, r4
 1239 0008 FFF7FEFF 		bl	EvrRtxKernelGetTickFreq
 1240              	.LVL111:
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return osRtxConfig.tick_freq;
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1241              		.loc 1 486 0
 1242 000c 2046     		mov	r0, r4
 1243 000e 10BD     		pop	{r4, pc}
 1244              	.L118:
 1245              		.align	2
 1246              	.L117:
 1247 0010 00000000 		.word	osRtxConfig
 1248              		.cfi_endproc
 1249              	.LFE186:
ARM GAS  /tmp/ccOyeoN6.s 			page 82


 1251              		.section	.text.svcRtxKernelGetSysTimerCount,"ax",%progbits
 1252              		.align	2
 1253              		.thumb
 1254              		.thumb_func
 1256              	svcRtxKernelGetSysTimerCount:
 1257              	.LFB187:
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel system timer count.
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelGetSysTimerCount
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static uint32_t svcRtxKernelGetSysTimerCount (void) {
 1258              		.loc 1 490 0
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 0
 1261              		@ frame_needed = 0, uses_anonymous_args = 0
 1262 0000 38B5     		push	{r3, r4, r5, lr}
 1263              	.LCFI13:
 1264              		.cfi_def_cfa_offset 16
 1265              		.cfi_offset 3, -16
 1266              		.cfi_offset 4, -12
 1267              		.cfi_offset 5, -8
 1268              		.cfi_offset 14, -4
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t tick;
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t count;
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   tick  = (uint32_t)osRtxInfo.kernel.tick;
 1269              		.loc 1 494 0
 1270 0002 0A4B     		ldr	r3, .L122
 1271 0004 DC68     		ldr	r4, [r3, #12]
 1272              	.LVL112:
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   count = OS_Tick_GetCount();
 1273              		.loc 1 495 0
 1274 0006 FFF7FEFF 		bl	OS_Tick_GetCount
 1275              	.LVL113:
 1276 000a 0546     		mov	r5, r0
 1277              	.LVL114:
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (OS_Tick_GetOverflow() != 0U) {
 1278              		.loc 1 496 0
 1279 000c FFF7FEFF 		bl	OS_Tick_GetOverflow
 1280              	.LVL115:
 1281 0010 18B1     		cbz	r0, .L120
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     count = OS_Tick_GetCount();
 1282              		.loc 1 497 0
 1283 0012 FFF7FEFF 		bl	OS_Tick_GetCount
 1284              	.LVL116:
 1285 0016 0546     		mov	r5, r0
 1286              	.LVL117:
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     tick++;
 1287              		.loc 1 498 0
 1288 0018 0134     		adds	r4, r4, #1
 1289              	.LVL118:
 1290              	.L120:
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   count += tick * OS_Tick_GetInterval();
 1291              		.loc 1 500 0
 1292 001a FFF7FEFF 		bl	OS_Tick_GetInterval
 1293              	.LVL119:
 1294 001e 00FB0454 		mla	r4, r0, r4, r5
ARM GAS  /tmp/ccOyeoN6.s 			page 83


 1295              	.LVL120:
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelGetSysTimerCount(count);
 1296              		.loc 1 501 0
 1297 0022 2046     		mov	r0, r4
 1298 0024 FFF7FEFF 		bl	EvrRtxKernelGetSysTimerCount
 1299              	.LVL121:
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return count;
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1300              		.loc 1 503 0
 1301 0028 2046     		mov	r0, r4
 1302 002a 38BD     		pop	{r3, r4, r5, pc}
 1303              	.LVL122:
 1304              	.L123:
 1305              		.align	2
 1306              	.L122:
 1307 002c 00000000 		.word	.LANCHOR0
 1308              		.cfi_endproc
 1309              	.LFE187:
 1311              		.section	.text.svcRtxKernelGetSysTimerFreq,"ax",%progbits
 1312              		.align	2
 1313              		.thumb
 1314              		.thumb_func
 1316              	svcRtxKernelGetSysTimerFreq:
 1317              	.LFB188:
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel system timer frequency.
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// \note API identical to osKernelGetSysTimerFreq
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** static uint32_t svcRtxKernelGetSysTimerFreq (void) {
 1318              		.loc 1 507 0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 0
 1321              		@ frame_needed = 0, uses_anonymous_args = 0
 1322 0000 10B5     		push	{r4, lr}
 1323              	.LCFI14:
 1324              		.cfi_def_cfa_offset 8
 1325              		.cfi_offset 4, -8
 1326              		.cfi_offset 14, -4
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t freq = OS_Tick_GetClock();
 1327              		.loc 1 508 0
 1328 0002 FFF7FEFF 		bl	OS_Tick_GetClock
 1329              	.LVL123:
 1330 0006 0446     		mov	r4, r0
 1331              	.LVL124:
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelGetSysTimerFreq(freq);
 1332              		.loc 1 509 0
 1333 0008 FFF7FEFF 		bl	EvrRtxKernelGetSysTimerFreq
 1334              	.LVL125:
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return freq;
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1335              		.loc 1 511 0
 1336 000c 2046     		mov	r0, r4
 1337 000e 10BD     		pop	{r4, pc}
 1338              		.cfi_endproc
 1339              	.LFE188:
 1341              		.section	.text.osRtxKernelPreInit,"ax",%progbits
 1342              		.align	2
 1343              		.weak	osRtxKernelPreInit
ARM GAS  /tmp/ccOyeoN6.s 			page 84


 1344              		.thumb
 1345              		.thumb_func
 1347              	osRtxKernelPreInit:
 1348              	.LFB202:
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //  Service Calls definitions
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint ++flb "Library Begin" [MISRA Note 11]
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelInitialize,       osStatus_t)
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_3 (KernelGetInfo,          osStatus_t, osVersion_t *, char *, uint32_t)
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelStart,            osStatus_t)
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelLock,             int32_t)
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelUnlock,           int32_t)
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_1 (KernelRestoreLock,      int32_t, int32_t)
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelSuspend,          uint32_t)
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_1N(KernelResume,           void, uint32_t)
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetState,         osKernelState_t)
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetTickCount,     uint32_t)
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetTickFreq,      uint32_t)
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetSysTimerCount, uint32_t)
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetSysTimerFreq,  uint32_t)
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint --flb "Library End"
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //  ==== Library functions ====
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// RTOS Kernel Pre-Initialization Hook
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint -esym(759,osRtxKernelPreInit) "Prototype in header"
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint -esym(765,osRtxKernelPreInit) "Global scope (can be overridden)"
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint -esym(522,osRtxKernelPreInit) "Can be overridden (do not lack side-effects)"
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** __WEAK void osRtxKernelPreInit (void) {
 1349              		.loc 1 537 0
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 0
 1352              		@ frame_needed = 0, uses_anonymous_args = 0
 1353              		@ link register save eliminated.
 1354 0000 7047     		bx	lr
 1355              		.cfi_endproc
 1356              	.LFE202:
 1358 0002 00BF     		.section	.text.osKernelInitialize,"ax",%progbits
 1359              		.align	2
 1360              		.global	osKernelInitialize
 1361              		.thumb
 1362              		.thumb_func
 1364              	osKernelInitialize:
 1365              	.LFB203:
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //  ==== Public API ====
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Initialize the RTOS Kernel.
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** osStatus_t osKernelInitialize (void) {
 1366              		.loc 1 544 0
 1367              		.cfi_startproc
 1368              		@ args = 0, pretend = 0, frame = 0
 1369              		@ frame_needed = 0, uses_anonymous_args = 0
 1370              		.loc 1 544 0
ARM GAS  /tmp/ccOyeoN6.s 			page 85


 1371 0000 08B5     		push	{r3, lr}
 1372              	.LCFI15:
 1373              		.cfi_def_cfa_offset 8
 1374              		.cfi_offset 3, -8
 1375              		.cfi_offset 14, -4
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osStatus_t status;
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osRtxKernelPreInit();
 1376              		.loc 1 547 0
 1377 0002 FFF7FEFF 		bl	osRtxKernelPreInit
 1378              	.LVL126:
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelInitialize();
 1379              		.loc 1 548 0
 1380 0006 FFF7FEFF 		bl	EvrRtxKernelInitialize
 1381              	.LVL127:
 1382              	.LBB250:
 1383              	.LBB251:
 1384              	.LBB252:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1385              		.loc 3 209 0
 1386              		.syntax unified
 1387              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1388 000a EFF30583 		MRS r3, ipsr
 1389              	@ 0 "" 2
 1390              		.thumb
 1391              		.syntax unified
 1392              	.LBE252:
 1393              	.LBE251:
 1394              	.LBE250:
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1395              		.loc 1 549 0
 1396 000e 53B9     		cbnz	r3, .L128
 1397              	.LBB253:
 1398              	.LBB254:
 1399              	.LBB255:
 1400              	.LBB256:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1401              		.loc 3 386 0
 1402              		.syntax unified
 1403              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1404 0010 EFF31083 		MRS r3, primask
 1405              	@ 0 "" 2
 1406              		.thumb
 1407              		.syntax unified
 1408              	.LBE256:
 1409              	.LBE255:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1410              		.loc 4 126 0
 1411 0014 1BB9     		cbnz	r3, .L132
 1412              	.LBB257:
 1413              	.LBB258:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1414              		.loc 3 465 0
 1415              		.syntax unified
 1416              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1417 0016 EFF31183 		MRS r3, basepri
 1418              	@ 0 "" 2
ARM GAS  /tmp/ccOyeoN6.s 			page 86


 1419              		.thumb
 1420              		.syntax unified
 1421              	.LBE258:
 1422              	.LBE257:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1423              		.loc 4 126 0
 1424 001a 13B9     		cbnz	r3, .L133
 1425 001c 02E0     		b	.L129
 1426              	.L132:
 1427 001e 0123     		movs	r3, #1
 1428 0020 00E0     		b	.L129
 1429              	.L133:
 1430 0022 0123     		movs	r3, #1
 1431              	.L129:
 1432              	.LBE254:
 1433              	.LBE253:
 1434              		.loc 1 549 0
 1435 0024 33B1     		cbz	r3, .L130
 1436              	.L128:
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 1437              		.loc 1 550 0
 1438 0026 6FF00500 		mvn	r0, #5
 1439 002a FFF7FEFF 		bl	EvrRtxKernelError
 1440              	.LVL128:
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     status = osErrorISR;
 1441              		.loc 1 551 0
 1442 002e 6FF00500 		mvn	r0, #5
 1443 0032 08BD     		pop	{r3, pc}
 1444              	.LVL129:
 1445              	.L130:
 1446              	.LBB259:
 1447              	.LBB260:
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_3 (KernelGetInfo,          osStatus_t, osVersion_t *, char *, uint32_t)
 1448              		.loc 1 515 0
 1449 0034 DFF804C0 		ldr	ip, .L135
 1450              		.syntax unified
 1451              	@ 515 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 1452 0038 00DF     		svc 0
 1453              	@ 0 "" 2
 1454              	.LVL130:
 1455              		.thumb
 1456              		.syntax unified
 1457              	.LBE260:
 1458              	.LBE259:
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     status = __svcKernelInitialize();
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return status;
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1459              		.loc 1 556 0
 1460 003a 08BD     		pop	{r3, pc}
 1461              	.L136:
 1462              		.align	2
 1463              	.L135:
 1464 003c 00000000 		.word	svcRtxKernelInitialize
 1465              		.cfi_endproc
 1466              	.LFE203:
ARM GAS  /tmp/ccOyeoN6.s 			page 87


 1468              		.section	.text.osKernelGetInfo,"ax",%progbits
 1469              		.align	2
 1470              		.global	osKernelGetInfo
 1471              		.thumb
 1472              		.thumb_func
 1474              	osKernelGetInfo:
 1475              	.LFB204:
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** ///  Get RTOS Kernel Information.
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** osStatus_t osKernelGetInfo (osVersion_t *version, char *id_buf, uint32_t id_size) {
 1476              		.loc 1 559 0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              	.LVL131:
 1481 0000 70B5     		push	{r4, r5, r6, lr}
 1482              	.LCFI16:
 1483              		.cfi_def_cfa_offset 16
 1484              		.cfi_offset 4, -16
 1485              		.cfi_offset 5, -12
 1486              		.cfi_offset 6, -8
 1487              		.cfi_offset 14, -4
 1488 0002 0646     		mov	r6, r0
 1489 0004 0D46     		mov	r5, r1
 1490 0006 1446     		mov	r4, r2
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osStatus_t status;
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelGetInfo(version, id_buf, id_size);
 1491              		.loc 1 562 0
 1492 0008 FFF7FEFF 		bl	EvrRtxKernelGetInfo
 1493              	.LVL132:
 1494              	.LBB261:
 1495              	.LBB262:
 1496              	.LBB263:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1497              		.loc 3 209 0
 1498              		.syntax unified
 1499              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1500 000c EFF30583 		MRS r3, ipsr
 1501              	@ 0 "" 2
 1502              		.thumb
 1503              		.syntax unified
 1504              	.LBE263:
 1505              	.LBE262:
 1506              	.LBE261:
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked() || IsPrivileged()) {
 1507              		.loc 1 563 0
 1508 0010 7BB9     		cbnz	r3, .L138
 1509              	.LBB264:
 1510              	.LBB265:
 1511              	.LBB266:
 1512              	.LBB267:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1513              		.loc 3 386 0
 1514              		.syntax unified
 1515              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1516 0012 EFF31083 		MRS r3, primask
ARM GAS  /tmp/ccOyeoN6.s 			page 88


 1517              	@ 0 "" 2
 1518              		.thumb
 1519              		.syntax unified
 1520              	.LBE267:
 1521              	.LBE266:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1522              		.loc 4 126 0
 1523 0016 1BB9     		cbnz	r3, .L142
 1524              	.LBB268:
 1525              	.LBB269:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1526              		.loc 3 465 0
 1527              		.syntax unified
 1528              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1529 0018 EFF31183 		MRS r3, basepri
 1530              	@ 0 "" 2
 1531              		.thumb
 1532              		.syntax unified
 1533              	.LBE269:
 1534              	.LBE268:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1535              		.loc 4 126 0
 1536 001c 13B9     		cbnz	r3, .L143
 1537 001e 02E0     		b	.L139
 1538              	.L142:
 1539 0020 0123     		movs	r3, #1
 1540 0022 00E0     		b	.L139
 1541              	.L143:
 1542 0024 0123     		movs	r3, #1
 1543              	.L139:
 1544              	.LBE265:
 1545              	.LBE264:
 1546              		.loc 1 563 0
 1547 0026 23B9     		cbnz	r3, .L138
 1548              	.LBB270:
 1549              	.LBB271:
 1550              	.LBB272:
 1551              	.LBB273:
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1552              		.loc 3 155 0
 1553              		.syntax unified
 1554              	@ 155 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1555 0028 EFF31483 		MRS r3, control
 1556              	@ 0 "" 2
 1557              		.thumb
 1558              		.syntax unified
 1559              	.LBE273:
 1560              	.LBE272:
 1561              	.LBE271:
 1562              	.LBE270:
 1563              		.loc 1 563 0
 1564 002c 13F0010F 		tst	r3, #1
 1565 0030 05D1     		bne	.L140
 1566              	.L138:
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     status = svcRtxKernelGetInfo(version, id_buf, id_size);
 1567              		.loc 1 564 0
 1568 0032 2246     		mov	r2, r4
ARM GAS  /tmp/ccOyeoN6.s 			page 89


 1569 0034 2946     		mov	r1, r5
 1570 0036 3046     		mov	r0, r6
 1571 0038 FFF7FEFF 		bl	svcRtxKernelGetInfo
 1572              	.LVL133:
 1573 003c 70BD     		pop	{r4, r5, r6, pc}
 1574              	.LVL134:
 1575              	.L140:
 1576              	.LBB274:
 1577              	.LBB275:
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelStart,            osStatus_t)
 1578              		.loc 1 516 0
 1579 003e 3046     		mov	r0, r6
 1580 0040 2946     		mov	r1, r5
 1581 0042 2246     		mov	r2, r4
 1582 0044 DFF804C0 		ldr	ip, .L145
 1583              		.syntax unified
 1584              	@ 516 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 1585 0048 00DF     		svc 0
 1586              	@ 0 "" 2
 1587              	.LVL135:
 1588              		.thumb
 1589              		.syntax unified
 1590              	.LBE275:
 1591              	.LBE274:
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     status =  __svcKernelGetInfo(version, id_buf, id_size);
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return status;
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1592              		.loc 1 569 0
 1593 004a 70BD     		pop	{r4, r5, r6, pc}
 1594              	.LVL136:
 1595              	.L146:
 1596              		.align	2
 1597              	.L145:
 1598 004c 00000000 		.word	svcRtxKernelGetInfo
 1599              		.cfi_endproc
 1600              	.LFE204:
 1602              		.section	.text.osKernelGetState,"ax",%progbits
 1603              		.align	2
 1604              		.global	osKernelGetState
 1605              		.thumb
 1606              		.thumb_func
 1608              	osKernelGetState:
 1609              	.LFB205:
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the current RTOS Kernel state.
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** osKernelState_t osKernelGetState (void) {
 1610              		.loc 1 572 0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614 0000 08B5     		push	{r3, lr}
 1615              	.LCFI17:
 1616              		.cfi_def_cfa_offset 8
 1617              		.cfi_offset 3, -8
 1618              		.cfi_offset 14, -4
ARM GAS  /tmp/ccOyeoN6.s 			page 90


 1619              	.LBB276:
 1620              	.LBB277:
 1621              	.LBB278:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1622              		.loc 3 209 0
 1623              		.syntax unified
 1624              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1625 0002 EFF30583 		MRS r3, ipsr
 1626              	@ 0 "" 2
 1627              		.thumb
 1628              		.syntax unified
 1629              	.LBE278:
 1630              	.LBE277:
 1631              	.LBE276:
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osKernelState_t state;
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked() || IsPrivileged()) {
 1632              		.loc 1 575 0
 1633 0006 7BB9     		cbnz	r3, .L148
 1634              	.LBB279:
 1635              	.LBB280:
 1636              	.LBB281:
 1637              	.LBB282:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1638              		.loc 3 386 0
 1639              		.syntax unified
 1640              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1641 0008 EFF31083 		MRS r3, primask
 1642              	@ 0 "" 2
 1643              		.thumb
 1644              		.syntax unified
 1645              	.LBE282:
 1646              	.LBE281:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1647              		.loc 4 126 0
 1648 000c 1BB9     		cbnz	r3, .L152
 1649              	.LBB283:
 1650              	.LBB284:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1651              		.loc 3 465 0
 1652              		.syntax unified
 1653              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1654 000e EFF31183 		MRS r3, basepri
 1655              	@ 0 "" 2
 1656              		.thumb
 1657              		.syntax unified
 1658              	.LBE284:
 1659              	.LBE283:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1660              		.loc 4 126 0
 1661 0012 13B9     		cbnz	r3, .L153
 1662 0014 02E0     		b	.L149
 1663              	.L152:
 1664 0016 0123     		movs	r3, #1
 1665 0018 00E0     		b	.L149
 1666              	.L153:
 1667 001a 0123     		movs	r3, #1
ARM GAS  /tmp/ccOyeoN6.s 			page 91


 1668              	.L149:
 1669              	.LBE280:
 1670              	.LBE279:
 1671              		.loc 1 575 0
 1672 001c 23B9     		cbnz	r3, .L148
 1673              	.LBB285:
 1674              	.LBB286:
 1675              	.LBB287:
 1676              	.LBB288:
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1677              		.loc 3 155 0
 1678              		.syntax unified
 1679              	@ 155 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1680 001e EFF31483 		MRS r3, control
 1681              	@ 0 "" 2
 1682              		.thumb
 1683              		.syntax unified
 1684              	.LBE288:
 1685              	.LBE287:
 1686              	.LBE286:
 1687              	.LBE285:
 1688              		.loc 1 575 0
 1689 0022 13F0010F 		tst	r3, #1
 1690 0026 02D1     		bne	.L150
 1691              	.L148:
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     state = svcRtxKernelGetState();
 1692              		.loc 1 576 0
 1693 0028 FFF7FEFF 		bl	svcRtxKernelGetState
 1694              	.LVL137:
 1695 002c 08BD     		pop	{r3, pc}
 1696              	.LVL138:
 1697              	.L150:
 1698              	.LBB289:
 1699              	.LBB290:
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetTickCount,     uint32_t)
 1700              		.loc 1 523 0
 1701 002e DFF808C0 		ldr	ip, .L155
 1702              		.syntax unified
 1703              	@ 523 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 1704 0032 00DF     		svc 0
 1705              	@ 0 "" 2
 1706              	.LVL139:
 1707              		.thumb
 1708              		.syntax unified
 1709              	.LBE290:
 1710              	.LBE289:
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     state =  __svcKernelGetState();
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return state;
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1711              		.loc 1 581 0
 1712 0034 08BD     		pop	{r3, pc}
 1713              	.L156:
 1714 0036 00BF     		.align	2
 1715              	.L155:
 1716 0038 00000000 		.word	svcRtxKernelGetState
ARM GAS  /tmp/ccOyeoN6.s 			page 92


 1717              		.cfi_endproc
 1718              	.LFE205:
 1720              		.section	.text.osKernelStart,"ax",%progbits
 1721              		.align	2
 1722              		.global	osKernelStart
 1723              		.thumb
 1724              		.thumb_func
 1726              	osKernelStart:
 1727              	.LFB206:
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Start the RTOS Kernel scheduler.
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** osStatus_t osKernelStart (void) {
 1728              		.loc 1 584 0
 1729              		.cfi_startproc
 1730              		@ args = 0, pretend = 0, frame = 0
 1731              		@ frame_needed = 0, uses_anonymous_args = 0
 1732 0000 08B5     		push	{r3, lr}
 1733              	.LCFI18:
 1734              		.cfi_def_cfa_offset 8
 1735              		.cfi_offset 3, -8
 1736              		.cfi_offset 14, -4
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   osStatus_t status;
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelStart();
 1737              		.loc 1 587 0
 1738 0002 FFF7FEFF 		bl	EvrRtxKernelStart
 1739              	.LVL140:
 1740              	.LBB291:
 1741              	.LBB292:
 1742              	.LBB293:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1743              		.loc 3 209 0
 1744              		.syntax unified
 1745              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1746 0006 EFF30583 		MRS r3, ipsr
 1747              	@ 0 "" 2
 1748              		.thumb
 1749              		.syntax unified
 1750              	.LBE293:
 1751              	.LBE292:
 1752              	.LBE291:
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1753              		.loc 1 588 0
 1754 000a 53B9     		cbnz	r3, .L158
 1755              	.LBB294:
 1756              	.LBB295:
 1757              	.LBB296:
 1758              	.LBB297:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1759              		.loc 3 386 0
 1760              		.syntax unified
 1761              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1762 000c EFF31083 		MRS r3, primask
 1763              	@ 0 "" 2
 1764              		.thumb
 1765              		.syntax unified
 1766              	.LBE297:
ARM GAS  /tmp/ccOyeoN6.s 			page 93


 1767              	.LBE296:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1768              		.loc 4 126 0
 1769 0010 1BB9     		cbnz	r3, .L162
 1770              	.LBB298:
 1771              	.LBB299:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1772              		.loc 3 465 0
 1773              		.syntax unified
 1774              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1775 0012 EFF31183 		MRS r3, basepri
 1776              	@ 0 "" 2
 1777              		.thumb
 1778              		.syntax unified
 1779              	.LBE299:
 1780              	.LBE298:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1781              		.loc 4 126 0
 1782 0016 13B9     		cbnz	r3, .L163
 1783 0018 02E0     		b	.L159
 1784              	.L162:
 1785 001a 0123     		movs	r3, #1
 1786 001c 00E0     		b	.L159
 1787              	.L163:
 1788 001e 0123     		movs	r3, #1
 1789              	.L159:
 1790              	.LBE295:
 1791              	.LBE294:
 1792              		.loc 1 588 0
 1793 0020 33B1     		cbz	r3, .L160
 1794              	.L158:
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 1795              		.loc 1 589 0
 1796 0022 6FF00500 		mvn	r0, #5
 1797 0026 FFF7FEFF 		bl	EvrRtxKernelError
 1798              	.LVL141:
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     status = osErrorISR;
 1799              		.loc 1 590 0
 1800 002a 6FF00500 		mvn	r0, #5
 1801 002e 08BD     		pop	{r3, pc}
 1802              	.LVL142:
 1803              	.L160:
 1804              	.LBB300:
 1805              	.LBB301:
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelLock,             int32_t)
 1806              		.loc 1 517 0
 1807 0030 DFF804C0 		ldr	ip, .L165
 1808              		.syntax unified
 1809              	@ 517 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 1810 0034 00DF     		svc 0
 1811              	@ 0 "" 2
 1812              	.LVL143:
 1813              		.thumb
 1814              		.syntax unified
 1815              	.LBE301:
 1816              	.LBE300:
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
ARM GAS  /tmp/ccOyeoN6.s 			page 94


 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     status = __svcKernelStart();
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return status;
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1817              		.loc 1 595 0
 1818 0036 08BD     		pop	{r3, pc}
 1819              	.L166:
 1820              		.align	2
 1821              	.L165:
 1822 0038 00000000 		.word	svcRtxKernelStart
 1823              		.cfi_endproc
 1824              	.LFE206:
 1826              		.section	.text.osKernelLock,"ax",%progbits
 1827              		.align	2
 1828              		.global	osKernelLock
 1829              		.thumb
 1830              		.thumb_func
 1832              	osKernelLock:
 1833              	.LFB207:
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Lock the RTOS Kernel scheduler.
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** int32_t osKernelLock (void) {
 1834              		.loc 1 598 0
 1835              		.cfi_startproc
 1836              		@ args = 0, pretend = 0, frame = 0
 1837              		@ frame_needed = 0, uses_anonymous_args = 0
 1838 0000 08B5     		push	{r3, lr}
 1839              	.LCFI19:
 1840              		.cfi_def_cfa_offset 8
 1841              		.cfi_offset 3, -8
 1842              		.cfi_offset 14, -4
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   int32_t lock;
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelLock();
 1843              		.loc 1 601 0
 1844 0002 FFF7FEFF 		bl	EvrRtxKernelLock
 1845              	.LVL144:
 1846              	.LBB302:
 1847              	.LBB303:
 1848              	.LBB304:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1849              		.loc 3 209 0
 1850              		.syntax unified
 1851              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1852 0006 EFF30583 		MRS r3, ipsr
 1853              	@ 0 "" 2
 1854              		.thumb
 1855              		.syntax unified
 1856              	.LBE304:
 1857              	.LBE303:
 1858              	.LBE302:
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1859              		.loc 1 602 0
 1860 000a 53B9     		cbnz	r3, .L168
 1861              	.LBB305:
 1862              	.LBB306:
 1863              	.LBB307:
ARM GAS  /tmp/ccOyeoN6.s 			page 95


 1864              	.LBB308:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1865              		.loc 3 386 0
 1866              		.syntax unified
 1867              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1868 000c EFF31083 		MRS r3, primask
 1869              	@ 0 "" 2
 1870              		.thumb
 1871              		.syntax unified
 1872              	.LBE308:
 1873              	.LBE307:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1874              		.loc 4 126 0
 1875 0010 1BB9     		cbnz	r3, .L172
 1876              	.LBB309:
 1877              	.LBB310:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1878              		.loc 3 465 0
 1879              		.syntax unified
 1880              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1881 0012 EFF31183 		MRS r3, basepri
 1882              	@ 0 "" 2
 1883              		.thumb
 1884              		.syntax unified
 1885              	.LBE310:
 1886              	.LBE309:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1887              		.loc 4 126 0
 1888 0016 13B9     		cbnz	r3, .L173
 1889 0018 02E0     		b	.L169
 1890              	.L172:
 1891 001a 0123     		movs	r3, #1
 1892 001c 00E0     		b	.L169
 1893              	.L173:
 1894 001e 0123     		movs	r3, #1
 1895              	.L169:
 1896              	.LBE306:
 1897              	.LBE305:
 1898              		.loc 1 602 0
 1899 0020 33B1     		cbz	r3, .L170
 1900              	.L168:
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 1901              		.loc 1 603 0
 1902 0022 6FF00500 		mvn	r0, #5
 1903 0026 FFF7FEFF 		bl	EvrRtxKernelError
 1904              	.LVL145:
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     lock = (int32_t)osErrorISR;
 1905              		.loc 1 604 0
 1906 002a 6FF00500 		mvn	r0, #5
 1907 002e 08BD     		pop	{r3, pc}
 1908              	.LVL146:
 1909              	.L170:
 1910              	.LBB311:
 1911              	.LBB312:
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelUnlock,           int32_t)
 1912              		.loc 1 518 0
 1913 0030 DFF804C0 		ldr	ip, .L175
ARM GAS  /tmp/ccOyeoN6.s 			page 96


 1914              		.syntax unified
 1915              	@ 518 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 1916 0034 00DF     		svc 0
 1917              	@ 0 "" 2
 1918              	.LVL147:
 1919              		.thumb
 1920              		.syntax unified
 1921              	.LBE312:
 1922              	.LBE311:
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     lock = __svcKernelLock();
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return lock;
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 1923              		.loc 1 609 0
 1924 0036 08BD     		pop	{r3, pc}
 1925              	.L176:
 1926              		.align	2
 1927              	.L175:
 1928 0038 00000000 		.word	svcRtxKernelLock
 1929              		.cfi_endproc
 1930              	.LFE207:
 1932              		.section	.text.osKernelUnlock,"ax",%progbits
 1933              		.align	2
 1934              		.global	osKernelUnlock
 1935              		.thumb
 1936              		.thumb_func
 1938              	osKernelUnlock:
 1939              	.LFB208:
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****  
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Unlock the RTOS Kernel scheduler.
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** int32_t osKernelUnlock (void) {
 1940              		.loc 1 612 0
 1941              		.cfi_startproc
 1942              		@ args = 0, pretend = 0, frame = 0
 1943              		@ frame_needed = 0, uses_anonymous_args = 0
 1944 0000 08B5     		push	{r3, lr}
 1945              	.LCFI20:
 1946              		.cfi_def_cfa_offset 8
 1947              		.cfi_offset 3, -8
 1948              		.cfi_offset 14, -4
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   int32_t lock;
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelUnlock();
 1949              		.loc 1 615 0
 1950 0002 FFF7FEFF 		bl	EvrRtxKernelUnlock
 1951              	.LVL148:
 1952              	.LBB313:
 1953              	.LBB314:
 1954              	.LBB315:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1955              		.loc 3 209 0
 1956              		.syntax unified
 1957              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1958 0006 EFF30583 		MRS r3, ipsr
 1959              	@ 0 "" 2
 1960              		.thumb
ARM GAS  /tmp/ccOyeoN6.s 			page 97


 1961              		.syntax unified
 1962              	.LBE315:
 1963              	.LBE314:
 1964              	.LBE313:
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1965              		.loc 1 616 0
 1966 000a 53B9     		cbnz	r3, .L178
 1967              	.LBB316:
 1968              	.LBB317:
 1969              	.LBB318:
 1970              	.LBB319:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1971              		.loc 3 386 0
 1972              		.syntax unified
 1973              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1974 000c EFF31083 		MRS r3, primask
 1975              	@ 0 "" 2
 1976              		.thumb
 1977              		.syntax unified
 1978              	.LBE319:
 1979              	.LBE318:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1980              		.loc 4 126 0
 1981 0010 1BB9     		cbnz	r3, .L182
 1982              	.LBB320:
 1983              	.LBB321:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1984              		.loc 3 465 0
 1985              		.syntax unified
 1986              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1987 0012 EFF31183 		MRS r3, basepri
 1988              	@ 0 "" 2
 1989              		.thumb
 1990              		.syntax unified
 1991              	.LBE321:
 1992              	.LBE320:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1993              		.loc 4 126 0
 1994 0016 13B9     		cbnz	r3, .L183
 1995 0018 02E0     		b	.L179
 1996              	.L182:
 1997 001a 0123     		movs	r3, #1
 1998 001c 00E0     		b	.L179
 1999              	.L183:
 2000 001e 0123     		movs	r3, #1
 2001              	.L179:
 2002              	.LBE317:
 2003              	.LBE316:
 2004              		.loc 1 616 0
 2005 0020 33B1     		cbz	r3, .L180
 2006              	.L178:
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 2007              		.loc 1 617 0
 2008 0022 6FF00500 		mvn	r0, #5
 2009 0026 FFF7FEFF 		bl	EvrRtxKernelError
 2010              	.LVL149:
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     lock = (int32_t)osErrorISR;
ARM GAS  /tmp/ccOyeoN6.s 			page 98


 2011              		.loc 1 618 0
 2012 002a 6FF00500 		mvn	r0, #5
 2013 002e 08BD     		pop	{r3, pc}
 2014              	.LVL150:
 2015              	.L180:
 2016              	.LBB322:
 2017              	.LBB323:
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_1 (KernelRestoreLock,      int32_t, int32_t)
 2018              		.loc 1 519 0
 2019 0030 DFF804C0 		ldr	ip, .L185
 2020              		.syntax unified
 2021              	@ 519 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2022 0034 00DF     		svc 0
 2023              	@ 0 "" 2
 2024              	.LVL151:
 2025              		.thumb
 2026              		.syntax unified
 2027              	.LBE323:
 2028              	.LBE322:
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     lock = __svcKernelUnlock();
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return lock;
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 2029              		.loc 1 623 0
 2030 0036 08BD     		pop	{r3, pc}
 2031              	.L186:
 2032              		.align	2
 2033              	.L185:
 2034 0038 00000000 		.word	svcRtxKernelUnlock
 2035              		.cfi_endproc
 2036              	.LFE208:
 2038              		.section	.text.osKernelRestoreLock,"ax",%progbits
 2039              		.align	2
 2040              		.global	osKernelRestoreLock
 2041              		.thumb
 2042              		.thumb_func
 2044              	osKernelRestoreLock:
 2045              	.LFB209:
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Restore the RTOS Kernel scheduler lock state.
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** int32_t osKernelRestoreLock (int32_t lock) {
 2046              		.loc 1 626 0
 2047              		.cfi_startproc
 2048              		@ args = 0, pretend = 0, frame = 0
 2049              		@ frame_needed = 0, uses_anonymous_args = 0
 2050              	.LVL152:
 2051 0000 10B5     		push	{r4, lr}
 2052              	.LCFI21:
 2053              		.cfi_def_cfa_offset 8
 2054              		.cfi_offset 4, -8
 2055              		.cfi_offset 14, -4
 2056 0002 0446     		mov	r4, r0
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   int32_t lock_new;
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelRestoreLock(lock);
 2057              		.loc 1 629 0
ARM GAS  /tmp/ccOyeoN6.s 			page 99


 2058 0004 FFF7FEFF 		bl	EvrRtxKernelRestoreLock
 2059              	.LVL153:
 2060              	.LBB324:
 2061              	.LBB325:
 2062              	.LBB326:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2063              		.loc 3 209 0
 2064              		.syntax unified
 2065              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2066 0008 EFF30583 		MRS r3, ipsr
 2067              	@ 0 "" 2
 2068              		.thumb
 2069              		.syntax unified
 2070              	.LBE326:
 2071              	.LBE325:
 2072              	.LBE324:
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2073              		.loc 1 630 0
 2074 000c 53B9     		cbnz	r3, .L188
 2075              	.LBB327:
 2076              	.LBB328:
 2077              	.LBB329:
 2078              	.LBB330:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2079              		.loc 3 386 0
 2080              		.syntax unified
 2081              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2082 000e EFF31083 		MRS r3, primask
 2083              	@ 0 "" 2
 2084              		.thumb
 2085              		.syntax unified
 2086              	.LBE330:
 2087              	.LBE329:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2088              		.loc 4 126 0
 2089 0012 1BB9     		cbnz	r3, .L192
 2090              	.LBB331:
 2091              	.LBB332:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2092              		.loc 3 465 0
 2093              		.syntax unified
 2094              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2095 0014 EFF31183 		MRS r3, basepri
 2096              	@ 0 "" 2
 2097              		.thumb
 2098              		.syntax unified
 2099              	.LBE332:
 2100              	.LBE331:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2101              		.loc 4 126 0
 2102 0018 13B9     		cbnz	r3, .L193
 2103 001a 02E0     		b	.L189
 2104              	.L192:
 2105 001c 0123     		movs	r3, #1
 2106 001e 00E0     		b	.L189
 2107              	.L193:
 2108 0020 0123     		movs	r3, #1
ARM GAS  /tmp/ccOyeoN6.s 			page 100


 2109              	.L189:
 2110              	.LBE328:
 2111              	.LBE327:
 2112              		.loc 1 630 0
 2113 0022 33B1     		cbz	r3, .L190
 2114              	.L188:
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 2115              		.loc 1 631 0
 2116 0024 6FF00500 		mvn	r0, #5
 2117 0028 FFF7FEFF 		bl	EvrRtxKernelError
 2118              	.LVL154:
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     lock_new = (int32_t)osErrorISR;
 2119              		.loc 1 632 0
 2120 002c 6FF00500 		mvn	r0, #5
 2121 0030 10BD     		pop	{r4, pc}
 2122              	.LVL155:
 2123              	.L190:
 2124              	.LBB333:
 2125              	.LBB334:
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelSuspend,          uint32_t)
 2126              		.loc 1 520 0
 2127 0032 2046     		mov	r0, r4
 2128 0034 DFF804C0 		ldr	ip, .L195
 2129              		.syntax unified
 2130              	@ 520 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2131 0038 00DF     		svc 0
 2132              	@ 0 "" 2
 2133              	.LVL156:
 2134              		.thumb
 2135              		.syntax unified
 2136              	.LBE334:
 2137              	.LBE333:
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     lock_new = __svcKernelRestoreLock(lock);
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return lock_new;
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 2138              		.loc 1 637 0
 2139 003a 10BD     		pop	{r4, pc}
 2140              	.LVL157:
 2141              	.L196:
 2142              		.align	2
 2143              	.L195:
 2144 003c 00000000 		.word	svcRtxKernelRestoreLock
 2145              		.cfi_endproc
 2146              	.LFE209:
 2148              		.section	.text.osKernelSuspend,"ax",%progbits
 2149              		.align	2
 2150              		.global	osKernelSuspend
 2151              		.thumb
 2152              		.thumb_func
 2154              	osKernelSuspend:
 2155              	.LFB210:
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Suspend the RTOS Kernel scheduler.
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** uint32_t osKernelSuspend (void) {
 2156              		.loc 1 640 0
ARM GAS  /tmp/ccOyeoN6.s 			page 101


 2157              		.cfi_startproc
 2158              		@ args = 0, pretend = 0, frame = 0
 2159              		@ frame_needed = 0, uses_anonymous_args = 0
 2160 0000 08B5     		push	{r3, lr}
 2161              	.LCFI22:
 2162              		.cfi_def_cfa_offset 8
 2163              		.cfi_offset 3, -8
 2164              		.cfi_offset 14, -4
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t ticks;
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelSuspend();
 2165              		.loc 1 643 0
 2166 0002 FFF7FEFF 		bl	EvrRtxKernelSuspend
 2167              	.LVL158:
 2168              	.LBB335:
 2169              	.LBB336:
 2170              	.LBB337:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2171              		.loc 3 209 0
 2172              		.syntax unified
 2173              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2174 0006 EFF30583 		MRS r3, ipsr
 2175              	@ 0 "" 2
 2176              		.thumb
 2177              		.syntax unified
 2178              	.LBE337:
 2179              	.LBE336:
 2180              	.LBE335:
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2181              		.loc 1 644 0
 2182 000a 53B9     		cbnz	r3, .L198
 2183              	.LBB338:
 2184              	.LBB339:
 2185              	.LBB340:
 2186              	.LBB341:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2187              		.loc 3 386 0
 2188              		.syntax unified
 2189              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2190 000c EFF31083 		MRS r3, primask
 2191              	@ 0 "" 2
 2192              		.thumb
 2193              		.syntax unified
 2194              	.LBE341:
 2195              	.LBE340:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2196              		.loc 4 126 0
 2197 0010 1BB9     		cbnz	r3, .L202
 2198              	.LBB342:
 2199              	.LBB343:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2200              		.loc 3 465 0
 2201              		.syntax unified
 2202              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2203 0012 EFF31183 		MRS r3, basepri
 2204              	@ 0 "" 2
 2205              		.thumb
ARM GAS  /tmp/ccOyeoN6.s 			page 102


 2206              		.syntax unified
 2207              	.LBE343:
 2208              	.LBE342:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2209              		.loc 4 126 0
 2210 0016 13B9     		cbnz	r3, .L203
 2211 0018 02E0     		b	.L199
 2212              	.L202:
 2213 001a 0123     		movs	r3, #1
 2214 001c 00E0     		b	.L199
 2215              	.L203:
 2216 001e 0123     		movs	r3, #1
 2217              	.L199:
 2218              	.LBE339:
 2219              	.LBE338:
 2220              		.loc 1 644 0
 2221 0020 2BB1     		cbz	r3, .L200
 2222              	.L198:
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 2223              		.loc 1 645 0
 2224 0022 6FF00500 		mvn	r0, #5
 2225 0026 FFF7FEFF 		bl	EvrRtxKernelError
 2226              	.LVL159:
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     ticks = 0U;
 2227              		.loc 1 646 0
 2228 002a 0020     		movs	r0, #0
 2229 002c 08BD     		pop	{r3, pc}
 2230              	.LVL160:
 2231              	.L200:
 2232              	.LBB344:
 2233              	.LBB345:
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_1N(KernelResume,           void, uint32_t)
 2234              		.loc 1 521 0
 2235 002e DFF808C0 		ldr	ip, .L205
 2236              		.syntax unified
 2237              	@ 521 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2238 0032 00DF     		svc 0
 2239              	@ 0 "" 2
 2240              	.LVL161:
 2241              		.thumb
 2242              		.syntax unified
 2243              	.LBE345:
 2244              	.LBE344:
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     ticks = __svcKernelSuspend();
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return ticks;
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 2245              		.loc 1 651 0
 2246 0034 08BD     		pop	{r3, pc}
 2247              	.L206:
 2248 0036 00BF     		.align	2
 2249              	.L205:
 2250 0038 00000000 		.word	svcRtxKernelSuspend
 2251              		.cfi_endproc
 2252              	.LFE210:
 2254              		.section	.text.osKernelResume,"ax",%progbits
ARM GAS  /tmp/ccOyeoN6.s 			page 103


 2255              		.align	2
 2256              		.global	osKernelResume
 2257              		.thumb
 2258              		.thumb_func
 2260              	osKernelResume:
 2261              	.LFB211:
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Resume the RTOS Kernel scheduler.
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** void osKernelResume (uint32_t sleep_ticks) {
 2262              		.loc 1 654 0
 2263              		.cfi_startproc
 2264              		@ args = 0, pretend = 0, frame = 0
 2265              		@ frame_needed = 0, uses_anonymous_args = 0
 2266              	.LVL162:
 2267 0000 10B5     		push	{r4, lr}
 2268              	.LCFI23:
 2269              		.cfi_def_cfa_offset 8
 2270              		.cfi_offset 4, -8
 2271              		.cfi_offset 14, -4
 2272 0002 0446     		mov	r4, r0
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   EvrRtxKernelResume(sleep_ticks);
 2273              		.loc 1 656 0
 2274 0004 FFF7FEFF 		bl	EvrRtxKernelResume
 2275              	.LVL163:
 2276              	.LBB346:
 2277              	.LBB347:
 2278              	.LBB348:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2279              		.loc 3 209 0
 2280              		.syntax unified
 2281              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2282 0008 EFF30583 		MRS r3, ipsr
 2283              	@ 0 "" 2
 2284              		.thumb
 2285              		.syntax unified
 2286              	.LBE348:
 2287              	.LBE347:
 2288              	.LBE346:
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2289              		.loc 1 657 0
 2290 000c 53B9     		cbnz	r3, .L208
 2291              	.LBB349:
 2292              	.LBB350:
 2293              	.LBB351:
 2294              	.LBB352:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2295              		.loc 3 386 0
 2296              		.syntax unified
 2297              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2298 000e EFF31083 		MRS r3, primask
 2299              	@ 0 "" 2
 2300              		.thumb
 2301              		.syntax unified
 2302              	.LBE352:
 2303              	.LBE351:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
ARM GAS  /tmp/ccOyeoN6.s 			page 104


 2304              		.loc 4 126 0
 2305 0012 1BB9     		cbnz	r3, .L212
 2306              	.LBB353:
 2307              	.LBB354:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2308              		.loc 3 465 0
 2309              		.syntax unified
 2310              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2311 0014 EFF31183 		MRS r3, basepri
 2312              	@ 0 "" 2
 2313              		.thumb
 2314              		.syntax unified
 2315              	.LBE354:
 2316              	.LBE353:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2317              		.loc 4 126 0
 2318 0018 13B9     		cbnz	r3, .L213
 2319 001a 02E0     		b	.L209
 2320              	.L212:
 2321 001c 0123     		movs	r3, #1
 2322 001e 00E0     		b	.L209
 2323              	.L213:
 2324 0020 0123     		movs	r3, #1
 2325              	.L209:
 2326              	.LBE350:
 2327              	.LBE349:
 2328              		.loc 1 657 0
 2329 0022 23B1     		cbz	r3, .L210
 2330              	.L208:
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     EvrRtxKernelError((int32_t)osErrorISR);
 2331              		.loc 1 658 0
 2332 0024 6FF00500 		mvn	r0, #5
 2333 0028 FFF7FEFF 		bl	EvrRtxKernelError
 2334              	.LVL164:
 2335 002c 10BD     		pop	{r4, pc}
 2336              	.LVL165:
 2337              	.L210:
 2338              	.LBB355:
 2339              	.LBB356:
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetState,         osKernelState_t)
 2340              		.loc 1 522 0
 2341 002e 2046     		mov	r0, r4
 2342 0030 DFF804C0 		ldr	ip, .L215
 2343              		.syntax unified
 2344              	@ 522 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2345 0034 00DF     		svc 0
 2346              	@ 0 "" 2
 2347              		.thumb
 2348              		.syntax unified
 2349 0036 10BD     		pop	{r4, pc}
 2350              	.LVL166:
 2351              	.L216:
 2352              		.align	2
 2353              	.L215:
 2354 0038 00000000 		.word	svcRtxKernelResume
 2355              	.LBE356:
 2356              	.LBE355:
ARM GAS  /tmp/ccOyeoN6.s 			page 105


 2357              		.cfi_endproc
 2358              	.LFE211:
 2360              		.section	.text.osKernelGetTickCount,"ax",%progbits
 2361              		.align	2
 2362              		.global	osKernelGetTickCount
 2363              		.thumb
 2364              		.thumb_func
 2366              	osKernelGetTickCount:
 2367              	.LFB212:
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     __svcKernelResume(sleep_ticks);
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel tick count.
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** uint32_t osKernelGetTickCount (void) {
 2368              		.loc 1 665 0
 2369              		.cfi_startproc
 2370              		@ args = 0, pretend = 0, frame = 0
 2371              		@ frame_needed = 0, uses_anonymous_args = 0
 2372 0000 08B5     		push	{r3, lr}
 2373              	.LCFI24:
 2374              		.cfi_def_cfa_offset 8
 2375              		.cfi_offset 3, -8
 2376              		.cfi_offset 14, -4
 2377              	.LBB357:
 2378              	.LBB358:
 2379              	.LBB359:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2380              		.loc 3 209 0
 2381              		.syntax unified
 2382              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2383 0002 EFF30583 		MRS r3, ipsr
 2384              	@ 0 "" 2
 2385              		.thumb
 2386              		.syntax unified
 2387              	.LBE359:
 2388              	.LBE358:
 2389              	.LBE357:
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t count;
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2390              		.loc 1 668 0
 2391 0006 53B9     		cbnz	r3, .L218
 2392              	.LBB360:
 2393              	.LBB361:
 2394              	.LBB362:
 2395              	.LBB363:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2396              		.loc 3 386 0
 2397              		.syntax unified
 2398              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2399 0008 EFF31083 		MRS r3, primask
 2400              	@ 0 "" 2
 2401              		.thumb
 2402              		.syntax unified
 2403              	.LBE363:
ARM GAS  /tmp/ccOyeoN6.s 			page 106


 2404              	.LBE362:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2405              		.loc 4 126 0
 2406 000c 1BB9     		cbnz	r3, .L222
 2407              	.LBB364:
 2408              	.LBB365:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2409              		.loc 3 465 0
 2410              		.syntax unified
 2411              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2412 000e EFF31183 		MRS r3, basepri
 2413              	@ 0 "" 2
 2414              		.thumb
 2415              		.syntax unified
 2416              	.LBE365:
 2417              	.LBE364:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2418              		.loc 4 126 0
 2419 0012 13B9     		cbnz	r3, .L223
 2420 0014 02E0     		b	.L219
 2421              	.L222:
 2422 0016 0123     		movs	r3, #1
 2423 0018 00E0     		b	.L219
 2424              	.L223:
 2425 001a 0123     		movs	r3, #1
 2426              	.L219:
 2427              	.LBE361:
 2428              	.LBE360:
 2429              		.loc 1 668 0
 2430 001c 13B1     		cbz	r3, .L220
 2431              	.L218:
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     count = svcRtxKernelGetTickCount();
 2432              		.loc 1 669 0
 2433 001e FFF7FEFF 		bl	svcRtxKernelGetTickCount
 2434              	.LVL167:
 2435 0022 08BD     		pop	{r3, pc}
 2436              	.LVL168:
 2437              	.L220:
 2438              	.LBB366:
 2439              	.LBB367:
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetTickFreq,      uint32_t)
 2440              		.loc 1 524 0
 2441 0024 DFF804C0 		ldr	ip, .L225
 2442              		.syntax unified
 2443              	@ 524 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2444 0028 00DF     		svc 0
 2445              	@ 0 "" 2
 2446              	.LVL169:
 2447              		.thumb
 2448              		.syntax unified
 2449              	.LBE367:
 2450              	.LBE366:
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     count =  __svcKernelGetTickCount();
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return count;
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
ARM GAS  /tmp/ccOyeoN6.s 			page 107


 2451              		.loc 1 674 0
 2452 002a 08BD     		pop	{r3, pc}
 2453              	.L226:
 2454              		.align	2
 2455              	.L225:
 2456 002c 00000000 		.word	svcRtxKernelGetTickCount
 2457              		.cfi_endproc
 2458              	.LFE212:
 2460              		.section	.text.osKernelGetTickFreq,"ax",%progbits
 2461              		.align	2
 2462              		.global	osKernelGetTickFreq
 2463              		.thumb
 2464              		.thumb_func
 2466              	osKernelGetTickFreq:
 2467              	.LFB213:
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel tick frequency.
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** uint32_t osKernelGetTickFreq (void) {
 2468              		.loc 1 677 0
 2469              		.cfi_startproc
 2470              		@ args = 0, pretend = 0, frame = 0
 2471              		@ frame_needed = 0, uses_anonymous_args = 0
 2472 0000 08B5     		push	{r3, lr}
 2473              	.LCFI25:
 2474              		.cfi_def_cfa_offset 8
 2475              		.cfi_offset 3, -8
 2476              		.cfi_offset 14, -4
 2477              	.LBB368:
 2478              	.LBB369:
 2479              	.LBB370:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2480              		.loc 3 209 0
 2481              		.syntax unified
 2482              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2483 0002 EFF30583 		MRS r3, ipsr
 2484              	@ 0 "" 2
 2485              		.thumb
 2486              		.syntax unified
 2487              	.LBE370:
 2488              	.LBE369:
 2489              	.LBE368:
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t freq;
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2490              		.loc 1 680 0
 2491 0006 53B9     		cbnz	r3, .L228
 2492              	.LBB371:
 2493              	.LBB372:
 2494              	.LBB373:
 2495              	.LBB374:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2496              		.loc 3 386 0
 2497              		.syntax unified
 2498              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2499 0008 EFF31083 		MRS r3, primask
 2500              	@ 0 "" 2
 2501              		.thumb
ARM GAS  /tmp/ccOyeoN6.s 			page 108


 2502              		.syntax unified
 2503              	.LBE374:
 2504              	.LBE373:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2505              		.loc 4 126 0
 2506 000c 1BB9     		cbnz	r3, .L232
 2507              	.LBB375:
 2508              	.LBB376:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2509              		.loc 3 465 0
 2510              		.syntax unified
 2511              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2512 000e EFF31183 		MRS r3, basepri
 2513              	@ 0 "" 2
 2514              		.thumb
 2515              		.syntax unified
 2516              	.LBE376:
 2517              	.LBE375:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2518              		.loc 4 126 0
 2519 0012 13B9     		cbnz	r3, .L233
 2520 0014 02E0     		b	.L229
 2521              	.L232:
 2522 0016 0123     		movs	r3, #1
 2523 0018 00E0     		b	.L229
 2524              	.L233:
 2525 001a 0123     		movs	r3, #1
 2526              	.L229:
 2527              	.LBE372:
 2528              	.LBE371:
 2529              		.loc 1 680 0
 2530 001c 13B1     		cbz	r3, .L230
 2531              	.L228:
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     freq = svcRtxKernelGetTickFreq();
 2532              		.loc 1 681 0
 2533 001e FFF7FEFF 		bl	svcRtxKernelGetTickFreq
 2534              	.LVL170:
 2535 0022 08BD     		pop	{r3, pc}
 2536              	.LVL171:
 2537              	.L230:
 2538              	.LBB377:
 2539              	.LBB378:
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetSysTimerCount, uint32_t)
 2540              		.loc 1 525 0
 2541 0024 DFF804C0 		ldr	ip, .L235
 2542              		.syntax unified
 2543              	@ 525 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2544 0028 00DF     		svc 0
 2545              	@ 0 "" 2
 2546              	.LVL172:
 2547              		.thumb
 2548              		.syntax unified
 2549              	.LBE378:
 2550              	.LBE377:
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     freq =  __svcKernelGetTickFreq();
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
ARM GAS  /tmp/ccOyeoN6.s 			page 109


 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return freq;
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 2551              		.loc 1 686 0
 2552 002a 08BD     		pop	{r3, pc}
 2553              	.L236:
 2554              		.align	2
 2555              	.L235:
 2556 002c 00000000 		.word	svcRtxKernelGetTickFreq
 2557              		.cfi_endproc
 2558              	.LFE213:
 2560              		.section	.text.osKernelGetSysTimerCount,"ax",%progbits
 2561              		.align	2
 2562              		.global	osKernelGetSysTimerCount
 2563              		.thumb
 2564              		.thumb_func
 2566              	osKernelGetSysTimerCount:
 2567              	.LFB214:
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel system timer count.
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** uint32_t osKernelGetSysTimerCount (void) {
 2568              		.loc 1 689 0
 2569              		.cfi_startproc
 2570              		@ args = 0, pretend = 0, frame = 0
 2571              		@ frame_needed = 0, uses_anonymous_args = 0
 2572 0000 08B5     		push	{r3, lr}
 2573              	.LCFI26:
 2574              		.cfi_def_cfa_offset 8
 2575              		.cfi_offset 3, -8
 2576              		.cfi_offset 14, -4
 2577              	.LBB379:
 2578              	.LBB380:
 2579              	.LBB381:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2580              		.loc 3 209 0
 2581              		.syntax unified
 2582              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2583 0002 EFF30583 		MRS r3, ipsr
 2584              	@ 0 "" 2
 2585              		.thumb
 2586              		.syntax unified
 2587              	.LBE381:
 2588              	.LBE380:
 2589              	.LBE379:
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t count;
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2590              		.loc 1 692 0
 2591 0006 53B9     		cbnz	r3, .L238
 2592              	.LBB382:
 2593              	.LBB383:
 2594              	.LBB384:
 2595              	.LBB385:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2596              		.loc 3 386 0
 2597              		.syntax unified
 2598              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2599 0008 EFF31083 		MRS r3, primask
ARM GAS  /tmp/ccOyeoN6.s 			page 110


 2600              	@ 0 "" 2
 2601              		.thumb
 2602              		.syntax unified
 2603              	.LBE385:
 2604              	.LBE384:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2605              		.loc 4 126 0
 2606 000c 1BB9     		cbnz	r3, .L242
 2607              	.LBB386:
 2608              	.LBB387:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2609              		.loc 3 465 0
 2610              		.syntax unified
 2611              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2612 000e EFF31183 		MRS r3, basepri
 2613              	@ 0 "" 2
 2614              		.thumb
 2615              		.syntax unified
 2616              	.LBE387:
 2617              	.LBE386:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2618              		.loc 4 126 0
 2619 0012 13B9     		cbnz	r3, .L243
 2620 0014 02E0     		b	.L239
 2621              	.L242:
 2622 0016 0123     		movs	r3, #1
 2623 0018 00E0     		b	.L239
 2624              	.L243:
 2625 001a 0123     		movs	r3, #1
 2626              	.L239:
 2627              	.LBE383:
 2628              	.LBE382:
 2629              		.loc 1 692 0
 2630 001c 13B1     		cbz	r3, .L240
 2631              	.L238:
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     count = svcRtxKernelGetSysTimerCount();
 2632              		.loc 1 693 0
 2633 001e FFF7FEFF 		bl	svcRtxKernelGetSysTimerCount
 2634              	.LVL173:
 2635 0022 08BD     		pop	{r3, pc}
 2636              	.LVL174:
 2637              	.L240:
 2638              	.LBB388:
 2639              	.LBB389:
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** SVC0_0 (KernelGetSysTimerFreq,  uint32_t)
 2640              		.loc 1 526 0
 2641 0024 DFF804C0 		ldr	ip, .L245
 2642              		.syntax unified
 2643              	@ 526 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2644 0028 00DF     		svc 0
 2645              	@ 0 "" 2
 2646              	.LVL175:
 2647              		.thumb
 2648              		.syntax unified
 2649              	.LBE389:
 2650              	.LBE388:
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
ARM GAS  /tmp/ccOyeoN6.s 			page 111


 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     count =  __svcKernelGetSysTimerCount();
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return count;
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 2651              		.loc 1 698 0
 2652 002a 08BD     		pop	{r3, pc}
 2653              	.L246:
 2654              		.align	2
 2655              	.L245:
 2656 002c 00000000 		.word	svcRtxKernelGetSysTimerCount
 2657              		.cfi_endproc
 2658              	.LFE214:
 2660              		.section	.text.osKernelGetSysTimerFreq,"ax",%progbits
 2661              		.align	2
 2662              		.global	osKernelGetSysTimerFreq
 2663              		.thumb
 2664              		.thumb_func
 2666              	osKernelGetSysTimerFreq:
 2667              	.LFB215:
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** /// Get the RTOS kernel system timer frequency.
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** uint32_t osKernelGetSysTimerFreq (void) {
 2668              		.loc 1 701 0
 2669              		.cfi_startproc
 2670              		@ args = 0, pretend = 0, frame = 0
 2671              		@ frame_needed = 0, uses_anonymous_args = 0
 2672 0000 08B5     		push	{r3, lr}
 2673              	.LCFI27:
 2674              		.cfi_def_cfa_offset 8
 2675              		.cfi_offset 3, -8
 2676              		.cfi_offset 14, -4
 2677              	.LBB390:
 2678              	.LBB391:
 2679              	.LBB392:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2680              		.loc 3 209 0
 2681              		.syntax unified
 2682              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2683 0002 EFF30583 		MRS r3, ipsr
 2684              	@ 0 "" 2
 2685              		.thumb
 2686              		.syntax unified
 2687              	.LBE392:
 2688              	.LBE391:
 2689              	.LBE390:
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   uint32_t freq;
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** 
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2690              		.loc 1 704 0
 2691 0006 53B9     		cbnz	r3, .L248
 2692              	.LBB393:
 2693              	.LBB394:
 2694              	.LBB395:
 2695              	.LBB396:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2696              		.loc 3 386 0
 2697              		.syntax unified
ARM GAS  /tmp/ccOyeoN6.s 			page 112


 2698              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2699 0008 EFF31083 		MRS r3, primask
 2700              	@ 0 "" 2
 2701              		.thumb
 2702              		.syntax unified
 2703              	.LBE396:
 2704              	.LBE395:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2705              		.loc 4 126 0
 2706 000c 1BB9     		cbnz	r3, .L252
 2707              	.LBB397:
 2708              	.LBB398:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2709              		.loc 3 465 0
 2710              		.syntax unified
 2711              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2712 000e EFF31183 		MRS r3, basepri
 2713              	@ 0 "" 2
 2714              		.thumb
 2715              		.syntax unified
 2716              	.LBE398:
 2717              	.LBE397:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2718              		.loc 4 126 0
 2719 0012 13B9     		cbnz	r3, .L253
 2720 0014 02E0     		b	.L249
 2721              	.L252:
 2722 0016 0123     		movs	r3, #1
 2723 0018 00E0     		b	.L249
 2724              	.L253:
 2725 001a 0123     		movs	r3, #1
 2726              	.L249:
 2727              	.LBE394:
 2728              	.LBE393:
 2729              		.loc 1 704 0
 2730 001c 13B1     		cbz	r3, .L250
 2731              	.L248:
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     freq = svcRtxKernelGetSysTimerFreq();
 2732              		.loc 1 705 0
 2733 001e FFF7FEFF 		bl	svcRtxKernelGetSysTimerFreq
 2734              	.LVL176:
 2735 0022 08BD     		pop	{r3, pc}
 2736              	.LVL177:
 2737              	.L250:
 2738              	.LBB399:
 2739              	.LBB400:
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** //lint --flb "Library End"
 2740              		.loc 1 527 0
 2741 0024 DFF804C0 		ldr	ip, .L255
 2742              		.syntax unified
 2743              	@ 527 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c" 1
 2744 0028 00DF     		svc 0
 2745              	@ 0 "" 2
 2746              	.LVL178:
 2747              		.thumb
 2748              		.syntax unified
 2749              	.LBE400:
ARM GAS  /tmp/ccOyeoN6.s 			page 113


 2750              	.LBE399:
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   } else {
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****     freq =  __svcKernelGetSysTimerFreq();
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   }
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c ****   return freq;
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_kernel.c **** }
 2751              		.loc 1 710 0
 2752 002a 08BD     		pop	{r3, pc}
 2753              	.L256:
 2754              		.align	2
 2755              	.L255:
 2756 002c 00000000 		.word	svcRtxKernelGetSysTimerFreq
 2757              		.cfi_endproc
 2758              	.LFE215:
 2760              		.global	osRtxInfo
 2761              		.section	.rodata.str1.4,"aMS",%progbits,1
 2762              		.align	2
 2763              	.LC0:
 2764 0000 52545820 		.ascii	"RTX V5.4.0\000"
 2764      56352E34 
 2764      2E3000
 2765              		.section	.data.os,"aw",%progbits
 2766              		.align	2
 2767              		.set	.LANCHOR0,. + 0
 2770              	osRtxInfo:
 2771 0000 00000000 		.word	.LC0
 2772 0004 C08CFB02 		.word	50040000
 2773 0008 00       		.byte	0
 2774 0009 00000000 		.space	7
 2774      000000
 2775 0010 00000000 		.space	148
 2775      00000000 
 2775      00000000 
 2775      00000000 
 2775      00000000 
 2776              		.text
 2777              	.Letext0:
 2778              		.file 6 "/usr/include/newlib/machine/_default_types.h"
 2779              		.file 7 "/usr/include/newlib/sys/_stdint.h"
 2780              		.file 8 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/Include/cmsis_os2.h"
 2781              		.file 9 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Include/rtx_os.h"
 2782              		.file 10 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Include/rtx_evr.h"
 2783              		.file 11 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/Include/os_tick.h"
ARM GAS  /tmp/ccOyeoN6.s 			page 114


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rtx_kernel.c
     /tmp/ccOyeoN6.s:22     .text.svcRtxKernelInitialize:0000000000000000 $t
     /tmp/ccOyeoN6.s:26     .text.svcRtxKernelInitialize:0000000000000000 svcRtxKernelInitialize
     /tmp/ccOyeoN6.s:313    .text.svcRtxKernelInitialize:00000000000001b0 $d
     /tmp/ccOyeoN6.s:319    .text.svcRtxKernelGetInfo:0000000000000000 $t
     /tmp/ccOyeoN6.s:323    .text.svcRtxKernelGetInfo:0000000000000000 svcRtxKernelGetInfo
     /tmp/ccOyeoN6.s:379    .text.svcRtxKernelGetInfo:0000000000000030 $d
     /tmp/ccOyeoN6.s:386    .text.svcRtxKernelGetState:0000000000000000 $t
     /tmp/ccOyeoN6.s:390    .text.svcRtxKernelGetState:0000000000000000 svcRtxKernelGetState
     /tmp/ccOyeoN6.s:419    .text.svcRtxKernelGetState:0000000000000010 $d
     /tmp/ccOyeoN6.s:424    .text.KernelUnblock:0000000000000000 $t
     /tmp/ccOyeoN6.s:428    .text.KernelUnblock:0000000000000000 KernelUnblock
     /tmp/ccOyeoN6.s:478    .text.KernelUnblock:0000000000000024 $d
     /tmp/ccOyeoN6.s:484    .text.svcRtxKernelStart:0000000000000000 $t
     /tmp/ccOyeoN6.s:488    .text.svcRtxKernelStart:0000000000000000 svcRtxKernelStart
     /tmp/ccOyeoN6.s:651    .text.svcRtxKernelStart:00000000000000c8 $d
     /tmp/ccOyeoN6.s:659    .text.svcRtxKernelLock:0000000000000000 $t
     /tmp/ccOyeoN6.s:663    .text.svcRtxKernelLock:0000000000000000 svcRtxKernelLock
     /tmp/ccOyeoN6.s:719    .text.svcRtxKernelLock:0000000000000038 $d
     /tmp/ccOyeoN6.s:724    .text.svcRtxKernelUnlock:0000000000000000 $t
     /tmp/ccOyeoN6.s:728    .text.svcRtxKernelUnlock:0000000000000000 svcRtxKernelUnlock
     /tmp/ccOyeoN6.s:784    .text.svcRtxKernelUnlock:0000000000000038 $d
     /tmp/ccOyeoN6.s:789    .text.svcRtxKernelRestoreLock:0000000000000000 $t
     /tmp/ccOyeoN6.s:793    .text.svcRtxKernelRestoreLock:0000000000000000 svcRtxKernelRestoreLock
     /tmp/ccOyeoN6.s:871    .text.svcRtxKernelRestoreLock:0000000000000050 $d
     /tmp/ccOyeoN6.s:876    .text.KernelBlock:0000000000000000 $t
     /tmp/ccOyeoN6.s:880    .text.KernelBlock:0000000000000000 KernelBlock
     /tmp/ccOyeoN6.s:936    .text.KernelBlock:000000000000002c $d
     /tmp/ccOyeoN6.s:942    .text.svcRtxKernelSuspend:0000000000000000 $t
     /tmp/ccOyeoN6.s:946    .text.svcRtxKernelSuspend:0000000000000000 svcRtxKernelSuspend
     /tmp/ccOyeoN6.s:1023   .text.svcRtxKernelSuspend:000000000000004c $d
     /tmp/ccOyeoN6.s:1028   .text.svcRtxKernelResume:0000000000000000 $t
     /tmp/ccOyeoN6.s:1032   .text.svcRtxKernelResume:0000000000000000 svcRtxKernelResume
     /tmp/ccOyeoN6.s:1184   .text.svcRtxKernelResume:000000000000009c $d
     /tmp/ccOyeoN6.s:1189   .text.svcRtxKernelGetTickCount:0000000000000000 $t
     /tmp/ccOyeoN6.s:1193   .text.svcRtxKernelGetTickCount:0000000000000000 svcRtxKernelGetTickCount
     /tmp/ccOyeoN6.s:1215   .text.svcRtxKernelGetTickCount:0000000000000010 $d
     /tmp/ccOyeoN6.s:1220   .text.svcRtxKernelGetTickFreq:0000000000000000 $t
     /tmp/ccOyeoN6.s:1224   .text.svcRtxKernelGetTickFreq:0000000000000000 svcRtxKernelGetTickFreq
     /tmp/ccOyeoN6.s:1247   .text.svcRtxKernelGetTickFreq:0000000000000010 $d
     /tmp/ccOyeoN6.s:1252   .text.svcRtxKernelGetSysTimerCount:0000000000000000 $t
     /tmp/ccOyeoN6.s:1256   .text.svcRtxKernelGetSysTimerCount:0000000000000000 svcRtxKernelGetSysTimerCount
     /tmp/ccOyeoN6.s:1307   .text.svcRtxKernelGetSysTimerCount:000000000000002c $d
     /tmp/ccOyeoN6.s:1312   .text.svcRtxKernelGetSysTimerFreq:0000000000000000 $t
     /tmp/ccOyeoN6.s:1316   .text.svcRtxKernelGetSysTimerFreq:0000000000000000 svcRtxKernelGetSysTimerFreq
     /tmp/ccOyeoN6.s:1342   .text.osRtxKernelPreInit:0000000000000000 $t
     /tmp/ccOyeoN6.s:1347   .text.osRtxKernelPreInit:0000000000000000 osRtxKernelPreInit
     /tmp/ccOyeoN6.s:1359   .text.osKernelInitialize:0000000000000000 $t
     /tmp/ccOyeoN6.s:1364   .text.osKernelInitialize:0000000000000000 osKernelInitialize
     /tmp/ccOyeoN6.s:1464   .text.osKernelInitialize:000000000000003c $d
     /tmp/ccOyeoN6.s:1469   .text.osKernelGetInfo:0000000000000000 $t
     /tmp/ccOyeoN6.s:1474   .text.osKernelGetInfo:0000000000000000 osKernelGetInfo
     /tmp/ccOyeoN6.s:1598   .text.osKernelGetInfo:000000000000004c $d
     /tmp/ccOyeoN6.s:1603   .text.osKernelGetState:0000000000000000 $t
     /tmp/ccOyeoN6.s:1608   .text.osKernelGetState:0000000000000000 osKernelGetState
     /tmp/ccOyeoN6.s:1716   .text.osKernelGetState:0000000000000038 $d
ARM GAS  /tmp/ccOyeoN6.s 			page 115


     /tmp/ccOyeoN6.s:1721   .text.osKernelStart:0000000000000000 $t
     /tmp/ccOyeoN6.s:1726   .text.osKernelStart:0000000000000000 osKernelStart
     /tmp/ccOyeoN6.s:1822   .text.osKernelStart:0000000000000038 $d
     /tmp/ccOyeoN6.s:1827   .text.osKernelLock:0000000000000000 $t
     /tmp/ccOyeoN6.s:1832   .text.osKernelLock:0000000000000000 osKernelLock
     /tmp/ccOyeoN6.s:1928   .text.osKernelLock:0000000000000038 $d
     /tmp/ccOyeoN6.s:1933   .text.osKernelUnlock:0000000000000000 $t
     /tmp/ccOyeoN6.s:1938   .text.osKernelUnlock:0000000000000000 osKernelUnlock
     /tmp/ccOyeoN6.s:2034   .text.osKernelUnlock:0000000000000038 $d
     /tmp/ccOyeoN6.s:2039   .text.osKernelRestoreLock:0000000000000000 $t
     /tmp/ccOyeoN6.s:2044   .text.osKernelRestoreLock:0000000000000000 osKernelRestoreLock
     /tmp/ccOyeoN6.s:2144   .text.osKernelRestoreLock:000000000000003c $d
     /tmp/ccOyeoN6.s:2149   .text.osKernelSuspend:0000000000000000 $t
     /tmp/ccOyeoN6.s:2154   .text.osKernelSuspend:0000000000000000 osKernelSuspend
     /tmp/ccOyeoN6.s:2250   .text.osKernelSuspend:0000000000000038 $d
     /tmp/ccOyeoN6.s:2255   .text.osKernelResume:0000000000000000 $t
     /tmp/ccOyeoN6.s:2260   .text.osKernelResume:0000000000000000 osKernelResume
     /tmp/ccOyeoN6.s:2354   .text.osKernelResume:0000000000000038 $d
     /tmp/ccOyeoN6.s:2361   .text.osKernelGetTickCount:0000000000000000 $t
     /tmp/ccOyeoN6.s:2366   .text.osKernelGetTickCount:0000000000000000 osKernelGetTickCount
     /tmp/ccOyeoN6.s:2456   .text.osKernelGetTickCount:000000000000002c $d
     /tmp/ccOyeoN6.s:2461   .text.osKernelGetTickFreq:0000000000000000 $t
     /tmp/ccOyeoN6.s:2466   .text.osKernelGetTickFreq:0000000000000000 osKernelGetTickFreq
     /tmp/ccOyeoN6.s:2556   .text.osKernelGetTickFreq:000000000000002c $d
     /tmp/ccOyeoN6.s:2561   .text.osKernelGetSysTimerCount:0000000000000000 $t
     /tmp/ccOyeoN6.s:2566   .text.osKernelGetSysTimerCount:0000000000000000 osKernelGetSysTimerCount
     /tmp/ccOyeoN6.s:2656   .text.osKernelGetSysTimerCount:000000000000002c $d
     /tmp/ccOyeoN6.s:2661   .text.osKernelGetSysTimerFreq:0000000000000000 $t
     /tmp/ccOyeoN6.s:2666   .text.osKernelGetSysTimerFreq:0000000000000000 osKernelGetSysTimerFreq
     /tmp/ccOyeoN6.s:2756   .text.osKernelGetSysTimerFreq:000000000000002c $d
     /tmp/ccOyeoN6.s:2770   .data.os:0000000000000000 osRtxInfo
     /tmp/ccOyeoN6.s:2762   .rodata.str1.4:0000000000000000 $d
     /tmp/ccOyeoN6.s:2766   .data.os:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
EvrRtxKernelInitialized
EvrRtxKernelError
memset
osRtxMemoryInit
osRtxMemoryPoolInit
osRtxConfig
memcpy
EvrRtxKernelInfoRetrieved
EvrRtxKernelGetState
OS_Tick_Enable
osRtxThreadStartup
OS_Tick_Setup
OS_Tick_GetIRQn
osRtxThreadListGet
osRtxThreadSwitch
EvrRtxKernelStarted
SysTick_Handler
EvrRtxKernelLocked
EvrRtxKernelUnlocked
EvrRtxKernelLockRestored
OS_Tick_Disable
ARM GAS  /tmp/ccOyeoN6.s 			page 116


EvrRtxKernelSuspended
EvrRtxKernelResumed
osRtxThreadDelayTick
osRtxThreadDispatch
EvrRtxKernelGetTickCount
EvrRtxKernelGetTickFreq
OS_Tick_GetCount
OS_Tick_GetOverflow
OS_Tick_GetInterval
EvrRtxKernelGetSysTimerCount
OS_Tick_GetClock
EvrRtxKernelGetSysTimerFreq
EvrRtxKernelInitialize
EvrRtxKernelGetInfo
EvrRtxKernelStart
EvrRtxKernelLock
EvrRtxKernelUnlock
EvrRtxKernelRestoreLock
EvrRtxKernelSuspend
EvrRtxKernelResume
