============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 17:56:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.303861s wall, 1.078125s user + 0.093750s system = 1.171875s CPU (89.9%)

RUN-1004 : used memory is 267 MB, reserved memory is 243 MB, peak memory is 272 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94394791231488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94394791231488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83786222010368"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
KIT-1004 : Chipwatcher code = 1100100110001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=64) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=64)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=7,BUS_CTRL_NUM=42,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12486/23 useful/useless nets, 10794/21 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 12287/14 useful/useless nets, 11066/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12271/16 useful/useless nets, 11054/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 12430/2 useful/useless nets, 11213/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 50488, tnet num: 12430, tinst num: 11212, tnode num: 61658, tedge num: 82244.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12430 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (4.13), #lev = 5 (2.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 128 (4.13), #lev = 5 (2.46)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 408 instances into 128 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 234 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.660716s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (94.1%)

RUN-1004 : used memory is 290 MB, reserved memory is 275 MB, peak memory is 406 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.584900s wall, 2.312500s user + 0.078125s system = 2.390625s CPU (92.5%)

RUN-1004 : used memory is 290 MB, reserved memory is 275 MB, peak memory is 406 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (142 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10185 instances
RUN-0007 : 6238 luts, 3053 seqs, 499 mslices, 262 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11435 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6838 nets have 2 pins
RUN-1001 : 3259 nets have [3 - 5] pins
RUN-1001 : 806 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 206 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1371     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     683     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  59   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 78
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10183 instances, 6238 luts, 3053 seqs, 761 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48303, tnet num: 11433, tinst num: 10183, tnode num: 58415, tedge num: 79085.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.029095s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (77.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.67371e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10183.
PHY-3001 : Level 1 #clusters 1459.
PHY-3001 : End clustering;  0.080088s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (78.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 784456, overlap = 300.031
PHY-3002 : Step(2): len = 678857, overlap = 351.406
PHY-3002 : Step(3): len = 491690, overlap = 458.75
PHY-3002 : Step(4): len = 426674, overlap = 499.062
PHY-3002 : Step(5): len = 349744, overlap = 576.844
PHY-3002 : Step(6): len = 308087, overlap = 626.125
PHY-3002 : Step(7): len = 245158, overlap = 702.094
PHY-3002 : Step(8): len = 213434, overlap = 740.438
PHY-3002 : Step(9): len = 184580, overlap = 769.594
PHY-3002 : Step(10): len = 166635, overlap = 783.531
PHY-3002 : Step(11): len = 146884, overlap = 821.781
PHY-3002 : Step(12): len = 136641, overlap = 834.062
PHY-3002 : Step(13): len = 125843, overlap = 843.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.09572e-06
PHY-3002 : Step(14): len = 140427, overlap = 815.656
PHY-3002 : Step(15): len = 190431, overlap = 670.625
PHY-3002 : Step(16): len = 201977, overlap = 614.906
PHY-3002 : Step(17): len = 202072, overlap = 587.281
PHY-3002 : Step(18): len = 198108, overlap = 583.062
PHY-3002 : Step(19): len = 195660, overlap = 599.875
PHY-3002 : Step(20): len = 189954, overlap = 607.906
PHY-3002 : Step(21): len = 186481, overlap = 618.938
PHY-3002 : Step(22): len = 183772, overlap = 615.719
PHY-3002 : Step(23): len = 182035, overlap = 631.875
PHY-3002 : Step(24): len = 179267, overlap = 625.25
PHY-3002 : Step(25): len = 177296, overlap = 615.5
PHY-3002 : Step(26): len = 175808, overlap = 630.25
PHY-3002 : Step(27): len = 174950, overlap = 617.781
PHY-3002 : Step(28): len = 173535, overlap = 634.75
PHY-3002 : Step(29): len = 171393, overlap = 648.562
PHY-3002 : Step(30): len = 169104, overlap = 672.625
PHY-3002 : Step(31): len = 167127, overlap = 681
PHY-3002 : Step(32): len = 165525, overlap = 696.906
PHY-3002 : Step(33): len = 164671, overlap = 696.281
PHY-3002 : Step(34): len = 164188, overlap = 688.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.19144e-06
PHY-3002 : Step(35): len = 171388, overlap = 679.625
PHY-3002 : Step(36): len = 186009, overlap = 668.031
PHY-3002 : Step(37): len = 194026, overlap = 643.344
PHY-3002 : Step(38): len = 198531, overlap = 614.594
PHY-3002 : Step(39): len = 198451, overlap = 603.594
PHY-3002 : Step(40): len = 197193, overlap = 588.25
PHY-3002 : Step(41): len = 194919, overlap = 581.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.38289e-06
PHY-3002 : Step(42): len = 205721, overlap = 513.75
PHY-3002 : Step(43): len = 224071, overlap = 468.094
PHY-3002 : Step(44): len = 234024, overlap = 436.219
PHY-3002 : Step(45): len = 238901, overlap = 414.969
PHY-3002 : Step(46): len = 239387, overlap = 423.094
PHY-3002 : Step(47): len = 238954, overlap = 431.375
PHY-3002 : Step(48): len = 238795, overlap = 436.562
PHY-3002 : Step(49): len = 238270, overlap = 438.469
PHY-3002 : Step(50): len = 236581, overlap = 419.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.67658e-05
PHY-3002 : Step(51): len = 250830, overlap = 376.938
PHY-3002 : Step(52): len = 267847, overlap = 339.844
PHY-3002 : Step(53): len = 277948, overlap = 311.5
PHY-3002 : Step(54): len = 281937, overlap = 314.969
PHY-3002 : Step(55): len = 281108, overlap = 320.469
PHY-3002 : Step(56): len = 280888, overlap = 329.312
PHY-3002 : Step(57): len = 279854, overlap = 313.188
PHY-3002 : Step(58): len = 279132, overlap = 303.562
PHY-3002 : Step(59): len = 277243, overlap = 307.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.35315e-05
PHY-3002 : Step(60): len = 294190, overlap = 282.219
PHY-3002 : Step(61): len = 308871, overlap = 254.25
PHY-3002 : Step(62): len = 316640, overlap = 219.125
PHY-3002 : Step(63): len = 319804, overlap = 213.906
PHY-3002 : Step(64): len = 320253, overlap = 221.094
PHY-3002 : Step(65): len = 322293, overlap = 214.906
PHY-3002 : Step(66): len = 321642, overlap = 213.875
PHY-3002 : Step(67): len = 320338, overlap = 217.906
PHY-3002 : Step(68): len = 317537, overlap = 217.156
PHY-3002 : Step(69): len = 316223, overlap = 213.938
PHY-3002 : Step(70): len = 315594, overlap = 213.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.70631e-05
PHY-3002 : Step(71): len = 328961, overlap = 197.562
PHY-3002 : Step(72): len = 340383, overlap = 177
PHY-3002 : Step(73): len = 344999, overlap = 141.906
PHY-3002 : Step(74): len = 349139, overlap = 141.406
PHY-3002 : Step(75): len = 353869, overlap = 136.906
PHY-3002 : Step(76): len = 355881, overlap = 138.625
PHY-3002 : Step(77): len = 352756, overlap = 146.125
PHY-3002 : Step(78): len = 351285, overlap = 141.156
PHY-3002 : Step(79): len = 350956, overlap = 135.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000134126
PHY-3002 : Step(80): len = 364199, overlap = 131.719
PHY-3002 : Step(81): len = 373233, overlap = 120.531
PHY-3002 : Step(82): len = 373883, overlap = 112.344
PHY-3002 : Step(83): len = 375902, overlap = 106.906
PHY-3002 : Step(84): len = 379990, overlap = 111
PHY-3002 : Step(85): len = 382174, overlap = 111.375
PHY-3002 : Step(86): len = 382010, overlap = 101.125
PHY-3002 : Step(87): len = 382850, overlap = 95.0312
PHY-3002 : Step(88): len = 383069, overlap = 91.9375
PHY-3002 : Step(89): len = 383137, overlap = 89.8438
PHY-3002 : Step(90): len = 381215, overlap = 91.2812
PHY-3002 : Step(91): len = 381324, overlap = 93.3125
PHY-3002 : Step(92): len = 382129, overlap = 90.9062
PHY-3002 : Step(93): len = 382452, overlap = 93.8438
PHY-3002 : Step(94): len = 380568, overlap = 95.125
PHY-3002 : Step(95): len = 380610, overlap = 94.7812
PHY-3002 : Step(96): len = 381491, overlap = 95.0938
PHY-3002 : Step(97): len = 382132, overlap = 96.7188
PHY-3002 : Step(98): len = 379730, overlap = 106.125
PHY-3002 : Step(99): len = 379240, overlap = 106
PHY-3002 : Step(100): len = 379554, overlap = 110.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000268252
PHY-3002 : Step(101): len = 387782, overlap = 103.438
PHY-3002 : Step(102): len = 392725, overlap = 99.5625
PHY-3002 : Step(103): len = 393077, overlap = 99.125
PHY-3002 : Step(104): len = 393415, overlap = 96.9062
PHY-3002 : Step(105): len = 395623, overlap = 96.125
PHY-3002 : Step(106): len = 397952, overlap = 98.0938
PHY-3002 : Step(107): len = 397580, overlap = 95.9688
PHY-3002 : Step(108): len = 398172, overlap = 91.3438
PHY-3002 : Step(109): len = 400013, overlap = 92.1562
PHY-3002 : Step(110): len = 400665, overlap = 85.875
PHY-3002 : Step(111): len = 398578, overlap = 80.75
PHY-3002 : Step(112): len = 398081, overlap = 82.5312
PHY-3002 : Step(113): len = 399633, overlap = 83.125
PHY-3002 : Step(114): len = 400969, overlap = 83.4375
PHY-3002 : Step(115): len = 398084, overlap = 80.4375
PHY-3002 : Step(116): len = 397480, overlap = 74.9688
PHY-3002 : Step(117): len = 400151, overlap = 77.125
PHY-3002 : Step(118): len = 401117, overlap = 74.5938
PHY-3002 : Step(119): len = 399132, overlap = 70.1875
PHY-3002 : Step(120): len = 398685, overlap = 79.25
PHY-3002 : Step(121): len = 400176, overlap = 82.1875
PHY-3002 : Step(122): len = 402119, overlap = 79.1875
PHY-3002 : Step(123): len = 400176, overlap = 81.9375
PHY-3002 : Step(124): len = 400080, overlap = 84.0625
PHY-3002 : Step(125): len = 401522, overlap = 78.9375
PHY-3002 : Step(126): len = 401879, overlap = 78.25
PHY-3002 : Step(127): len = 400723, overlap = 77.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000501752
PHY-3002 : Step(128): len = 405953, overlap = 71.375
PHY-3002 : Step(129): len = 409262, overlap = 77.1875
PHY-3002 : Step(130): len = 409874, overlap = 71.25
PHY-3002 : Step(131): len = 410326, overlap = 71
PHY-3002 : Step(132): len = 411698, overlap = 78.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000932707
PHY-3002 : Step(133): len = 414321, overlap = 77.375
PHY-3002 : Step(134): len = 417012, overlap = 75.4688
PHY-3002 : Step(135): len = 419156, overlap = 72.4062
PHY-3002 : Step(136): len = 421683, overlap = 67.8125
PHY-3002 : Step(137): len = 423852, overlap = 69.5625
PHY-3002 : Step(138): len = 425797, overlap = 69.4375
PHY-3002 : Step(139): len = 426166, overlap = 65.75
PHY-3002 : Step(140): len = 426669, overlap = 72.3125
PHY-3002 : Step(141): len = 428134, overlap = 75.8438
PHY-3002 : Step(142): len = 429449, overlap = 76.25
PHY-3002 : Step(143): len = 430834, overlap = 73.0938
PHY-3002 : Step(144): len = 431573, overlap = 66.9375
PHY-3002 : Step(145): len = 432430, overlap = 65.75
PHY-3002 : Step(146): len = 433338, overlap = 62.5938
PHY-3002 : Step(147): len = 433125, overlap = 63.7812
PHY-3002 : Step(148): len = 432496, overlap = 54.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015289s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11435.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586360, over cnt = 1285(3%), over = 7300, worst = 33
PHY-1001 : End global iterations;  0.336787s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (27.8%)

PHY-1001 : Congestion index: top1 = 81.83, top5 = 60.40, top10 = 51.21, top15 = 45.20.
PHY-3001 : End congestion estimation;  0.449664s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.500648s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (84.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000147575
PHY-3002 : Step(149): len = 482078, overlap = 31.9375
PHY-3002 : Step(150): len = 484106, overlap = 31.2188
PHY-3002 : Step(151): len = 481581, overlap = 31.5938
PHY-3002 : Step(152): len = 481837, overlap = 30.4375
PHY-3002 : Step(153): len = 483869, overlap = 25.8438
PHY-3002 : Step(154): len = 486430, overlap = 24.7188
PHY-3002 : Step(155): len = 484438, overlap = 26.2812
PHY-3002 : Step(156): len = 483036, overlap = 31.75
PHY-3002 : Step(157): len = 481847, overlap = 36.4062
PHY-3002 : Step(158): len = 479424, overlap = 37
PHY-3002 : Step(159): len = 476842, overlap = 37.25
PHY-3002 : Step(160): len = 475214, overlap = 40.25
PHY-3002 : Step(161): len = 472981, overlap = 39.8438
PHY-3002 : Step(162): len = 470808, overlap = 42.5625
PHY-3002 : Step(163): len = 469151, overlap = 40.3438
PHY-3002 : Step(164): len = 467260, overlap = 41.125
PHY-3002 : Step(165): len = 465597, overlap = 41.25
PHY-3002 : Step(166): len = 463604, overlap = 40.875
PHY-3002 : Step(167): len = 462700, overlap = 40.9062
PHY-3002 : Step(168): len = 461032, overlap = 41.0938
PHY-3002 : Step(169): len = 459874, overlap = 40.0625
PHY-3002 : Step(170): len = 459730, overlap = 39.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000295151
PHY-3002 : Step(171): len = 460631, overlap = 39.75
PHY-3002 : Step(172): len = 464222, overlap = 39.5
PHY-3002 : Step(173): len = 466695, overlap = 38.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000590302
PHY-3002 : Step(174): len = 471681, overlap = 38.3438
PHY-3002 : Step(175): len = 481942, overlap = 36.4062
PHY-3002 : Step(176): len = 485922, overlap = 28.0938
PHY-3002 : Step(177): len = 485644, overlap = 25.2812
PHY-3002 : Step(178): len = 484930, overlap = 24.8438
PHY-3002 : Step(179): len = 484441, overlap = 21.9062
PHY-3002 : Step(180): len = 484705, overlap = 21.625
PHY-3002 : Step(181): len = 486244, overlap = 18.5938
PHY-3002 : Step(182): len = 487912, overlap = 16.875
PHY-3002 : Step(183): len = 488838, overlap = 18.5625
PHY-3002 : Step(184): len = 487997, overlap = 19.6562
PHY-3002 : Step(185): len = 486702, overlap = 18.3125
PHY-3002 : Step(186): len = 485605, overlap = 17.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00118002
PHY-3002 : Step(187): len = 488134, overlap = 16.9062
PHY-3002 : Step(188): len = 489801, overlap = 17.3438
PHY-3002 : Step(189): len = 495531, overlap = 19.2188
PHY-3002 : Step(190): len = 498281, overlap = 22.3125
PHY-3002 : Step(191): len = 499114, overlap = 22.3125
PHY-3002 : Step(192): len = 499655, overlap = 21.25
PHY-3002 : Step(193): len = 500450, overlap = 20.5625
PHY-3002 : Step(194): len = 500527, overlap = 19.9688
PHY-3002 : Step(195): len = 500645, overlap = 16.4062
PHY-3002 : Step(196): len = 500365, overlap = 13.25
PHY-3002 : Step(197): len = 500166, overlap = 14.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00236005
PHY-3002 : Step(198): len = 501392, overlap = 15.375
PHY-3002 : Step(199): len = 503632, overlap = 17.1875
PHY-3002 : Step(200): len = 506294, overlap = 18.7188
PHY-3002 : Step(201): len = 507972, overlap = 17.75
PHY-3002 : Step(202): len = 509761, overlap = 12.2188
PHY-3002 : Step(203): len = 511232, overlap = 9.5
PHY-3002 : Step(204): len = 511637, overlap = 9.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0043749
PHY-3002 : Step(205): len = 511986, overlap = 9.25
PHY-3002 : Step(206): len = 513628, overlap = 9.59375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/11435.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618976, over cnt = 1838(5%), over = 8366, worst = 45
PHY-1001 : End global iterations;  0.404888s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.6%)

PHY-1001 : Congestion index: top1 = 79.70, top5 = 60.30, top10 = 51.90, top15 = 46.65.
PHY-3001 : End congestion estimation;  0.538593s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (49.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401254s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181411
PHY-3002 : Step(207): len = 512503, overlap = 109.062
PHY-3002 : Step(208): len = 509225, overlap = 100.469
PHY-3002 : Step(209): len = 503818, overlap = 98.375
PHY-3002 : Step(210): len = 499591, overlap = 76.4688
PHY-3002 : Step(211): len = 495092, overlap = 74.6562
PHY-3002 : Step(212): len = 490365, overlap = 73.5312
PHY-3002 : Step(213): len = 486561, overlap = 71.4375
PHY-3002 : Step(214): len = 482304, overlap = 72.7812
PHY-3002 : Step(215): len = 477985, overlap = 67.9375
PHY-3002 : Step(216): len = 474398, overlap = 66.75
PHY-3002 : Step(217): len = 470647, overlap = 70.9375
PHY-3002 : Step(218): len = 467021, overlap = 73.0938
PHY-3002 : Step(219): len = 464182, overlap = 67
PHY-3002 : Step(220): len = 461345, overlap = 69.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000362823
PHY-3002 : Step(221): len = 463383, overlap = 66.8125
PHY-3002 : Step(222): len = 467244, overlap = 62.5312
PHY-3002 : Step(223): len = 467122, overlap = 60.5
PHY-3002 : Step(224): len = 467434, overlap = 60.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000725646
PHY-3002 : Step(225): len = 470019, overlap = 59.5938
PHY-3002 : Step(226): len = 476366, overlap = 48.5938
PHY-3002 : Step(227): len = 480825, overlap = 41.7812
PHY-3002 : Step(228): len = 480858, overlap = 41.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48303, tnet num: 11433, tinst num: 10183, tnode num: 58415, tedge num: 79085.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 274.47 peak overflow 3.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 321/11435.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595128, over cnt = 1910(5%), over = 6674, worst = 29
PHY-1001 : End global iterations;  0.439345s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.0%)

PHY-1001 : Congestion index: top1 = 64.87, top5 = 50.98, top10 = 44.78, top15 = 41.04.
PHY-1001 : End incremental global routing;  0.561083s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412739s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (64.4%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10075 has valid locations, 34 needs to be replaced
PHY-3001 : design contains 10212 instances, 6242 luts, 3078 seqs, 761 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483466
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9596/11464.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597624, over cnt = 1915(5%), over = 6695, worst = 30
PHY-1001 : End global iterations;  0.070795s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.2%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 51.14, top10 = 44.85, top15 = 41.15.
PHY-3001 : End congestion estimation;  0.218523s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (71.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48419, tnet num: 11462, tinst num: 10212, tnode num: 58606, tedge num: 79259.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.198186s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (48.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(229): len = 483277, overlap = 0
PHY-3002 : Step(230): len = 483276, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9605/11464.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597064, over cnt = 1917(5%), over = 6686, worst = 31
PHY-1001 : End global iterations;  0.063860s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.9%)

PHY-1001 : Congestion index: top1 = 65.32, top5 = 51.14, top10 = 44.84, top15 = 41.13.
PHY-3001 : End congestion estimation;  0.210594s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (89.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411219s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (91.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00186964
PHY-3002 : Step(231): len = 483266, overlap = 41.6875
PHY-3002 : Step(232): len = 483372, overlap = 41.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00373929
PHY-3002 : Step(233): len = 483422, overlap = 41.7812
PHY-3002 : Step(234): len = 483450, overlap = 41.6875
PHY-3001 : Final: Len = 483450, Over = 41.6875
PHY-3001 : End incremental placement;  2.333191s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (61.6%)

OPT-1001 : Total overflow 275.06 peak overflow 3.72
OPT-1001 : End high-fanout net optimization;  3.535545s wall, 2.000000s user + 0.093750s system = 2.093750s CPU (59.2%)

OPT-1001 : Current memory(MB): used = 507, reserve = 486, peak = 517.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9605/11464.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597608, over cnt = 1907(5%), over = 6618, worst = 29
PHY-1002 : len = 628048, over cnt = 1185(3%), over = 3245, worst = 22
PHY-1002 : len = 643992, over cnt = 419(1%), over = 1265, worst = 22
PHY-1002 : len = 654832, over cnt = 143(0%), over = 378, worst = 22
PHY-1002 : len = 656352, over cnt = 16(0%), over = 65, worst = 18
PHY-1001 : End global iterations;  0.705331s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (70.9%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.62, top10 = 40.83, top15 = 38.30.
OPT-1001 : End congestion update;  0.850897s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (73.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11462 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331770s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.6%)

OPT-0007 : Start: WNS -3361 TNS -92043 NUM_FEPS 47
OPT-0007 : Iter 1: improved WNS -3361 TNS -91943 NUM_FEPS 47 with 18 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -3361 TNS -91943 NUM_FEPS 47 with 11 cells processed and 250 slack improved
OPT-0007 : Iter 3: improved WNS -3361 TNS -91943 NUM_FEPS 47 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.202761s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (71.5%)

OPT-1001 : Current memory(MB): used = 505, reserve = 484, peak = 517.
OPT-1001 : End physical optimization;  5.788191s wall, 3.343750s user + 0.125000s system = 3.468750s CPU (59.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6242 LUT to BLE ...
SYN-4008 : Packed 6242 LUT and 1158 SEQ to BLE.
SYN-4003 : Packing 1920 remaining SEQ's ...
SYN-4005 : Packed 1474 SEQ with LUT/SLICE
SYN-4006 : 3749 single LUT's are left
SYN-4006 : 446 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6688/8160 primitive instances ...
PHY-3001 : End packing;  0.454828s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4576 instances
RUN-1001 : 2221 mslices, 2222 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10473 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5599 nets have 2 pins
RUN-1001 : 3377 nets have [3 - 5] pins
RUN-1001 : 927 nets have [6 - 10] pins
RUN-1001 : 323 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4574 instances, 4443 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 494824, Over = 92
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5401/10473.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642256, over cnt = 1064(3%), over = 1678, worst = 9
PHY-1002 : len = 647544, over cnt = 598(1%), over = 788, worst = 6
PHY-1002 : len = 653008, over cnt = 194(0%), over = 253, worst = 6
PHY-1002 : len = 655808, over cnt = 26(0%), over = 27, worst = 2
PHY-1002 : len = 656488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.723111s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 52.93, top5 = 45.04, top10 = 40.95, top15 = 38.26.
PHY-3001 : End congestion estimation;  0.914869s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (70.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45596, tnet num: 10471, tinst num: 4574, tnode num: 53545, tedge num: 77092.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.330814s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (54.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.34411e-05
PHY-3002 : Step(235): len = 486074, overlap = 98
PHY-3002 : Step(236): len = 479683, overlap = 114.5
PHY-3002 : Step(237): len = 476164, overlap = 123.75
PHY-3002 : Step(238): len = 473657, overlap = 126.25
PHY-3002 : Step(239): len = 472242, overlap = 130.5
PHY-3002 : Step(240): len = 471194, overlap = 132
PHY-3002 : Step(241): len = 470268, overlap = 130.75
PHY-3002 : Step(242): len = 469885, overlap = 128.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146882
PHY-3002 : Step(243): len = 476685, overlap = 110.5
PHY-3002 : Step(244): len = 482273, overlap = 98.5
PHY-3002 : Step(245): len = 482870, overlap = 101.25
PHY-3002 : Step(246): len = 483798, overlap = 97.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000292714
PHY-3002 : Step(247): len = 490951, overlap = 86.75
PHY-3002 : Step(248): len = 497117, overlap = 80.25
PHY-3002 : Step(249): len = 501723, overlap = 76.5
PHY-3002 : Step(250): len = 503277, overlap = 75
PHY-3002 : Step(251): len = 503921, overlap = 71.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.922009s wall, 0.140625s user + 0.515625s system = 0.656250s CPU (71.2%)

PHY-3001 : Trial Legalized: Len = 541960
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 655/10473.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 668424, over cnt = 1465(4%), over = 2405, worst = 8
PHY-1002 : len = 678296, over cnt = 807(2%), over = 1130, worst = 8
PHY-1002 : len = 688672, over cnt = 139(0%), over = 189, worst = 8
PHY-1002 : len = 689280, over cnt = 103(0%), over = 137, worst = 4
PHY-1002 : len = 691048, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.023993s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (65.6%)

PHY-1001 : Congestion index: top1 = 52.37, top5 = 45.40, top10 = 41.72, top15 = 39.16.
PHY-3001 : End congestion estimation;  1.253870s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (67.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.428343s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172894
PHY-3002 : Step(252): len = 525332, overlap = 14.75
PHY-3002 : Step(253): len = 516790, overlap = 26.25
PHY-3002 : Step(254): len = 510411, overlap = 36.75
PHY-3002 : Step(255): len = 505767, overlap = 46
PHY-3002 : Step(256): len = 503516, overlap = 49.75
PHY-3002 : Step(257): len = 501915, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000345787
PHY-3002 : Step(258): len = 508297, overlap = 48.75
PHY-3002 : Step(259): len = 511515, overlap = 44.75
PHY-3002 : Step(260): len = 513749, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000691574
PHY-3002 : Step(261): len = 518941, overlap = 40.5
PHY-3002 : Step(262): len = 526803, overlap = 34.5
PHY-3002 : Step(263): len = 528358, overlap = 34
PHY-3002 : Step(264): len = 528556, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010729s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 541235, Over = 0
PHY-3001 : Spreading special nets. 27 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 33 instances has been re-located, deltaX = 6, deltaY = 24, maxDist = 1.
PHY-3001 : Final: Len = 541683, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45596, tnet num: 10471, tinst num: 4574, tnode num: 53545, tedge num: 77092.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.017984s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (67.5%)

RUN-1004 : used memory is 480 MB, reserved memory is 466 MB, peak memory is 533 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2829/10473.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 678240, over cnt = 1346(3%), over = 2056, worst = 6
PHY-1002 : len = 684936, over cnt = 677(1%), over = 947, worst = 6
PHY-1002 : len = 693248, over cnt = 167(0%), over = 216, worst = 4
PHY-1002 : len = 694584, over cnt = 74(0%), over = 91, worst = 3
PHY-1002 : len = 695624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.039981s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (69.1%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 43.62, top10 = 40.15, top15 = 37.85.
PHY-1001 : End incremental global routing;  1.244642s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (72.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10471 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.418664s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (70.9%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4468 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4584 instances, 4453 slices, 144 macros(761 instances: 499 mslices 262 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 543801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9612/10486.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698352, over cnt = 28(0%), over = 33, worst = 3
PHY-1002 : len = 698432, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 698496, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 698512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.375557s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.7%)

PHY-1001 : Congestion index: top1 = 50.41, top5 = 43.70, top10 = 40.24, top15 = 38.00.
PHY-3001 : End congestion estimation;  0.584075s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (72.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45712, tnet num: 10484, tinst num: 4584, tnode num: 53691, tedge num: 77269.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.407803s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (71.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(265): len = 542898, overlap = 0
PHY-3002 : Step(266): len = 542957, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9603/10486.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696752, over cnt = 26(0%), over = 33, worst = 3
PHY-1002 : len = 696792, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 696864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.261427s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (65.7%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 43.69, top10 = 40.21, top15 = 37.95.
PHY-3001 : End congestion estimation;  0.461487s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (84.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434227s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132896
PHY-3002 : Step(267): len = 542887, overlap = 0.25
PHY-3002 : Step(268): len = 542882, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 542949, Over = 0
PHY-3001 : End spreading;  0.024769s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

PHY-3001 : Final: Len = 542949, Over = 0
PHY-3001 : End incremental placement;  3.160746s wall, 2.234375s user + 0.046875s system = 2.281250s CPU (72.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.087830s wall, 3.671875s user + 0.078125s system = 3.750000s CPU (73.7%)

OPT-1001 : Current memory(MB): used = 543, reserve = 525, peak = 545.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9607/10486.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697152, over cnt = 27(0%), over = 31, worst = 3
PHY-1002 : len = 697224, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 697288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.285265s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (76.7%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 43.63, top10 = 40.22, top15 = 37.98.
OPT-1001 : End congestion update;  0.495009s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (72.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355429s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (79.1%)

OPT-0007 : Start: WNS -3561 TNS -62346 NUM_FEPS 35
OPT-0007 : Iter 1: improved WNS -3561 TNS -62346 NUM_FEPS 35 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.868611s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (75.6%)

OPT-1001 : Current memory(MB): used = 543, reserve = 525, peak = 545.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346804s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (72.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9622/10486.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.080189s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.9%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 43.63, top10 = 40.22, top15 = 37.98.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348346s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (71.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3561 TNS -62346 NUM_FEPS 35
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.758621
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3561ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10486 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10486 nets
OPT-1001 : End physical optimization;  8.136136s wall, 5.843750s user + 0.093750s system = 5.937500s CPU (73.0%)

RUN-1003 : finish command "place" in  29.178016s wall, 15.531250s user + 1.484375s system = 17.015625s CPU (58.3%)

RUN-1004 : used memory is 483 MB, reserved memory is 463 MB, peak memory is 545 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.110745s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (129.4%)

RUN-1004 : used memory is 484 MB, reserved memory is 465 MB, peak memory is 545 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4586 instances
RUN-1001 : 2221 mslices, 2232 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10486 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5598 nets have 2 pins
RUN-1001 : 3380 nets have [3 - 5] pins
RUN-1001 : 931 nets have [6 - 10] pins
RUN-1001 : 324 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45712, tnet num: 10484, tinst num: 4584, tnode num: 53691, tedge num: 77269.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2221 mslices, 2232 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662792, over cnt = 1418(4%), over = 2316, worst = 7
PHY-1002 : len = 673360, over cnt = 716(2%), over = 1016, worst = 7
PHY-1002 : len = 678616, over cnt = 398(1%), over = 560, worst = 7
PHY-1002 : len = 684360, over cnt = 45(0%), over = 64, worst = 6
PHY-1002 : len = 685312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.855209s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (76.7%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 43.42, top10 = 39.88, top15 = 37.54.
PHY-1001 : End global routing;  1.049857s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (74.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 549, reserve = 534, peak = 549.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 800, reserve = 787, peak = 800.
PHY-1001 : End build detailed router design. 2.783808s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (76.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 128264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.402925s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (75.7%)

PHY-1001 : Current memory(MB): used = 835, reserve = 823, peak = 835.
PHY-1001 : End phase 1; 1.409124s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (75.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.84118e+06, over cnt = 794(0%), over = 802, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 838, reserve = 825, peak = 838.
PHY-1001 : End initial routed; 24.440912s wall, 10.375000s user + 0.171875s system = 10.546875s CPU (43.2%)

PHY-1001 : Update timing.....
PHY-1001 : 203/9814(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.019   |  -131.593  |  78   
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.594959s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (45.1%)

PHY-1001 : Current memory(MB): used = 848, reserve = 835, peak = 848.
PHY-1001 : End phase 2; 26.035951s wall, 11.093750s user + 0.171875s system = 11.265625s CPU (43.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.846ns STNS -123.955ns FEP 78.
PHY-1001 : End OPT Iter 1; 0.195670s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.9%)

PHY-1022 : len = 1.84141e+06, over cnt = 809(0%), over = 817, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.321899s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (43.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.80863e+06, over cnt = 203(0%), over = 203, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.724180s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (62.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.80656e+06, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.387139s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.80625e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.148441s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8063e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.109874s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.2%)

PHY-1001 : Update timing.....
PHY-1001 : 194/9814(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.846   |  -131.396  |  78   
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.602078s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (52.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 251 feed throughs used by 134 nets
PHY-1001 : End commit to database; 1.167872s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (28.1%)

PHY-1001 : Current memory(MB): used = 912, reserve = 901, peak = 912.
PHY-1001 : End phase 3; 5.655009s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (48.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.861ns STNS -124.076ns FEP 78.
PHY-1001 : End OPT Iter 1; 0.172368s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (63.5%)

PHY-1022 : len = 1.80638e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.298669s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.861ns, -124.076ns, 78}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8063e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.097031s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (80.5%)

PHY-1001 : Update timing.....
PHY-1001 : 194/9814(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.861   |  -131.569  |  78   
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.643970s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (61.8%)

PHY-1001 : Current memory(MB): used = 919, reserve = 908, peak = 919.
PHY-1001 : End phase 4; 2.066139s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (59.0%)

PHY-1003 : Routed, final wirelength = 1.8063e+06
PHY-1001 : Current memory(MB): used = 919, reserve = 908, peak = 919.
PHY-1001 : End export database. 0.029632s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.5%)

PHY-1001 : End detail routing;  38.218961s wall, 18.250000s user + 0.265625s system = 18.515625s CPU (48.4%)

RUN-1003 : finish command "route" in  40.661028s wall, 19.937500s user + 0.281250s system = 20.218750s CPU (49.7%)

RUN-1004 : used memory is 865 MB, reserved memory is 854 MB, peak memory is 919 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8174   out of  19600   41.70%
#reg                     3208   out of  19600   16.37%
#le                      8609
  #lut only              5401   out of   8609   62.74%
  #reg only               435   out of   8609    5.05%
  #lut&reg               2773   out of   8609   32.21%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1602
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    262
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    202
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               88
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 72
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    51


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8609   |7413    |761     |3224    |25      |3       |
|  ISP                               |AHBISP                                        |1336   |763     |339     |774     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |574    |284     |145     |325     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |73     |33      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |4       |0       |5       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |63     |32      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |67     |26      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |2      |1       |0       |2       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |62     |28      |18      |36      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                        |bypass                                        |139    |99      |40      |45      |0       |0       |
|    u_demosaic                      |demosaic                                      |440    |213     |142     |282     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |100    |46      |31      |71      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |83     |33      |27      |54      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |76     |39      |27      |49      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |84     |37      |33      |64      |0       |0       |
|    u_gamma                         |gamma                                         |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |4      |4       |0       |4       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |21     |10      |0       |21      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |33     |33      |0       |13      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |5      |5       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |3      |3       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |11     |11      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |139    |78      |18      |113     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |13     |6       |0       |13      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |24      |0       |36      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |25      |0       |34      |0       |0       |
|  sd_reader                         |sd_reader                                     |622    |500     |98      |263     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |304    |260     |34      |135     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |785    |587     |115     |400     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |408    |259     |69      |271     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |150    |83      |18      |115     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |8       |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |42     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |23      |0       |33      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |173    |115     |27      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |32     |22      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |25      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |33      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |377    |328     |46      |129     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |60     |48      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |57     |57      |0       |11      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |49     |42      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |127    |109     |18      |40      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |84     |72      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5064   |4996    |51      |1360    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |155    |88      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |396    |306     |69      |215     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |396    |306     |69      |215     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |145    |136     |0       |131     |0       |0       |
|        reg_inst                    |register                                      |143    |134     |0       |130     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |251    |170     |69      |84      |0       |0       |
|        bus_inst                    |bus_top                                       |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |4      |4       |0       |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |130    |93      |37      |50      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5553  
    #2          2       2060  
    #3          3       710   
    #4          4       610   
    #5        5-10      996   
    #6        11-50     479   
    #7       51-100      15   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.384084s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (101.6%)

RUN-1004 : used memory is 866 MB, reserved memory is 855 MB, peak memory is 921 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45712, tnet num: 10484, tinst num: 4584, tnode num: 53691, tedge num: 77269.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: bfd6631dc55fe05ef388e2d8469b4d6b082d457722894efc336616c787f98a09 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4584
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10486, pip num: 118681
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 251
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3183 valid insts, and 323280 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100111111100100110001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.648239s wall, 82.390625s user + 0.687500s system = 83.078125s CPU (499.0%)

RUN-1004 : used memory is 921 MB, reserved memory is 914 MB, peak memory is 1089 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_175626.log"
