{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702864026027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702864026027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 09:47:05 2023 " "Processing started: Mon Dec 18 09:47:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702864026027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702864026027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702864026027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702864026236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC_7SEG " "Found entity 1: DEC_7SEG" {  } { { "DEC_7SEG.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DEC_7SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864026264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864026265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864026267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702864026304 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_TOP.v(164) " "Output port \"FL_ADDR\" at DE0_TOP.v(164) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_TOP.v(192) " "Output port \"VGA_R\" at DE0_TOP.v(192) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_TOP.v(193) " "Output port \"VGA_G\" at DE0_TOP.v(193) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_TOP.v(194) " "Output port \"VGA_B\" at DE0_TOP.v(194) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_TOP.v(197) " "Output port \"GPIO0_CLKOUT\" at DE0_TOP.v(197) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_TOP.v(200) " "Output port \"GPIO1_CLKOUT\" at DE0_TOP.v(200) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP DE0_TOP.v(136) " "Output port \"HEX1_DP\" at DE0_TOP.v(136) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP DE0_TOP.v(138) " "Output port \"HEX2_DP\" at DE0_TOP.v(138) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP DE0_TOP.v(140) " "Output port \"HEX3_DP\" at DE0_TOP.v(140) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_TOP.v(144) " "Output port \"UART_TXD\" at DE0_TOP.v(144) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_TOP.v(146) " "Output port \"UART_CTS\" at DE0_TOP.v(146) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_TOP.v(165) " "Output port \"FL_WE_N\" at DE0_TOP.v(165) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_TOP.v(166) " "Output port \"FL_RST_N\" at DE0_TOP.v(166) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_TOP.v(167) " "Output port \"FL_OE_N\" at DE0_TOP.v(167) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_TOP.v(168) " "Output port \"FL_CE_N\" at DE0_TOP.v(168) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_TOP.v(169) " "Output port \"FL_WP_N\" at DE0_TOP.v(169) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026306 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_TOP.v(170) " "Output port \"FL_BYTE_N\" at DE0_TOP.v(170) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_TOP.v(174) " "Output port \"LCD_BLON\" at DE0_TOP.v(174) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_TOP.v(175) " "Output port \"LCD_RW\" at DE0_TOP.v(175) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_TOP.v(176) " "Output port \"LCD_EN\" at DE0_TOP.v(176) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_TOP.v(177) " "Output port \"LCD_RS\" at DE0_TOP.v(177) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_TOP.v(182) " "Output port \"SD_CLK\" at DE0_TOP.v(182) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_TOP.v(190) " "Output port \"VGA_HS\" at DE0_TOP.v(190) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_TOP.v(191) " "Output port \"VGA_VS\" at DE0_TOP.v(191) has no driver" {  } { { "DE0_TOP.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702864026307 "|DE0_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "DE0_TOP.v" "button_debouncer_inst0" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702864026315 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702864026315 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702864026315 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702864026316 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/qsys.v 1 1 " "Using design file qsys/qsys/synthesis/qsys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "qsys.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864026338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:u0 " "Elaborating entity \"qsys\" for hierarchy \"qsys:u0\"" {  } { { "DE0_TOP.v" "u0" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_pll.v 4 4 " "Using design file qsys/qsys/synthesis/submodules/qsys_pll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_pll_dffpipe_l2c " "Found entity 1: qsys_pll_dffpipe_l2c" {  } { { "qsys_pll.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026608 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_pll_stdsync_sv6 " "Found entity 2: qsys_pll_stdsync_sv6" {  } { { "qsys_pll.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026608 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_pll_altpll_fbh2 " "Found entity 3: qsys_pll_altpll_fbh2" {  } { { "qsys_pll.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026608 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_pll " "Found entity 4: qsys_pll" {  } { { "qsys_pll.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026608 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864026608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pll qsys:u0\|qsys_pll:pll " "Elaborating entity \"qsys_pll\" for hierarchy \"qsys:u0\|qsys_pll:pll\"" {  } { { "qsys.v" "pll" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pll_stdsync_sv6 qsys:u0\|qsys_pll:pll\|qsys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"qsys_pll_stdsync_sv6\" for hierarchy \"qsys:u0\|qsys_pll:pll\|qsys_pll_stdsync_sv6:stdsync2\"" {  } { { "qsys_pll.v" "stdsync2" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pll_dffpipe_l2c qsys:u0\|qsys_pll:pll\|qsys_pll_stdsync_sv6:stdsync2\|qsys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"qsys_pll_dffpipe_l2c\" for hierarchy \"qsys:u0\|qsys_pll:pll\|qsys_pll_stdsync_sv6:stdsync2\|qsys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "qsys_pll.v" "dffpipe3" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_pll_altpll_fbh2 qsys:u0\|qsys_pll:pll\|qsys_pll_altpll_fbh2:sd1 " "Elaborating entity \"qsys_pll_altpll_fbh2\" for hierarchy \"qsys:u0\|qsys_pll:pll\|qsys_pll_altpll_fbh2:sd1\"" {  } { { "qsys_pll.v" "sd1" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026623 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_sdram.v 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sdram_input_efifo_module " "Found entity 1: qsys_sdram_input_efifo_module" {  } { { "qsys_sdram.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026634 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_sdram " "Found entity 2: qsys_sdram" {  } { { "qsys_sdram.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864026634 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(316) " "Verilog HDL or VHDL warning at qsys_sdram.v(316): conditional expression evaluates to a constant" {  } { { "qsys_sdram.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026635 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(326) " "Verilog HDL or VHDL warning at qsys_sdram.v(326): conditional expression evaluates to a constant" {  } { { "qsys_sdram.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026635 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(336) " "Verilog HDL or VHDL warning at qsys_sdram.v(336): conditional expression evaluates to a constant" {  } { { "qsys_sdram.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026635 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(680) " "Verilog HDL or VHDL warning at qsys_sdram.v(680): conditional expression evaluates to a constant" {  } { { "qsys_sdram.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram qsys:u0\|qsys_sdram:sdram " "Elaborating entity \"qsys_sdram\" for hierarchy \"qsys:u0\|qsys_sdram:sdram\"" {  } { { "qsys.v" "sdram" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sdram_input_efifo_module qsys:u0\|qsys_sdram:sdram\|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module " "Elaborating entity \"qsys_sdram_input_efifo_module\" for hierarchy \"qsys:u0\|qsys_sdram:sdram\|qsys_sdram_input_efifo_module:the_qsys_sdram_input_efifo_module\"" {  } { { "qsys_sdram.v" "the_qsys_sdram_input_efifo_module" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_nios2cpu.v 21 21 " "Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2cpu_register_bank_a_module " "Found entity 1: qsys_nios2cpu_register_bank_a_module" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_nios2cpu_register_bank_b_module " "Found entity 2: qsys_nios2cpu_register_bank_b_module" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_nios2cpu_nios2_oci_debug " "Found entity 3: qsys_nios2cpu_nios2_oci_debug" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_nios2cpu_ociram_sp_ram_module " "Found entity 4: qsys_nios2cpu_ociram_sp_ram_module" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_nios2cpu_nios2_ocimem " "Found entity 5: qsys_nios2cpu_nios2_ocimem" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_nios2cpu_nios2_avalon_reg " "Found entity 6: qsys_nios2cpu_nios2_avalon_reg" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_nios2cpu_nios2_oci_break " "Found entity 7: qsys_nios2cpu_nios2_oci_break" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_nios2cpu_nios2_oci_xbrk " "Found entity 8: qsys_nios2cpu_nios2_oci_xbrk" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_nios2cpu_nios2_oci_dbrk " "Found entity 9: qsys_nios2cpu_nios2_oci_dbrk" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_nios2cpu_nios2_oci_itrace " "Found entity 10: qsys_nios2cpu_nios2_oci_itrace" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_nios2cpu_nios2_oci_td_mode " "Found entity 11: qsys_nios2cpu_nios2_oci_td_mode" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_nios2cpu_nios2_oci_dtrace " "Found entity 12: qsys_nios2cpu_nios2_oci_dtrace" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_nios2cpu_nios2_oci_compute_tm_count " "Found entity 13: qsys_nios2cpu_nios2_oci_compute_tm_count" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_nios2cpu_nios2_oci_fifowp_inc " "Found entity 14: qsys_nios2cpu_nios2_oci_fifowp_inc" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_nios2cpu_nios2_oci_fifocount_inc " "Found entity 15: qsys_nios2cpu_nios2_oci_fifocount_inc" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_nios2cpu_nios2_oci_fifo " "Found entity 16: qsys_nios2cpu_nios2_oci_fifo" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_nios2cpu_nios2_oci_pib " "Found entity 17: qsys_nios2cpu_nios2_oci_pib" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_nios2cpu_nios2_oci_im " "Found entity 18: qsys_nios2cpu_nios2_oci_im" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_nios2cpu_nios2_performance_monitors " "Found entity 19: qsys_nios2cpu_nios2_performance_monitors" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_nios2cpu_nios2_oci " "Found entity 20: qsys_nios2cpu_nios2_oci" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_nios2cpu " "Found entity 21: qsys_nios2cpu" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864026700 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2cpu.v(1567) " "Verilog HDL or VHDL warning at qsys_nios2cpu.v(1567): conditional expression evaluates to a constant" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2cpu.v(1569) " "Verilog HDL or VHDL warning at qsys_nios2cpu.v(1569): conditional expression evaluates to a constant" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2cpu.v(1725) " "Verilog HDL or VHDL warning at qsys_nios2cpu.v(1725): conditional expression evaluates to a constant" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026704 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_nios2cpu.v(2553) " "Verilog HDL or VHDL warning at qsys_nios2cpu.v(2553): conditional expression evaluates to a constant" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1702864026706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu qsys:u0\|qsys_nios2cpu:nios2cpu " "Elaborating entity \"qsys_nios2cpu\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\"" {  } { { "qsys.v" "nios2cpu" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026711 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_nios2cpu_test_bench.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2cpu_test_bench " "Found entity 1: qsys_nios2cpu_test_bench" {  } { { "qsys_nios2cpu_test_bench.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864026790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_test_bench qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench " "Elaborating entity \"qsys_nios2cpu_test_bench\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_test_bench:the_qsys_nios2cpu_test_bench\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_test_bench" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_register_bank_a_module qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a " "Elaborating entity \"qsys_nios2cpu_register_bank_a_module\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_register_bank_a" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2cpu.v" "the_altsyncram" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_nios2cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"qsys_nios2cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026841 ""}  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864026841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jag1 " "Found entity 1: altsyncram_jag1" {  } { { "db/altsyncram_jag1.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_jag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864026886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jag1 qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated " "Elaborating entity \"altsyncram_jag1\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_a_module:qsys_nios2cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_jag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_register_bank_b_module qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b " "Elaborating entity \"qsys_nios2cpu_register_bank_b_module\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_register_bank_b" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2cpu.v" "the_altsyncram" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_nios2cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"qsys_nios2cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026941 ""}  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864026941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kag1 " "Found entity 1: altsyncram_kag1" {  } { { "db/altsyncram_kag1.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_kag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864026985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864026985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kag1 qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kag1:auto_generated " "Elaborating entity \"altsyncram_kag1\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_register_bank_b_module:qsys_nios2cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864026986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci " "Elaborating entity \"qsys_nios2cpu_nios2_oci\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_debug qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug " "Elaborating entity \"qsys_nios2cpu_nios2_oci_debug\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_debug" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_nios2cpu.v" "the_altera_std_synchronizer" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864027063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_debug:the_qsys_nios2cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027063 ""}  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864027063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_ocimem qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem " "Elaborating entity \"qsys_nios2cpu_nios2_ocimem\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_ocimem" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_ociram_sp_ram_module qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram " "Elaborating entity \"qsys_nios2cpu_ociram_sp_ram_module\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_ociram_sp_ram" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2cpu.v" "the_altsyncram" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_nios2cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"qsys_nios2cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027095 ""}  } { { "qsys_nios2cpu.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864027095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nn71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nn71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nn71 " "Found entity 1: altsyncram_nn71" {  } { { "db/altsyncram_nn71.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_nn71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nn71 qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nn71:auto_generated " "Elaborating entity \"altsyncram_nn71\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_ocimem:the_qsys_nios2cpu_nios2_ocimem\|qsys_nios2cpu_ociram_sp_ram_module:qsys_nios2cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_nn71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_avalon_reg qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg " "Elaborating entity \"qsys_nios2cpu_nios2_avalon_reg\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_avalon_reg:the_qsys_nios2cpu_nios2_avalon_reg\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_avalon_reg" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_break qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_break:the_qsys_nios2cpu_nios2_oci_break " "Elaborating entity \"qsys_nios2cpu_nios2_oci_break\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_break:the_qsys_nios2cpu_nios2_oci_break\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_break" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_xbrk qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_xbrk:the_qsys_nios2cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_nios2cpu_nios2_oci_xbrk\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_xbrk:the_qsys_nios2cpu_nios2_oci_xbrk\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_xbrk" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_dbrk qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_nios2cpu_nios2_oci_dbrk\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_dbrk:the_qsys_nios2cpu_nios2_oci_dbrk\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_dbrk" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_itrace qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_itrace:the_qsys_nios2cpu_nios2_oci_itrace " "Elaborating entity \"qsys_nios2cpu_nios2_oci_itrace\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_itrace:the_qsys_nios2cpu_nios2_oci_itrace\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_itrace" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_dtrace qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_nios2cpu_nios2_oci_dtrace\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_dtrace" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_td_mode qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace\|qsys_nios2cpu_nios2_oci_td_mode:qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_nios2cpu_nios2_oci_td_mode\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_dtrace:the_qsys_nios2cpu_nios2_oci_dtrace\|qsys_nios2cpu_nios2_oci_td_mode:qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_fifo qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo " "Elaborating entity \"qsys_nios2cpu_nios2_oci_fifo\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_compute_tm_count qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_nios2_oci_compute_tm_count:qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"qsys_nios2cpu_nios2_oci_compute_tm_count\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_nios2_oci_compute_tm_count:qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_fifowp_inc qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_nios2_oci_fifowp_inc:qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"qsys_nios2cpu_nios2_oci_fifowp_inc\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_nios2_oci_fifowp_inc:qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_fifocount_inc qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_nios2_oci_fifocount_inc:qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"qsys_nios2cpu_nios2_oci_fifocount_inc\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_nios2_oci_fifocount_inc:qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "qsys_nios2cpu.v" "qsys_nios2cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_nios2cpu_oci_test_bench.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2cpu_oci_test_bench " "Found entity 1: qsys_nios2cpu_oci_test_bench" {  } { { "qsys_nios2cpu_oci_test_bench.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_oci_test_bench qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_oci_test_bench:the_qsys_nios2cpu_oci_test_bench " "Elaborating entity \"qsys_nios2cpu_oci_test_bench\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_fifo:the_qsys_nios2cpu_nios2_oci_fifo\|qsys_nios2cpu_oci_test_bench:the_qsys_nios2cpu_oci_test_bench\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_oci_test_bench" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027286 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "qsys_nios2cpu_oci_test_bench " "Entity \"qsys_nios2cpu_oci_test_bench\" contains only dangling pins" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_oci_test_bench" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1702864027286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_pib qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_pib:the_qsys_nios2cpu_nios2_oci_pib " "Elaborating entity \"qsys_nios2cpu_nios2_oci_pib\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_pib:the_qsys_nios2cpu_nios2_oci_pib\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_pib" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_nios2_oci_im qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_im:the_qsys_nios2cpu_nios2_oci_im " "Elaborating entity \"qsys_nios2cpu_nios2_oci_im\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_nios2_oci_im:the_qsys_nios2cpu_nios2_oci_im\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_nios2_oci_im" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2cpu_jtag_debug_module_wrapper " "Found entity 1: qsys_nios2cpu_jtag_debug_module_wrapper" {  } { { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_jtag_debug_module_wrapper qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper " "Elaborating entity \"qsys_nios2cpu_jtag_debug_module_wrapper\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\"" {  } { { "qsys_nios2cpu.v" "the_qsys_nios2cpu_jtag_debug_module_wrapper" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_tck.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2cpu_jtag_debug_module_tck " "Found entity 1: qsys_nios2cpu_jtag_debug_module_tck" {  } { { "qsys_nios2cpu_jtag_debug_module_tck.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_jtag_debug_module_tck qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck " "Elaborating entity \"qsys_nios2cpu_jtag_debug_module_tck\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|qsys_nios2cpu_jtag_debug_module_tck:the_qsys_nios2cpu_jtag_debug_module_tck\"" {  } { { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "the_qsys_nios2cpu_jtag_debug_module_tck" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_nios2cpu_jtag_debug_module_sysclk " "Found entity 1: qsys_nios2cpu_jtag_debug_module_sysclk" {  } { { "qsys_nios2cpu_jtag_debug_module_sysclk.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_nios2cpu_jtag_debug_module_sysclk qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk " "Elaborating entity \"qsys_nios2cpu_jtag_debug_module_sysclk\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|qsys_nios2cpu_jtag_debug_module_sysclk:the_qsys_nios2cpu_jtag_debug_module_sysclk\"" {  } { { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "the_qsys_nios2cpu_jtag_debug_module_sysclk" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "qsys_nios2cpu_jtag_debug_module_phy" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy " "Instantiated megafunction \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027368 ""}  } { { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864027368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys:u0\|qsys_nios2cpu:nios2cpu\|qsys_nios2cpu_nios2_oci:the_qsys_nios2cpu_nios2_oci\|qsys_nios2cpu_jtag_debug_module_wrapper:the_qsys_nios2cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qsys_nios2cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys_nios2cpu_jtag_debug_module_wrapper.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_nios2cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_avalon_mm_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "altera_avalon_mm_bridge.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027381 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge qsys:u0\|altera_avalon_mm_bridge:apb " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"qsys:u0\|altera_avalon_mm_bridge:apb\"" {  } { { "qsys.v" "apb" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_jtag_uart.v 5 5 " "Using design file qsys/qsys/synthesis/submodules/qsys_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_jtag_uart_sim_scfifo_w" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027402 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_jtag_uart_scfifo_w " "Found entity 2: qsys_jtag_uart_scfifo_w" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027402 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_jtag_uart_sim_scfifo_r" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027402 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_jtag_uart_scfifo_r " "Found entity 4: qsys_jtag_uart_scfifo_r" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027402 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_jtag_uart " "Found entity 5: qsys_jtag_uart" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart qsys:u0\|qsys_jtag_uart:jtag_uart " "Elaborating entity \"qsys_jtag_uart\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\"" {  } { { "qsys.v" "jtag_uart" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_scfifo_w qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w " "Elaborating entity \"qsys_jtag_uart_scfifo_w\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\"" {  } { { "qsys_jtag_uart.v" "the_qsys_jtag_uart_scfifo_w" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_jtag_uart.v" "wfifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027454 ""}  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864027454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702864027699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/robot_experiment_final/quartus/DE0_TOP/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_jtag_uart_scfifo_r qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r " "Elaborating entity \"qsys_jtag_uart_scfifo_r\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r\"" {  } { { "qsys_jtag_uart.v" "the_qsys_jtag_uart_scfifo_r" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys:u0\|qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys:u0\|qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_jtag_uart.v" "qsys_jtag_uart_alt_jtag_atlantic" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:u0\|qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864027794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys:u0\|qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027794 ""}  } { { "qsys_jtag_uart.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864027794 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_sys_timer.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_sys_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_sys_timer " "Found entity 1: qsys_sys_timer" {  } { { "qsys_sys_timer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_sys_timer qsys:u0\|qsys_sys_timer:sys_timer " "Elaborating entity \"qsys_sys_timer\" for hierarchy \"qsys:u0\|qsys_sys_timer:sys_timer\"" {  } { { "qsys.v" "sys_timer" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027805 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_led.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_led " "Found entity 1: qsys_led" {  } { { "qsys_led.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_led qsys:u0\|qsys_led:led " "Elaborating entity \"qsys_led\" for hierarchy \"qsys:u0\|qsys_led:led\"" {  } { { "qsys.v" "led" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_switch.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_switch " "Found entity 1: qsys_switch" {  } { { "qsys_switch.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_switch qsys:u0\|qsys_switch:switch " "Elaborating entity \"qsys_switch\" for hierarchy \"qsys:u0\|qsys_switch:switch\"" {  } { { "qsys.v" "switch" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027839 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_button.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_button " "Found entity 1: qsys_button" {  } { { "qsys_button.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_button qsys:u0\|qsys_button:button " "Elaborating entity \"qsys_button\" for hierarchy \"qsys:u0\|qsys_button:button\"" {  } { { "qsys.v" "button" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_seg7.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_seg7 " "Found entity 1: qsys_seg7" {  } { { "qsys_seg7.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_seg7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_seg7 qsys:u0\|qsys_seg7:seg7 " "Elaborating entity \"qsys_seg7\" for hierarchy \"qsys:u0\|qsys_seg7:seg7\"" {  } { { "qsys.v" "seg7" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|altera_merlin_master_translator:nios2cpu_instruction_master_translator\"" {  } { { "qsys.v" "nios2cpu_instruction_master_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|altera_merlin_master_translator:nios2cpu_data_master_translator\"" {  } { { "qsys.v" "nios2cpu_data_master_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864027905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864027905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:nios2cpu_jtag_debug_module_translator\"" {  } { { "qsys.v" "nios2cpu_jtag_debug_module_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qsys.v" "sdram_s1_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:apb_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:apb_s0_translator\"" {  } { { "qsys.v" "apb_s0_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "qsys.v" "pll_pll_slave_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:u0\|altera_merlin_master_translator:apb_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:u0\|altera_merlin_master_translator:apb_m0_translator\"" {  } { { "qsys.v" "apb_m0_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "qsys.v" "sys_timer_s1_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:u0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:u0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "qsys.v" "led_s1_translator" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864027989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|altera_merlin_master_agent:nios2cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys.v" "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|altera_merlin_master_agent:nios2cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys.v" "nios2cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028026 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:u0\|altera_merlin_slave_agent:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028066 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028084 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|altera_avalon_sc_fifo:nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys.v" "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:u0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "qsys.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|altera_avalon_sc_fifo:apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys.v" "apb_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "qsys.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:u0\|altera_merlin_master_agent:apb_m0_translator_avalon_universal_master_0_agent\"" {  } { { "qsys.v" "apb_m0_translator_avalon_universal_master_0_agent" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:u0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:u0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_addr_router.sv(48) " "Verilog HDL Declaration information at qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_addr_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_addr_router.sv(49) " "Verilog HDL Declaration information at qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_addr_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_addr_router.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_addr_router_default_decode " "Found entity 1: qsys_addr_router_default_decode" {  } { { "qsys_addr_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028371 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_addr_router " "Found entity 2: qsys_addr_router" {  } { { "qsys_addr_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_addr_router qsys:u0\|qsys_addr_router:addr_router " "Elaborating entity \"qsys_addr_router\" for hierarchy \"qsys:u0\|qsys_addr_router:addr_router\"" {  } { { "qsys.v" "addr_router" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_addr_router_default_decode qsys:u0\|qsys_addr_router:addr_router\|qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"qsys_addr_router_default_decode\" for hierarchy \"qsys:u0\|qsys_addr_router:addr_router\|qsys_addr_router_default_decode:the_default_decode\"" {  } { { "qsys_addr_router.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_addr_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_addr_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028398 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_addr_router_001_default_decode " "Found entity 1: qsys_addr_router_001_default_decode" {  } { { "qsys_addr_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028399 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_addr_router_001 " "Found entity 2: qsys_addr_router_001" {  } { { "qsys_addr_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_addr_router_001 qsys:u0\|qsys_addr_router_001:addr_router_001 " "Elaborating entity \"qsys_addr_router_001\" for hierarchy \"qsys:u0\|qsys_addr_router_001:addr_router_001\"" {  } { { "qsys.v" "addr_router_001" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_addr_router_001_default_decode qsys:u0\|qsys_addr_router_001:addr_router_001\|qsys_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_addr_router_001_default_decode\" for hierarchy \"qsys:u0\|qsys_addr_router_001:addr_router_001\|qsys_addr_router_001_default_decode:the_default_decode\"" {  } { { "qsys_addr_router_001.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_id_router.sv(48) " "Verilog HDL Declaration information at qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_id_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_id_router.sv(49) " "Verilog HDL Declaration information at qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_id_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_id_router.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_id_router_default_decode " "Found entity 1: qsys_id_router_default_decode" {  } { { "qsys_id_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028427 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_id_router " "Found entity 2: qsys_id_router" {  } { { "qsys_id_router.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router qsys:u0\|qsys_id_router:id_router " "Elaborating entity \"qsys_id_router\" for hierarchy \"qsys:u0\|qsys_id_router:id_router\"" {  } { { "qsys.v" "id_router" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_default_decode qsys:u0\|qsys_id_router:id_router\|qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"qsys_id_router_default_decode\" for hierarchy \"qsys:u0\|qsys_id_router:id_router\|qsys_id_router_default_decode:the_default_decode\"" {  } { { "qsys_id_router.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_id_router_001.sv(48) " "Verilog HDL Declaration information at qsys_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_id_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_id_router_001.sv(49) " "Verilog HDL Declaration information at qsys_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_id_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_id_router_001.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_id_router_001_default_decode " "Found entity 1: qsys_id_router_001_default_decode" {  } { { "qsys_id_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028445 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_id_router_001 " "Found entity 2: qsys_id_router_001" {  } { { "qsys_id_router_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_001 qsys:u0\|qsys_id_router_001:id_router_001 " "Elaborating entity \"qsys_id_router_001\" for hierarchy \"qsys:u0\|qsys_id_router_001:id_router_001\"" {  } { { "qsys.v" "id_router_001" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_001_default_decode qsys:u0\|qsys_id_router_001:id_router_001\|qsys_id_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_id_router_001_default_decode\" for hierarchy \"qsys:u0\|qsys_id_router_001:id_router_001\|qsys_id_router_001_default_decode:the_default_decode\"" {  } { { "qsys_id_router_001.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_id_router_003.sv(48) " "Verilog HDL Declaration information at qsys_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_id_router_003.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_id_router_003.sv(49) " "Verilog HDL Declaration information at qsys_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_id_router_003.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028465 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_id_router_003.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_id_router_003_default_decode " "Found entity 1: qsys_id_router_003_default_decode" {  } { { "qsys_id_router_003.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028466 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_id_router_003 " "Found entity 2: qsys_id_router_003" {  } { { "qsys_id_router_003.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_003 qsys:u0\|qsys_id_router_003:id_router_003 " "Elaborating entity \"qsys_id_router_003\" for hierarchy \"qsys:u0\|qsys_id_router_003:id_router_003\"" {  } { { "qsys.v" "id_router_003" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_003_default_decode qsys:u0\|qsys_id_router_003:id_router_003\|qsys_id_router_003_default_decode:the_default_decode " "Elaborating entity \"qsys_id_router_003_default_decode\" for hierarchy \"qsys:u0\|qsys_id_router_003:id_router_003\|qsys_id_router_003_default_decode:the_default_decode\"" {  } { { "qsys_id_router_003.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_addr_router_002.sv(48) " "Verilog HDL Declaration information at qsys_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_addr_router_002.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028484 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_addr_router_002.sv(49) " "Verilog HDL Declaration information at qsys_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_addr_router_002.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028484 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_addr_router_002_default_decode " "Found entity 1: qsys_addr_router_002_default_decode" {  } { { "qsys_addr_router_002.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028485 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_addr_router_002 " "Found entity 2: qsys_addr_router_002" {  } { { "qsys_addr_router_002.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028485 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_addr_router_002 qsys:u0\|qsys_addr_router_002:addr_router_002 " "Elaborating entity \"qsys_addr_router_002\" for hierarchy \"qsys:u0\|qsys_addr_router_002:addr_router_002\"" {  } { { "qsys.v" "addr_router_002" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_addr_router_002_default_decode qsys:u0\|qsys_addr_router_002:addr_router_002\|qsys_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_addr_router_002_default_decode\" for hierarchy \"qsys:u0\|qsys_addr_router_002:addr_router_002\|qsys_addr_router_002_default_decode:the_default_decode\"" {  } { { "qsys_addr_router_002.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_addr_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_id_router_004.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_id_router_004.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1702864028509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_id_router_004.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/qsys_id_router_004.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_id_router_004_default_decode " "Found entity 1: qsys_id_router_004_default_decode" {  } { { "qsys_id_router_004.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028510 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_id_router_004 " "Found entity 2: qsys_id_router_004" {  } { { "qsys_id_router_004.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028510 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_004 qsys:u0\|qsys_id_router_004:id_router_004 " "Elaborating entity \"qsys_id_router_004\" for hierarchy \"qsys:u0\|qsys_id_router_004:id_router_004\"" {  } { { "qsys.v" "id_router_004" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_id_router_004_default_decode qsys:u0\|qsys_id_router_004:id_router_004\|qsys_id_router_004_default_decode:the_default_decode " "Elaborating entity \"qsys_id_router_004_default_decode\" for hierarchy \"qsys:u0\|qsys_id_router_004:id_router_004\|qsys_id_router_004_default_decode:the_default_decode\"" {  } { { "qsys_id_router_004.sv" "the_default_decode" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "altera_merlin_traffic_limiter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "qsys.v" "limiter" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "qsys.v" "burst_adapter" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys.v" "rst_controller" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys.v" "rst_controller_001" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cmd_xbar_demux " "Found entity 1: qsys_cmd_xbar_demux" {  } { { "qsys_cmd_xbar_demux.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cmd_xbar_demux qsys:u0\|qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"qsys_cmd_xbar_demux\" for hierarchy \"qsys:u0\|qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qsys.v" "cmd_xbar_demux" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_001.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cmd_xbar_demux_001 " "Found entity 1: qsys_cmd_xbar_demux_001" {  } { { "qsys_cmd_xbar_demux_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cmd_xbar_demux_001 qsys:u0\|qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"qsys_cmd_xbar_demux_001\" for hierarchy \"qsys:u0\|qsys_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "qsys.v" "cmd_xbar_demux_001" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_cmd_xbar_mux.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cmd_xbar_mux " "Found entity 1: qsys_cmd_xbar_mux" {  } { { "qsys_cmd_xbar_mux.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cmd_xbar_mux qsys:u0\|qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"qsys_cmd_xbar_mux\" for hierarchy \"qsys:u0\|qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "qsys.v" "cmd_xbar_mux" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028670 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028670 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_cmd_xbar_mux.sv" "arb" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_rsp_xbar_demux " "Found entity 1: qsys_rsp_xbar_demux" {  } { { "qsys_rsp_xbar_demux.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_rsp_xbar_demux qsys:u0\|qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"qsys_rsp_xbar_demux\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "qsys.v" "rsp_xbar_demux" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_003.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_rsp_xbar_demux_003 " "Found entity 1: qsys_rsp_xbar_demux_003" {  } { { "qsys_rsp_xbar_demux_003.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_rsp_xbar_demux_003 qsys:u0\|qsys_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"qsys_rsp_xbar_demux_003\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "qsys.v" "rsp_xbar_demux_003" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_rsp_xbar_mux " "Found entity 1: qsys_rsp_xbar_mux" {  } { { "qsys_rsp_xbar_mux.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028725 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_rsp_xbar_mux qsys:u0\|qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"qsys_rsp_xbar_mux\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qsys.v" "rsp_xbar_mux" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_rsp_xbar_mux.sv" "arb" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_001.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_rsp_xbar_mux_001 " "Found entity 1: qsys_rsp_xbar_mux_001" {  } { { "qsys_rsp_xbar_mux_001.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_rsp_xbar_mux_001 qsys:u0\|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"qsys_rsp_xbar_mux_001\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "qsys.v" "rsp_xbar_mux_001" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 4980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_rsp_xbar_mux_001.sv" "arb" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_002.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_cmd_xbar_demux_002 " "Found entity 1: qsys_cmd_xbar_demux_002" {  } { { "qsys_cmd_xbar_demux_002.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_cmd_xbar_demux_002 qsys:u0\|qsys_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"qsys_cmd_xbar_demux_002\" for hierarchy \"qsys:u0\|qsys_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "qsys.v" "cmd_xbar_demux_002" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028793 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_004.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_004.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_rsp_xbar_demux_004 " "Found entity 1: qsys_rsp_xbar_demux_004" {  } { { "qsys_rsp_xbar_demux_004.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_rsp_xbar_demux_004 qsys:u0\|qsys_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"qsys_rsp_xbar_demux_004\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "qsys.v" "rsp_xbar_demux_004" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_002.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_rsp_xbar_mux_002 " "Found entity 1: qsys_rsp_xbar_mux_002" {  } { { "qsys_rsp_xbar_mux_002.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_rsp_xbar_mux_002 qsys:u0\|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"qsys_rsp_xbar_mux_002\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "qsys.v" "rsp_xbar_mux_002" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:u0\|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_rsp_xbar_mux_002.sv" "arb" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_rsp_xbar_mux_002.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:u0\|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:u0\|qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "altera_merlin_width_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "qsys.v" "width_adapter" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "qsys.v" "width_adapter_001" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028906 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "altera_merlin_width_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1702864028913 "|DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702864028914 "|DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1702864028914 "|DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "altera_merlin_width_adapter.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1702864028924 "|DE0_TOP|qsys:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "qsys.v" "crosser" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "altera_avalon_st_clock_crosser.v" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864028963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864028963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "qsys.v" "crosser_002" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864028997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/qsys_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "qsys_irq_mapper.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864029109 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864029109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:u0\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:u0\|qsys_irq_mapper:irq_mapper\"" {  } { { "qsys.v" "irq_mapper" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Using design file qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "altera_irq_clock_crosser.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702864029121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1702864029121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser qsys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "qsys.v" "irq_synchronizer" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/qsys.v" 5983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "sync" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864029137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029137 ""}  } { { "altera_irq_clock_crosser.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702864029137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "altera_irq_clock_crosser.sv" "" { Text "C:/robot_experiment_final/quartus/DE0_TOP/qsys/qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_7SEG DEC_7SEG:seg0 " "Elaborating entity \"DEC_7SEG\" for hierarchy \"DEC_7SEG:seg0\"" {  } { { "DE0_TOP.v" "seg0" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702864029153 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0_DP HEX0_DP " "Net \"HEX0_DP\", which fans out to \"HEX0_DP\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DEC_7SEG:seg0\|oHEX\[7\] " "Net is fed by \"DEC_7SEG:seg0\|oHEX\[7\]\"" {  } { { "DEC_7SEG.v" "oHEX\[7\]" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DEC_7SEG.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864031278 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DEC_7SEG:seg1\|oHEX\[7\] " "Net is fed by \"DEC_7SEG:seg1\|oHEX\[7\]\"" {  } { { "DEC_7SEG.v" "oHEX\[7\]" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DEC_7SEG.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864031278 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DEC_7SEG:seg2\|oHEX\[7\] " "Net is fed by \"DEC_7SEG:seg2\|oHEX\[7\]\"" {  } { { "DEC_7SEG.v" "oHEX\[7\]" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DEC_7SEG.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864031278 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DEC_7SEG:seg3\|oHEX\[7\] " "Net is fed by \"DEC_7SEG:seg3\|oHEX\[7\]\"" {  } { { "DEC_7SEG.v" "oHEX\[7\]" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DEC_7SEG.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702864031278 ""}  } { { "DE0_TOP.v" "HEX0_DP" { Text "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.v" 134 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1702864031278 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1702864031318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.map.smsg " "Generated suppressed messages file C:/robot_experiment_final/quartus/DE0_TOP/DE0_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702864031591 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 83 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702864031832 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 09:47:11 2023 " "Processing ended: Mon Dec 18 09:47:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702864031832 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702864031832 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702864031832 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702864031832 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 83 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 83 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702864032438 ""}
