Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Jul 10 22:55:38 2022
| Host         : Saturn running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SanbaCPU_control_sets_placed.rpt
| Design       : SanbaCPU
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            8 |
| Yes          | No                    | No                     |              53 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------+----------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |              Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  memory/vu/vga_ctrl/r_half_clk      |                                         |                                        |                1 |              1 |         1.00 |
|  r_vga_clk_BUFG                     |                                         | memory/vu/vga_ctrl/o_vga_hsync_i_1_n_0 |                1 |              1 |         1.00 |
|  r_vga_clk_BUFG                     |                                         | memory/vu/vga_ctrl/o_vga_vsync_i_1_n_0 |                1 |              1 |         1.00 |
|  cpu/o_we_reg_i_1_n_0               |                                         |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | cpu/o_we                                |                                        |                2 |              5 |         2.50 |
|  cpu/data__0                        |                                         |                                        |                3 |              5 |         1.67 |
|  cpu/FSM_onehot_r_state_reg_n_0_[2] |                                         |                                        |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                      | memory/vu/vga_ctrl/E[0]                 |                                        |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                      | memory/vu/vga_ctrl/r_hcount_reg[1]_0[0] |                                        |                3 |              7 |         2.33 |
|  r_vga_clk_BUFG                     | memory/vu/vga_ctrl/r_vcount             |                                        |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                      | memory/vu/vga_ctrl/o_draw_en_reg_2[0]   |                                        |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                      | memory/vu/vga_ctrl/o_draw_en_reg_3[0]   |                                        |                5 |             13 |         2.60 |
|  r_vga_clk_BUFG                     |                                         |                                        |                6 |             14 |         2.33 |
|  r_vga_clk_BUFG                     |                                         | memory/vu/vga_ctrl/o_x[9]_i_1_n_0      |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                      |                                         |                                        |                8 |             22 |         2.75 |
+-------------------------------------+-----------------------------------------+----------------------------------------+------------------+----------------+--------------+


