(pcb "/home/immonel/git/e-runout/hardware/erun/erun.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.10")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  59312.5 -134725  -11545 -134725  -11545 -8815  59312.5 -8815
            59312.5 -134725)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 200)
      (clearance 50.1)
      (clearance 50.1 (type default_smd))
      (clearance 12.5 (type smd_smd))
    )
  )
  (placement
    (component "TXB0108DQSR:SON40P400X200X55-20N"
      (place U6 31750 -96520 front 180 (PN TXB0108DQSR))
    )
    (component "Connector_Coaxial:BNC_Amphenol_031-6575_Horizontal"
      (place J3 24130 -127000 front 90 (PN Conn_Coaxial))
    )
    (component teensy:Teensy40
      (place U4 48260 -27940 front 270 (PN Teensy4.0))
    )
    (component "Package_TO_SOT_SMD:TO-252-2"
      (place U5 31750 -114300 front 270 (PN LF47_TO252))
    )
    (component "MCP3301:DIP254P762X432-8"
      (place U7 35560 -132080 front 0 (PN MCP3301))
    )
    (component MC3486N:DIP794W45P254L1969H508Q16
      (place U1 31750 -27940 front 180 (PN MC3486N))
    )
    (component MC3486N:DIP794W45P254L1969H508Q16::1
      (place U3 31750 -77470 front 0 (PN MC3486N))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J1 22860 -48260 front 270 (PN HEIDENHAIN_MT25_TTL))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm::1"
      (place J2 22860 -97790 front 270 (PN TRIGGER_TTL))
    )
    (component "TXB0108DQSR:SON40P400X200X55-20N::1"
      (place U2 31750 -49530 front 180 (PN TXB0108DQSR))
    )
  )
  (library
    (image "TXB0108DQSR:SON40P400X200X55-20N"
      (outline (path signal 50  1600 2275  1600 -2275))
      (outline (path signal 50  -1600 2275  -1600 -2275))
      (outline (path signal 50  -1600 -2275  1600 -2275))
      (outline (path signal 50  -1600 2275  1600 2275))
      (outline (path signal 127  1000 2000  1000 -2000))
      (outline (path signal 127  -1000 2000  -1000 -2000))
      (outline (path signal 127  -1000 -2230  1000 -2230))
      (outline (path signal 127  -1000 2230  1000 2230))
      (outline (path signal 127  -1000 -2000  1000 -2000))
      (outline (path signal 127  -1000 2000  1000 2000))
      (outline (path signal 200  -1930 1800  -1980 1713.4  -2080 1713.4  -2130 1800  -2080 1886.6
            -1980 1886.6  -1930 1800))
      (outline (path signal 200  -1930 1800  -1980 1713.4  -2080 1713.4  -2130 1800  -2080 1886.6
            -1980 1886.6  -1930 1800))
      (pin RoundRect[T]Pad_960x220_6.625_um 20 870 1800)
      (pin RoundRect[T]Pad_960x220_6.625_um 19 870 1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 18 870 1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 17 870 600)
      (pin RoundRect[T]Pad_960x220_6.625_um 16 870 200)
      (pin RoundRect[T]Pad_960x220_6.625_um 15 870 -200)
      (pin RoundRect[T]Pad_960x220_6.625_um 14 870 -600)
      (pin RoundRect[T]Pad_960x220_6.625_um 13 870 -1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 12 870 -1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 11 870 -1800)
      (pin RoundRect[T]Pad_960x220_6.625_um 10 -870 -1800)
      (pin RoundRect[T]Pad_960x220_6.625_um 9 -870 -1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 8 -870 -1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 7 -870 -600)
      (pin RoundRect[T]Pad_960x220_6.625_um 6 -870 -200)
      (pin RoundRect[T]Pad_960x220_6.625_um 5 -870 200)
      (pin RoundRect[T]Pad_960x220_6.625_um 4 -870 600)
      (pin RoundRect[T]Pad_960x220_6.625_um 3 -870 1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 2 -870 1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 1 -870 1800)
    )
    (image "Connector_Coaxial:BNC_Amphenol_031-6575_Horizontal"
      (outline (path signal 120  0 14250  1000 13250))
      (outline (path signal 120  0 14250  -1000 13250))
      (outline (path signal 50  7700 -1550  7700 35650))
      (outline (path signal 50  7700 35650  -7700 35650))
      (outline (path signal 50  -7700 -1550  -7700 35650))
      (outline (path signal 50  -7700 -1550  7700 -1550))
      (outline (path signal 120  -7350 -1200  -7350 14450))
      (outline (path signal 120  7350 -1200  -7350 -1200))
      (outline (path signal 120  7350 14450  7350 -1200))
      (outline (path signal 120  -7350 14450  7350 14450))
      (outline (path signal 100  -5000 15750  5000 16750))
      (outline (path signal 100  -7200 14450  -7200 -1050))
      (outline (path signal 100  7200 14450  -7200 14450))
      (outline (path signal 100  7200 -1050  7200 14450))
      (outline (path signal 100  -7200 -1050  7200 -1050))
      (outline (path signal 100  -6350 23050  -6350 14450))
      (outline (path signal 100  6350 23050  -6350 23050))
      (outline (path signal 100  6350 14450  6350 23050))
      (outline (path signal 100  -4800 35150  -4800 23050))
      (outline (path signal 100  4800 35150  -4800 35150))
      (outline (path signal 100  4800 23050  4800 35150))
      (outline (path signal 100  1000 29920  923.88 29537.3  707.107 29212.9  382.683 28996.1
            0 28920  -382.683 28996.1  -707.107 29212.9  -923.88 29537.3
            -1000 29920  -923.88 30302.7  -707.107 30627.1  -382.683 30843.9
            0 30920  382.683 30843.9  707.107 30627.1  923.88 30302.7  1000 29920))
      (outline (path signal 100  -5000 16750  5000 17750))
      (outline (path signal 100  -5000 17750  5000 18750))
      (outline (path signal 100  -5000 18750  5000 19750))
      (outline (path signal 100  -5000 19750  5000 20750))
      (outline (path signal 100  -5000 20750  5000 21750))
      (outline (path signal 100  -5000 21750  5000 22750))
      (pin Oval[A]Pad_3500x7000_um @1 -5080 8890)
      (pin Oval[A]Pad_3500x7000_um @2 5080 8790)
      (pin RoundRect[A]Pad_1600x1600_401.522_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2540 0)
      (pin Round[A]Pad_1600_um 3 0 2540)
      (pin Round[A]Pad_1600_um 4 2540 0)
    )
    (image teensy:Teensy40
      (outline (path signal 150  5080 1905  5080 5080))
      (outline (path signal 150  7620 1905  5080 1905))
      (outline (path signal 150  7620 5080  7620 1905))
      (outline (path signal 150  5080 5080  7620 5080))
      (outline (path signal 150  -17780 -8890  -17780 8890))
      (outline (path signal 150  17780 -8890  -17780 -8890))
      (outline (path signal 150  17780 8890  17780 -8890))
      (outline (path signal 150  -17780 8890  17780 8890))
      (outline (path signal 150  4445 -5080  -5715 -5080))
      (outline (path signal 150  4445 5080  -5715 5080))
      (outline (path signal 150  -5715 5080  -5715 -5080))
      (outline (path signal 150  4445 -5080  4445 5080))
      (outline (path signal 150  10160 1270  14732 1270))
      (outline (path signal 150  10160 -1270  10160 1270))
      (outline (path signal 150  14732 -1270  10160 -1270))
      (outline (path signal 150  14732 1270  14732 -1270))
      (outline (path signal 150  -12700 -3810  -17780 -3810))
      (outline (path signal 150  -12700 3810  -17780 3810))
      (outline (path signal 150  -12700 -3810  -12700 3810))
      (outline (path signal 150  -19050 3810  -17780 3810))
      (outline (path signal 150  -19050 -3810  -19050 3810))
      (outline (path signal 150  -17780 -3810  -19050 -3810))
      (pin Round[A]Pad_1600_um 17 16510 0)
      (pin Round[A]Pad_1600_um 18 16510 2540)
      (pin Round[A]Pad_1600_um 19 16510 5080)
      (pin Round[A]Pad_1600_um 20 16510 7620)
      (pin Round[A]Pad_1600_um 16 16510 -2540)
      (pin Round[A]Pad_1600_um 15 16510 -5080)
      (pin Round[A]Pad_1600_um 14 16510 -7620)
      (pin Round[A]Pad_1600_um 21 13970 7620)
      (pin Round[A]Pad_1600_um 22 11430 7620)
      (pin Round[A]Pad_1600_um 23 8890 7620)
      (pin Round[A]Pad_1600_um 24 6350 7620)
      (pin Round[A]Pad_1600_um 25 3810 7620)
      (pin Round[A]Pad_1600_um 26 1270 7620)
      (pin Round[A]Pad_1600_um 27 -1270 7620)
      (pin Round[A]Pad_1600_um 28 -3810 7620)
      (pin Round[A]Pad_1600_um 29 -6350 7620)
      (pin Round[A]Pad_1600_um 30 -8890 7620)
      (pin Round[A]Pad_1600_um 31 -11430 7620)
      (pin Round[A]Pad_1600_um 32 -13970 7620)
      (pin Round[A]Pad_1600_um 33 -16510 7620)
      (pin Round[A]Pad_1600_um 34 -13970 5080)
      (pin Round[A]Pad_1600_um 13 13970 -7620)
      (pin Round[A]Pad_1600_um 12 11430 -7620)
      (pin Round[A]Pad_1600_um 11 8890 -7620)
      (pin Round[A]Pad_1600_um 10 6350 -7620)
      (pin Round[A]Pad_1600_um 9 3810 -7620)
      (pin Round[A]Pad_1600_um 8 1270 -7620)
      (pin Round[A]Pad_1600_um 7 -1270 -7620)
      (pin Round[A]Pad_1600_um 6 -3810 -7620)
      (pin Round[A]Pad_1600_um 5 -6350 -7620)
      (pin Round[A]Pad_1600_um 4 -8890 -7620)
      (pin Round[A]Pad_1600_um 3 -11430 -7620)
      (pin Round[A]Pad_1600_um 2 -13970 -7620)
      (pin Round[A]Pad_1600_um 1 -16510 -7620)
      (pin Round[A]Pad_1600_um 35 11430 5080)
      (pin Round[A]Pad_1600_um 36 8890 5080)
      (pin Round[A]Pad_1600_um 37 11430 2540)
      (pin Round[A]Pad_1600_um 38 8890 2540)
      (pin Round[A]Pad_1600_um 39 11430 0)
      (pin Round[A]Pad_1600_um 40 8890 0)
      (pin Round[A]Pad_1600_um 41 11430 -2540)
      (pin Round[A]Pad_1600_um 42 8890 -2540)
      (pin Round[A]Pad_1600_um 43 11430 -5080)
      (pin Round[A]Pad_1600_um 44 8890 -5080)
    )
    (image "Package_TO_SOT_SMD:TO-252-2"
      (outline (path signal 50  5550 3500  -5550 3500))
      (outline (path signal 50  5550 -3500  5550 3500))
      (outline (path signal 50  -5550 -3500  5550 -3500))
      (outline (path signal 50  -5550 3500  -5550 -3500))
      (outline (path signal 120  -2470 -3180  -3570 -3180))
      (outline (path signal 120  -2470 -3450  -2470 -3180))
      (outline (path signal 120  -970 -3450  -2470 -3450))
      (outline (path signal 120  -2470 3180  -5300 3180))
      (outline (path signal 120  -2470 3450  -2470 3180))
      (outline (path signal 120  -970 3450  -2470 3450))
      (outline (path signal 100  -4970 -2655  -2270 -2655))
      (outline (path signal 100  -4970 -1905  -4970 -2655))
      (outline (path signal 100  -2270 -1905  -4970 -1905))
      (outline (path signal 100  -4970 1905  -2270 1905))
      (outline (path signal 100  -4970 2655  -4970 1905))
      (outline (path signal 100  -1865 2655  -4970 2655))
      (outline (path signal 100  -1270 3250  3950 3250))
      (outline (path signal 100  -2270 2250  -1270 3250))
      (outline (path signal 100  -2270 -3250  -2270 2250))
      (outline (path signal 100  3950 -3250  -2270 -3250))
      (outline (path signal 100  3950 3250  3950 -3250))
      (outline (path signal 100  4950 -2700  3950 -2700))
      (outline (path signal 100  4950 2700  4950 -2700))
      (outline (path signal 100  3950 2700  4950 2700))
      (pin Rect[T]Pad_2200x1200_um 1 -4200 2280)
      (pin Rect[T]Pad_2200x1200_um 3 -4200 -2280)
      (pin Rect[T]Pad_6400x5800_um 2 2100 0)
    )
    (image "MCP3301:DIP254P762X432-8"
      (outline (path signal 152.4  -7112 8712.2  -7112 -1092.2))
      (outline (path signal 152.4  -508 8712.2  -7112 8712.2))
      (outline (path signal 152.4  -508 -1092.2  -508 8712.2))
      (outline (path signal 152.4  -7112 -1092.2  -508 -1092.2))
      (outline (path signal 152.4  482.6 8128  -508 8128))
      (outline (path signal 152.4  482.6 7112  482.6 8128))
      (outline (path signal 152.4  -508 7112  482.6 7112))
      (outline (path signal 152.4  -508 8128  -508 7112))
      (outline (path signal 152.4  482.6 5588  -508 5588))
      (outline (path signal 152.4  482.6 4572  482.6 5588))
      (outline (path signal 152.4  -508 4572  482.6 4572))
      (outline (path signal 152.4  -508 5588  -508 4572))
      (outline (path signal 152.4  482.6 3048  -508 3048))
      (outline (path signal 152.4  482.6 2057.4  482.6 3048))
      (outline (path signal 152.4  -508 2032  482.6 2057.4))
      (outline (path signal 152.4  -508 3048  -508 2032))
      (outline (path signal 152.4  482.6 508  -508 508))
      (outline (path signal 152.4  482.6 -482.6  482.6 508))
      (outline (path signal 152.4  -508 -508  482.6 -482.6))
      (outline (path signal 152.4  -508 508  -508 -508))
      (outline (path signal 152.4  -8102.6 -508  -7112 -508))
      (outline (path signal 152.4  -8102.6 482.6  -8102.6 -508))
      (outline (path signal 152.4  -7112 508  -8102.6 482.6))
      (outline (path signal 152.4  -7112 -508  -7112 508))
      (outline (path signal 152.4  -8102.6 2032  -7112 2032))
      (outline (path signal 152.4  -8102.6 3048  -8102.6 2032))
      (outline (path signal 152.4  -7112 3048  -8102.6 3048))
      (outline (path signal 152.4  -7112 2032  -7112 3048))
      (outline (path signal 152.4  -8102.6 4572  -7112 4572))
      (outline (path signal 152.4  -8102.6 5588  -8102.6 4572))
      (outline (path signal 152.4  -7112 5588  -8102.6 5588))
      (outline (path signal 152.4  -7112 4572  -7112 5588))
      (outline (path signal 152.4  -8102.6 7112  -7112 7112))
      (outline (path signal 152.4  -8102.6 8128  -8102.6 7112))
      (outline (path signal 152.4  -7112 8128  -8102.6 8128))
      (outline (path signal 152.4  -7112 7112  -7112 8128))
      (outline (path signal 152.4  -7112 6527.8  -7112 6045.2))
      (outline (path signal 152.4  -508 8712.2  -6832.6 8712.2))
      (outline (path signal 152.4  -508 965.2  -508 1574.8))
      (outline (path signal 152.4  -7112 -1092.2  -508 -1092.2))
      (outline (path signal 152.4  -7112 4114.8  -7112 3505.2))
      (outline (path signal 152.4  -7112 1574.8  -7112 965.2))
      (outline (path signal 152.4  -508 3505.2  -508 4114.8))
      (outline (path signal 152.4  -508 6045.2  -508 6654.8))
      (pin Rect[A]Pad_1498.6x1498.6_um 1 -7620 7620)
      (pin Round[A]Pad_1498.6_um 2 -7620 5080)
      (pin Round[A]Pad_1498.6_um 3 -7620 2540)
      (pin Round[A]Pad_1498.6_um 4 -7620 0)
      (pin Round[A]Pad_1498.6_um 5 0 0)
      (pin Round[A]Pad_1498.6_um 6 0 2540)
      (pin Round[A]Pad_1498.6_um 7 0 5080)
      (pin Round[A]Pad_1498.6_um 8 0 7620)
    )
    (image MC3486N:DIP794W45P254L1969H508Q16
      (outline (path signal 200  -4935 8890  -4985 8803.4  -5085 8803.4  -5135 8890  -5085 8976.6
            -4985 8976.6  -4935 8890))
      (outline (path signal 200  -4935 8890  -4985 8803.4  -5085 8803.4  -5135 8890  -5085 8976.6
            -4985 8976.6  -4935 8890))
      (outline (path signal 127  -3175 9652.5  3175 9652.5))
      (outline (path signal 127  -3175 -9652.5  3175 -9652.5))
      (outline (path signal 127  -3175 9775  3175 9775))
      (outline (path signal 127  -3175 -9775  3175 -9775))
      (outline (path signal 127  -3175 9652.5  -3175 -9652.5))
      (outline (path signal 127  3175 9652.5  3175 -9652.5))
      (outline (path signal 50  4785 10095  -4785 10095))
      (outline (path signal 50  4785 -10095  -4785 -10095))
      (outline (path signal 50  4785 10095  4785 -10095))
      (outline (path signal 50  -4785 10095  -4785 -10095))
      (pin Rect[A]Pad_1130x1130_um 1 -3970 8890)
      (pin Round[A]Pad_1130_um 2 -3970 6350)
      (pin Round[A]Pad_1130_um 3 -3970 3810)
      (pin Round[A]Pad_1130_um 4 -3970 1270)
      (pin Round[A]Pad_1130_um 5 -3970 -1270)
      (pin Round[A]Pad_1130_um 6 -3970 -3810)
      (pin Round[A]Pad_1130_um 7 -3970 -6350)
      (pin Round[A]Pad_1130_um 8 -3970 -8890)
      (pin Round[A]Pad_1130_um 9 3970 -8890)
      (pin Round[A]Pad_1130_um 10 3970 -6350)
      (pin Round[A]Pad_1130_um 11 3970 -3810)
      (pin Round[A]Pad_1130_um 12 3970 -1270)
      (pin Round[A]Pad_1130_um 13 3970 1270)
      (pin Round[A]Pad_1130_um 14 3970 3810)
      (pin Round[A]Pad_1130_um 15 3970 6350)
      (pin Round[A]Pad_1130_um 16 3970 8890)
    )
    (image MC3486N:DIP794W45P254L1969H508Q16::1
      (outline (path signal 50  -4785 10095  -4785 -10095))
      (outline (path signal 50  4785 10095  4785 -10095))
      (outline (path signal 50  4785 -10095  -4785 -10095))
      (outline (path signal 50  4785 10095  -4785 10095))
      (outline (path signal 127  3175 9652.5  3175 -9652.5))
      (outline (path signal 127  -3175 9652.5  -3175 -9652.5))
      (outline (path signal 127  -3175 -9775  3175 -9775))
      (outline (path signal 127  -3175 9775  3175 9775))
      (outline (path signal 127  -3175 -9652.5  3175 -9652.5))
      (outline (path signal 127  -3175 9652.5  3175 9652.5))
      (outline (path signal 200  -4935 8890  -4985 8803.4  -5085 8803.4  -5135 8890  -5085 8976.6
            -4985 8976.6  -4935 8890))
      (outline (path signal 200  -4935 8890  -4985 8803.4  -5085 8803.4  -5135 8890  -5085 8976.6
            -4985 8976.6  -4935 8890))
      (pin Round[A]Pad_1130_um 16 3970 8890)
      (pin Round[A]Pad_1130_um 15 3970 6350)
      (pin Round[A]Pad_1130_um 14 3970 3810)
      (pin Round[A]Pad_1130_um 13 3970 1270)
      (pin Round[A]Pad_1130_um 12 3970 -1270)
      (pin Round[A]Pad_1130_um 11 3970 -3810)
      (pin Round[A]Pad_1130_um 10 3970 -6350)
      (pin Round[A]Pad_1130_um 9 3970 -8890)
      (pin Round[A]Pad_1130_um 8 -3970 -8890)
      (pin Round[A]Pad_1130_um 7 -3970 -6350)
      (pin Round[A]Pad_1130_um 6 -3970 -3810)
      (pin Round[A]Pad_1130_um 5 -3970 -1270)
      (pin Round[A]Pad_1130_um 4 -3970 1270)
      (pin Round[A]Pad_1130_um 3 -3970 3810)
      (pin Round[A]Pad_1130_um 2 -3970 6350)
      (pin Rect[A]Pad_1130x1130_um 1 -3970 8890)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 100  -29295 1800  -29295 -10540))
      (outline (path signal 100  -29295 -10540  9905 -10540))
      (outline (path signal 100  9905 -10540  9905 1800))
      (outline (path signal 100  9905 1800  -29295 1800))
      (outline (path signal 100  -29295 -10540  -29295 -10940))
      (outline (path signal 100  -29295 -10940  9905 -10940))
      (outline (path signal 100  9905 -10940  9905 -10540))
      (outline (path signal 100  9905 -10540  -29295 -10540))
      (outline (path signal 100  -21995 -10940  -21995 -17110))
      (outline (path signal 100  -21995 -17110  2605 -17110))
      (outline (path signal 100  2605 -17110  2605 -10940))
      (outline (path signal 100  2605 -10940  -21995 -10940))
      (outline (path signal 100  -28845 -10940  -28845 -15940))
      (outline (path signal 100  -28845 -15940  -23845 -15940))
      (outline (path signal 100  -23845 -15940  -23845 -10940))
      (outline (path signal 100  -23845 -10940  -28845 -10940))
      (outline (path signal 100  4455 -10940  4455 -15940))
      (outline (path signal 100  4455 -15940  9455 -15940))
      (outline (path signal 100  9455 -15940  9455 -10940))
      (outline (path signal 100  9455 -10940  4455 -10940))
      (outline (path signal 100  -27945 -10540  -27945 -1420))
      (outline (path signal 100  -24745 -10540  -24745 -1420))
      (outline (path signal 100  5355 -10540  5355 -1420))
      (outline (path signal 100  8555 -10540  8555 -1420))
      (outline (path signal 120  -29355 -10480  -29355 1860))
      (outline (path signal 120  -29355 1860  9965 1860))
      (outline (path signal 120  9965 1860  9965 -10480))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 50  -29800 2350  -29800 -17650))
      (outline (path signal 50  -29800 -17650  10450 -17650))
      (outline (path signal 50  10450 -17650  10450 2350))
      (outline (path signal 50  10450 2350  -29800 2350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_4000_um 0 -26345 -1420)
      (pin Round[A]Pad_4000_um 0@1 6955 -1420)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm::1"
      (outline (path signal 50  10450 2350  -29800 2350))
      (outline (path signal 50  10450 -17650  10450 2350))
      (outline (path signal 50  -29800 -17650  10450 -17650))
      (outline (path signal 50  -29800 2350  -29800 -17650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  9965 1860  9965 -10480))
      (outline (path signal 120  -29355 1860  9965 1860))
      (outline (path signal 120  -29355 -10480  -29355 1860))
      (outline (path signal 100  8555 -10540  8555 -1420))
      (outline (path signal 100  5355 -10540  5355 -1420))
      (outline (path signal 100  -24745 -10540  -24745 -1420))
      (outline (path signal 100  -27945 -10540  -27945 -1420))
      (outline (path signal 100  9455 -10940  4455 -10940))
      (outline (path signal 100  9455 -15940  9455 -10940))
      (outline (path signal 100  4455 -15940  9455 -15940))
      (outline (path signal 100  4455 -10940  4455 -15940))
      (outline (path signal 100  -23845 -10940  -28845 -10940))
      (outline (path signal 100  -23845 -15940  -23845 -10940))
      (outline (path signal 100  -28845 -15940  -23845 -15940))
      (outline (path signal 100  -28845 -10940  -28845 -15940))
      (outline (path signal 100  2605 -10940  -21995 -10940))
      (outline (path signal 100  2605 -17110  2605 -10940))
      (outline (path signal 100  -21995 -17110  2605 -17110))
      (outline (path signal 100  -21995 -10940  -21995 -17110))
      (outline (path signal 100  9905 -10540  -29295 -10540))
      (outline (path signal 100  9905 -10940  9905 -10540))
      (outline (path signal 100  -29295 -10940  9905 -10940))
      (outline (path signal 100  -29295 -10540  -29295 -10940))
      (outline (path signal 100  9905 1800  -29295 1800))
      (outline (path signal 100  9905 -10540  9905 1800))
      (outline (path signal 100  -29295 -10540  9905 -10540))
      (outline (path signal 100  -29295 1800  -29295 -10540))
      (pin Round[A]Pad_4000_um 0 6955 -1420)
      (pin Round[A]Pad_4000_um 0@1 -26345 -1420)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "TXB0108DQSR:SON40P400X200X55-20N::1"
      (outline (path signal 200  -1930 1800  -1980 1713.4  -2080 1713.4  -2130 1800  -2080 1886.6
            -1980 1886.6  -1930 1800))
      (outline (path signal 200  -1930 1800  -1980 1713.4  -2080 1713.4  -2130 1800  -2080 1886.6
            -1980 1886.6  -1930 1800))
      (outline (path signal 127  -1000 2000  1000 2000))
      (outline (path signal 127  -1000 -2000  1000 -2000))
      (outline (path signal 127  -1000 2230  1000 2230))
      (outline (path signal 127  -1000 -2230  1000 -2230))
      (outline (path signal 127  -1000 2000  -1000 -2000))
      (outline (path signal 127  1000 2000  1000 -2000))
      (outline (path signal 50  -1600 2275  1600 2275))
      (outline (path signal 50  -1600 -2275  1600 -2275))
      (outline (path signal 50  -1600 2275  -1600 -2275))
      (outline (path signal 50  1600 2275  1600 -2275))
      (pin RoundRect[T]Pad_960x220_6.625_um 1 -870 1800)
      (pin RoundRect[T]Pad_960x220_6.625_um 2 -870 1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 3 -870 1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 4 -870 600)
      (pin RoundRect[T]Pad_960x220_6.625_um 5 -870 200)
      (pin RoundRect[T]Pad_960x220_6.625_um 6 -870 -200)
      (pin RoundRect[T]Pad_960x220_6.625_um 7 -870 -600)
      (pin RoundRect[T]Pad_960x220_6.625_um 8 -870 -1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 9 -870 -1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 10 -870 -1800)
      (pin RoundRect[T]Pad_960x220_6.625_um 11 870 -1800)
      (pin RoundRect[T]Pad_960x220_6.625_um 12 870 -1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 13 870 -1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 14 870 -600)
      (pin RoundRect[T]Pad_960x220_6.625_um 15 870 -200)
      (pin RoundRect[T]Pad_960x220_6.625_um 16 870 200)
      (pin RoundRect[T]Pad_960x220_6.625_um 17 870 600)
      (pin RoundRect[T]Pad_960x220_6.625_um 18 870 1000)
      (pin RoundRect[T]Pad_960x220_6.625_um 19 870 1400)
      (pin RoundRect[T]Pad_960x220_6.625_um 20 870 1800)
    )
    (padstack Round[A]Pad_1130_um
      (shape (circle F.Cu 1130))
      (shape (circle B.Cu 1130))
      (attach off)
    )
    (padstack Round[A]Pad_1498.6_um
      (shape (circle F.Cu 1498.6))
      (shape (circle B.Cu 1498.6))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_3500x7000_um
      (shape (path F.Cu 3500  0 -1750  0 1750))
      (shape (path B.Cu 3500  0 -1750  0 1750))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1600x1600_401.522_um
      (shape (polygon F.Cu 0  469.724 795.422  537.329 777.307  600.761 747.728  658.093 707.584
            707.584 658.093  747.728 600.761  777.307 537.329  795.422 469.724
            801.522 400  801.522 -400  795.422 -469.724  777.307 -537.329
            747.728 -600.761  707.584 -658.093  658.093 -707.584  600.761 -747.728
            537.329 -777.307  469.724 -795.422  400 -801.522  -400 -801.522
            -469.724 -795.422  -537.329 -777.307  -600.761 -747.728  -658.093 -707.584
            -707.584 -658.093  -747.728 -600.761  -777.307 -537.329  -795.422 -469.724
            -801.522 -400  -801.522 400  -795.422 469.724  -777.307 537.329
            -747.728 600.761  -707.584 658.093  -658.093 707.584  -600.761 747.728
            -537.329 777.307  -469.724 795.422  -400 801.522  400 801.522
            469.724 795.422))
      (shape (polygon B.Cu 0  469.724 795.422  537.329 777.307  600.761 747.728  658.093 707.584
            707.584 658.093  747.728 600.761  777.307 537.329  795.422 469.724
            801.522 400  801.522 -400  795.422 -469.724  777.307 -537.329
            747.728 -600.761  707.584 -658.093  658.093 -707.584  600.761 -747.728
            537.329 -777.307  469.724 -795.422  400 -801.522  -400 -801.522
            -469.724 -795.422  -537.329 -777.307  -600.761 -747.728  -658.093 -707.584
            -707.584 -658.093  -747.728 -600.761  -777.307 -537.329  -795.422 -469.724
            -801.522 -400  -801.522 400  -795.422 469.724  -777.307 537.329
            -747.728 600.761  -707.584 658.093  -658.093 707.584  -600.761 747.728
            -537.329 777.307  -469.724 795.422  -400 801.522  400 801.522
            469.724 795.422))
      (attach off)
    )
    (padstack RoundRect[T]Pad_960x220_6.625_um
      (shape (polygon F.Cu 0  474.55 109.924  475.666 109.625  476.713 109.137  477.658 108.475
            478.475 107.658  479.137 106.713  479.625 105.666  479.924 104.55
            480.025 103.4  480.025 -103.4  479.924 -104.55  479.625 -105.666
            479.137 -106.713  478.475 -107.658  477.658 -108.475  476.713 -109.137
            475.666 -109.625  474.55 -109.924  473.4 -110.025  -473.4 -110.025
            -474.55 -109.924  -475.666 -109.625  -476.713 -109.137  -477.658 -108.475
            -478.475 -107.658  -479.137 -106.713  -479.625 -105.666  -479.924 -104.55
            -480.025 -103.4  -480.025 103.4  -479.924 104.55  -479.625 105.666
            -479.137 106.713  -478.475 107.658  -477.658 108.475  -476.713 109.137
            -475.666 109.625  -474.55 109.924  -473.4 110.025  473.4 110.025
            474.55 109.924))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1200_um
      (shape (rect F.Cu -1100 -600 1100 600))
      (attach off)
    )
    (padstack Rect[T]Pad_6400x5800_um
      (shape (rect F.Cu -3200 -2900 3200 2900))
      (attach off)
    )
    (padstack Rect[A]Pad_1130x1130_um
      (shape (rect F.Cu -565 -565 565 565))
      (shape (rect B.Cu -565 -565 565 565))
      (attach off)
    )
    (padstack Rect[A]Pad_1498.6x1498.6_um
      (shape (rect F.Cu -749.3 -749.3 749.3 749.3))
      (shape (rect B.Cu -749.3 -749.3 749.3 749.3))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /S1_A1_HV+
      (pins U1-6 J1-1)
    )
    (net GND
      (pins U6-15 U4-17 U5-2 U7-4 U1-8 U3-8 J1-2 J1-10 J2-10 J2-2 U2-15)
    )
    (net /S1_A2_HV+
      (pins U1-10 J1-3)
    )
    (net +5V
      (pins U6-16 U4-35 U5-1 U7-8 U1-4 U1-12 U1-16 U3-16 U3-12 U3-4 J1-4 J1-12 J2-12
        J2-4 U2-16)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "/S1_A0_HV-"
      (pins U1-1 J1-7)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "/S1_A1_HV-"
      (pins U1-7 J1-9)
    )
    (net "/S1_A2_HV-"
      (pins U1-9 J1-11)
    )
    (net /S1_AS_HV
      (pins J1-13 U2-14)
    )
    (net /S1_A0_HV+
      (pins U1-2 J1-14)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad0)"
      (pins J1-0 J1-0@1)
    )
    (net "Net-(J2-Pad0)"
      (pins J2-0 J2-0@1)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net /S2_A0_HV+
      (pins U3-2 J2-14)
    )
    (net /S2_AS_HV
      (pins J2-13 U2-20)
    )
    (net "/S2_A2_HV-"
      (pins U3-9 J2-11)
    )
    (net "/S2_A1_HV-"
      (pins U3-7 J2-9)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8)
    )
    (net "/S2_A0_HV-"
      (pins U3-1 J2-7)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5)
    )
    (net /S2_A2_HV+
      (pins U3-10 J2-3)
    )
    (net /S2_A1_HV+
      (pins U3-6 J2-1)
    )
    (net /ADC_INGND
      (pins J3-2 U7-3)
    )
    (net /ADC_IN5V
      (pins J3-1 U7-2)
    )
    (net /S1_A0_HV
      (pins U1-3 U2-11)
    )
    (net /S1_A1_HV
      (pins U1-5 U2-12)
    )
    (net /S1_A2_HV
      (pins U1-11 U2-13)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net /S2_AS_LV
      (pins U4-42 U2-1)
    )
    (net /S2_A2_LV
      (pins U4-41 U2-2)
    )
    (net /S2_A1_LV
      (pins U4-9 U2-3)
    )
    (net /S2_A0_LV
      (pins U4-6 U2-4)
    )
    (net +3V3
      (pins U6-5 U4-34 U2-5)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net /S1_AS_LV
      (pins U4-5 U2-7)
    )
    (net /S1_A2_LV
      (pins U4-4 U2-8)
    )
    (net /S1_A1_LV
      (pins U4-3 U2-9)
    )
    (net /S1_A0_LV
      (pins U4-2 U2-10)
    )
    (net /S2_A0_HV
      (pins U3-3 U2-17)
    )
    (net /S2_A1_HV
      (pins U3-5 U2-18)
    )
    (net /S2_A2_HV
      (pins U3-11 U2-19)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13)
    )
    (net "Net-(U4-Pad18)"
      (pins U4-18)
    )
    (net "Net-(U4-Pad19)"
      (pins U4-19)
    )
    (net /ADC_CLK_LV
      (pins U6-1 U4-20)
    )
    (net "Net-(U4-Pad16)"
      (pins U4-16)
    )
    (net "Net-(U4-Pad15)"
      (pins U4-15)
    )
    (net /ADC_MISO_LV
      (pins U6-2 U4-14)
    )
    (net "Net-(U4-Pad21)"
      (pins U4-21)
    )
    (net "Net-(U4-Pad22)"
      (pins U4-22)
    )
    (net "Net-(U4-Pad23)"
      (pins U4-23)
    )
    (net "Net-(U4-Pad24)"
      (pins U4-24)
    )
    (net "Net-(U4-Pad25)"
      (pins U4-25)
    )
    (net "Net-(U4-Pad26)"
      (pins U4-26)
    )
    (net "Net-(U4-Pad27)"
      (pins U4-27)
    )
    (net "Net-(U4-Pad28)"
      (pins U4-28)
    )
    (net "Net-(U4-Pad29)"
      (pins U4-29)
    )
    (net "Net-(U4-Pad30)"
      (pins U4-30)
    )
    (net "Net-(U4-Pad31)"
      (pins U4-31)
    )
    (net "Net-(U4-Pad32)"
      (pins U4-32)
    )
    (net "Net-(U4-Pad33)"
      (pins U4-33)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13)
    )
    (net /ADC_CS_LV
      (pins U6-3 U4-12)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(U4-Pad7)"
      (pins U4-7)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1)
    )
    (net "Net-(U4-Pad36)"
      (pins U4-36)
    )
    (net "Net-(U4-Pad37)"
      (pins U4-37)
    )
    (net "Net-(U4-Pad38)"
      (pins U4-38)
    )
    (net "Net-(U4-Pad39)"
      (pins U4-39)
    )
    (net "Net-(U4-Pad40)"
      (pins U4-40)
    )
    (net "Net-(U4-Pad43)"
      (pins U4-43)
    )
    (net "Net-(U4-Pad44)"
      (pins U4-44)
    )
    (net /ADC_REF
      (pins U5-3 U7-1)
    )
    (net /ADC_CLK_HV
      (pins U6-20 U7-7)
    )
    (net /ADC_MISO_HV
      (pins U6-19 U7-6)
    )
    (net /ADC_CS_HV
      (pins U6-18 U7-5)
    )
    (net "Net-(U6-Pad17)"
      (pins U6-17)
    )
    (net "Net-(U6-Pad14)"
      (pins U6-14)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-12)
    )
    (net "Net-(U6-Pad11)"
      (pins U6-11)
    )
    (net "Net-(U6-Pad10)"
      (pins U6-10)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net /LLC_OE
      (pins U6-6)
    )
    (net "Net-(U6-Pad4)"
      (pins U6-4)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (class kicad_default "" +3V3 +5V /ADC_CLK_HV /ADC_CLK_LV /ADC_CS_HV /ADC_CS_LV
      /ADC_IN5V /ADC_INGND /ADC_MISO_HV /ADC_MISO_LV /ADC_REF /LLC_OE /S1_A0_HV
      /S1_A0_HV+ "/S1_A0_HV-" /S1_A0_LV /S1_A1_HV /S1_A1_HV+ "/S1_A1_HV-"
      /S1_A1_LV /S1_A2_HV /S1_A2_HV+ "/S1_A2_HV-" /S1_A2_LV /S1_AS_HV /S1_AS_LV
      /S2_A0_HV /S2_A0_HV+ "/S2_A0_HV-" /S2_A0_LV /S2_A1_HV /S2_A1_HV+ "/S2_A1_HV-"
      /S2_A1_LV /S2_A2_HV /S2_A2_HV+ "/S2_A2_HV-" /S2_A2_LV /S2_AS_HV /S2_AS_LV
      GND "Net-(J1-Pad0)" "Net-(J1-Pad15)" "Net-(J1-Pad5)" "Net-(J1-Pad6)"
      "Net-(J1-Pad8)" "Net-(J2-Pad0)" "Net-(J2-Pad15)" "Net-(J2-Pad5)" "Net-(J2-Pad6)"
      "Net-(J2-Pad8)" "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U2-Pad6)"
      "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)" "Net-(U4-Pad1)" "Net-(U4-Pad10)"
      "Net-(U4-Pad11)" "Net-(U4-Pad13)" "Net-(U4-Pad15)" "Net-(U4-Pad16)"
      "Net-(U4-Pad18)" "Net-(U4-Pad19)" "Net-(U4-Pad21)" "Net-(U4-Pad22)"
      "Net-(U4-Pad23)" "Net-(U4-Pad24)" "Net-(U4-Pad25)" "Net-(U4-Pad26)"
      "Net-(U4-Pad27)" "Net-(U4-Pad28)" "Net-(U4-Pad29)" "Net-(U4-Pad30)"
      "Net-(U4-Pad31)" "Net-(U4-Pad32)" "Net-(U4-Pad33)" "Net-(U4-Pad36)"
      "Net-(U4-Pad37)" "Net-(U4-Pad38)" "Net-(U4-Pad39)" "Net-(U4-Pad40)"
      "Net-(U4-Pad43)" "Net-(U4-Pad44)" "Net-(U4-Pad7)" "Net-(U4-Pad8)" "Net-(U6-Pad10)"
      "Net-(U6-Pad11)" "Net-(U6-Pad12)" "Net-(U6-Pad13)" "Net-(U6-Pad14)"
      "Net-(U6-Pad17)" "Net-(U6-Pad4)" "Net-(U6-Pad7)" "Net-(U6-Pad8)" "Net-(U6-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 200)
        (clearance 50.1)
      )
    )
  )
  (wiring
  )
)
