$date
	Thu Jan  8 10:49:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clk_50_10_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module clk_10 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
0!
$end
#5
1#
#10
b1 $
1"
#20
0"
#30
b10 $
1"
#40
1!
0"
#50
b11 $
1"
#60
0"
#70
b100 $
1"
#80
0"
#90
b0 $
0!
1"
#100
0"
#110
b1 $
1"
#120
0"
#130
b10 $
1"
#140
1!
0"
#150
b11 $
1"
#160
0"
#170
b100 $
1"
#180
0"
#190
b0 $
0!
1"
#200
0"
#210
b1 $
1"
#220
0"
#230
b10 $
1"
#240
1!
0"
#250
b11 $
1"
#260
0"
#270
b100 $
1"
#280
0"
#290
b0 $
0!
1"
#300
0"
#310
b1 $
1"
#320
0"
#330
b10 $
1"
#340
1!
0"
#350
b11 $
1"
#360
0"
#370
b100 $
1"
#380
0"
#390
b0 $
0!
1"
#400
0"
#410
b1 $
1"
#420
0"
#430
b10 $
1"
#440
1!
0"
#450
b11 $
1"
#460
0"
#470
b100 $
1"
#480
0"
#490
b0 $
0!
1"
#500
0"
#505
