3-Bit Binary to Gray Code Converter | CMOS VLSI Design
ðŸ“Œ Overview

This project implements a 3-bit Binary to Gray Code Converter using CMOS VLSI design methodology.
The complete design flow includes logic design, transistor-level schematic, physical layout, DRC/LVS verification, and delayâ€“power analysis.

Both complex logic and non-complex logic implementations are designed and compared to study area, delay, and power trade-offs.

ðŸŽ¯ Objectives

Design a 3-bit Binary to Gray Code Converter at transistor level

Implement complex and non-complex CMOS logic

Perform schematic design and transistor sizing

Create layout following design rules

Verify correctness using DRC and LVS

Analyze delay and power (pre-layout & post-layout)

Perform Monte Carlo analysis for process variations

ðŸ”§ Design Details

Inputs: B2, B1, B0

Outputs: G2, G1, G0

Design Style: CMOS VLSI

Verification: DRC, LVS

Analysis: Delay, Power, Monte Carlo
