{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627699836891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627699836892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 23:50:36 2021 " "Processing started: Fri Jul 30 23:50:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627699836892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699836892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699836892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627699837447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627699837447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-hardware " "Found design unit 1: ULA-hardware" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699851624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627699851706 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resAdd ULA.vhd(93) " "VHDL Process Statement warning at ULA.vhd(93): signal \"resAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851708 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_add ULA.vhd(94) " "VHDL Process Statement warning at ULA.vhd(94): signal \"zer_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851708 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_add ULA.vhd(95) " "VHDL Process Statement warning at ULA.vhd(95): signal \"neg_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_add ULA.vhd(96) " "VHDL Process Statement warning at ULA.vhd(96): signal \"over_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ULA.vhd(97) " "VHDL Process Statement warning at ULA.vhd(97): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resSub ULA.vhd(101) " "VHDL Process Statement warning at ULA.vhd(101): signal \"resSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_sub ULA.vhd(102) " "VHDL Process Statement warning at ULA.vhd(102): signal \"zer_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_sub ULA.vhd(103) " "VHDL Process Statement warning at ULA.vhd(103): signal \"neg_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_sub ULA.vhd(104) " "VHDL Process Statement warning at ULA.vhd(104): signal \"over_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ULA.vhd(105) " "VHDL Process Statement warning at ULA.vhd(105): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851709 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ULA.vhd(141) " "VHDL Process Statement warning at ULA.vhd(141): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851710 "|ULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ULA.vhd(148) " "VHDL Process Statement warning at ULA.vhd(148): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851710 "|ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res_bin ULA.vhd(88) " "VHDL Process Statement warning at ULA.vhd(88): inferring latch(es) for signal or variable \"res_bin\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627699851710 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[0\] ULA.vhd(88) " "Inferred latch for \"res_bin\[0\]\" at ULA.vhd(88)" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699851710 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[1\] ULA.vhd(88) " "Inferred latch for \"res_bin\[1\]\" at ULA.vhd(88)" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699851711 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[2\] ULA.vhd(88) " "Inferred latch for \"res_bin\[2\]\" at ULA.vhd(88)" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699851711 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[3\] ULA.vhd(88) " "Inferred latch for \"res_bin\[3\]\" at ULA.vhd(88)" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699851711 "|ULA"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_2_numbers.vhd 2 1 " "Using design file counter_2_numbers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_2_numbers-hardware " "Found design unit 1: counter_2_numbers-hardware" {  } { { "counter_2_numbers.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter_2_numbers.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851737 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_2_numbers " "Found entity 1: counter_2_numbers" {  } { { "counter_2_numbers.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter_2_numbers.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627699851737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2_numbers counter_2_numbers:counter " "Elaborating entity \"counter_2_numbers\" for hierarchy \"counter_2_numbers:counter\"" {  } { { "ULA.vhd" "counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699851739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-hardware " "Found design unit 1: counter-hardware" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851783 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627699851783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter_2_numbers:counter\|counter:A_counter " "Elaborating entity \"counter\" for hierarchy \"counter_2_numbers:counter\|counter:A_counter\"" {  } { { "counter_2_numbers.vhd" "A_counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter_2_numbers.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699851784 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "maximum counter.vhd(36) " "VHDL Variable Declaration warning at counter.vhd(36): used initial value expression for variable \"maximum\" because variable was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851785 "|ULA|counter_2_numbers:counter|counter:A_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(39) " "VHDL Process Statement warning at counter.vhd(39): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851785 "|ULA|counter_2_numbers:counter|counter:A_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter_2_numbers:counter\|counter:B_counter " "Elaborating entity \"counter\" for hierarchy \"counter_2_numbers:counter\|counter:B_counter\"" {  } { { "counter_2_numbers.vhd" "B_counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter_2_numbers.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699851787 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "maximum counter.vhd(36) " "VHDL Variable Declaration warning at counter.vhd(36): used initial value expression for variable \"maximum\" because variable was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851788 "|ULA|counter_2_numbers:counter|counter:B_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(39) " "VHDL Process Statement warning at counter.vhd(39): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/counter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851788 "|ULA|counter_2_numbers:counter|counter:B_counter"}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub_c2.vhd 2 1 " "Using design file add_sub_c2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub_C2-hardware " "Found design unit 1: Add_Sub_C2-hardware" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub_C2 " "Found entity 1: Add_Sub_C2" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627699851825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub_C2 Add_Sub_C2:Add_C2 " "Elaborating entity \"Add_Sub_C2\" for hierarchy \"Add_Sub_C2:Add_C2\"" {  } { { "ULA.vhd" "Add_C2" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699851827 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalA add_sub_c2.vhd(53) " "VHDL Variable Declaration warning at add_sub_c2.vhd(53): used initial value expression for variable \"signalA\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalB add_sub_c2.vhd(54) " "VHDL Variable Declaration warning at add_sub_c2.vhd(54): used initial value expression for variable \"signalB\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 54 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IS_ADD add_sub_c2.vhd(64) " "VHDL Process Statement warning at add_sub_c2.vhd(64): signal \"IS_ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalA add_sub_c2.vhd(79) " "VHDL Variable Declaration warning at add_sub_c2.vhd(79): used initial value expression for variable \"signalA\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 79 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalB add_sub_c2.vhd(80) " "VHDL Variable Declaration warning at add_sub_c2.vhd(80): used initial value expression for variable \"signalB\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 80 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "A_diff_B add_sub_c2.vhd(81) " "VHDL Variable Declaration warning at add_sub_c2.vhd(81): used initial value expression for variable \"A_diff_B\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 81 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_map add_sub_c2.vhd(84) " "VHDL Process Statement warning at add_sub_c2.vhd(84): signal \"res_map\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res add_sub_c2.vhd(87) " "VHDL Process Statement warning at add_sub_c2.vhd(87): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res add_sub_c2.vhd(96) " "VHDL Process Statement warning at add_sub_c2.vhd(96): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851830 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res add_sub_c2.vhd(99) " "VHDL Process Statement warning at add_sub_c2.vhd(99): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627699851831 "|ULA|Add_Sub_C2:Add_C2"}
{ "Warning" "WSGN_SEARCH_FILE" "fa_4_bits.vhd 2 1 " "Using design file fa_4_bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4_bits-hardware " "Found design unit 1: FA_4_bits-hardware" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/fa_4_bits.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851855 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4_bits " "Found entity 1: FA_4_bits" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/fa_4_bits.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627699851855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4_bits Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder " "Elaborating entity \"FA_4_bits\" for hierarchy \"Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\"" {  } { { "add_sub_c2.vhd" "Full_Adder" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/add_sub_c2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699851856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.vhd 2 1 " "Using design file fa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-hardware " "Found design unit 1: FA-hardware" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/fa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851884 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/fa.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627699851884 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627699851884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0 " "Elaborating entity \"FA\" for hierarchy \"Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0\"" {  } { { "fa_4_bits.vhd" "a0" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/fa_4_bits.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699851885 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "COUT " "Inserted always-enabled tri-state buffer between \"COUT\" and its non-tri-state driver." {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627699852654 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1627699852654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[1\] " "Latch res_bin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627699852656 ""}  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627699852656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[2\] " "Latch res_bin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627699852656 ""}  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627699852656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[3\] " "Latch res_bin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627699852657 ""}  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627699852657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "res_bin\[0\] " "Latch res_bin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEL\[2\] " "Ports D and ENA on the latch are fed by the same signal SEL\[2\]" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627699852657 ""}  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627699852657 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "COUT~synth " "Node \"COUT~synth\"" {  } { { "ULA.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ULA/code/ULA.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627699852830 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627699852830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627699852997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627699853627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627699853627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627699853677 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627699853677 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1627699853677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627699853677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627699853677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627699853695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 23:50:53 2021 " "Processing ended: Fri Jul 30 23:50:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627699853695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627699853695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627699853695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627699853695 ""}
