{"vcs1":{"timestamp_begin":1730781109.552463328, "rt":2.30, "ut":1.06, "st":0.35}}
{"vcselab":{"timestamp_begin":1730781111.950897938, "rt":1.45, "ut":0.27, "st":0.21}}
{"link":{"timestamp_begin":1730781113.492940091, "rt":0.46, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730781108.660848759}
{"VCS_COMP_START_TIME": 1730781108.660848759}
{"VCS_COMP_END_TIME": 1730781132.317636040}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334052}}
{"stitch_vcselab": {"peak_mem": 231584}}
