==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.4
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@I [HLS-10] Setting target device to 'xc3s500efg320-4'
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-200] Port 'input_V_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_V' is mapped to 'TDATA' by default.
@I [LIC-101] Checked in feature [VIVADO_HLS]
