
CANnon_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d550  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  0800d60c  0800d60c  0000e60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8bc  0800d8bc  0000f164  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8bc  0800d8bc  0000e8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8c4  0800d8c4  0000f164  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8c4  0800d8c4  0000e8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8c8  0800d8c8  0000e8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000164  20000000  0800d8cc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e9c  20000164  0800da30  0000f164  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002000  0800da30  00010000  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f164  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022ecd  00000000  00000000  0000f18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c19  00000000  00000000  00032059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e28  00000000  00000000  00036c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001777  00000000  00000000  00038aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022802  00000000  00000000  0003a217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027395  00000000  00000000  0005ca19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cddb4  00000000  00000000  00083dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151b62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075ec  00000000  00000000  00151ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  00159194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000164 	.word	0x20000164
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800d5f4 	.word	0x0800d5f4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000168 	.word	0x20000168
 8000100:	0800d5f4 	.word	0x0800d5f4

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000636:	f000 ff9f 	bl	8001578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063a:	f000 f83b 	bl	80006b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063e:	f000 fb21 	bl	8000c84 <MX_GPIO_Init>
  MX_DMA_Init();
 8000642:	f000 fb01 	bl	8000c48 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8000646:	f000 f885 	bl	8000754 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 800064a:	f000 f8cb 	bl	80007e4 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 800064e:	f000 fa79 	bl	8000b44 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000652:	f000 f965 	bl	8000920 <MX_TIM2_Init>
  MX_SPI2_Init();
 8000656:	f000 f925 	bl	80008a4 <MX_SPI2_Init>
  MX_TIM4_Init();
 800065a:	f000 f9df 	bl	8000a1c <MX_TIM4_Init>
  MX_USART4_UART_Init();
 800065e:	f000 fabf 	bl	8000be0 <MX_USART4_UART_Init>
  MX_IWDG_Init();
 8000662:	f000 f8ff 	bl	8000864 <MX_IWDG_Init>
  MX_USB_Device_Init();
 8000666:	f00b fa61 	bl	800bb2c <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800066a:	4b0f      	ldr	r3, [pc, #60]	@ (80006a8 <main+0x78>)
 800066c:	2104      	movs	r1, #4
 800066e:	0018      	movs	r0, r3
 8000670:	f004 ff1a 	bl	80054a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000674:	4b0c      	ldr	r3, [pc, #48]	@ (80006a8 <main+0x78>)
 8000676:	2108      	movs	r1, #8
 8000678:	0018      	movs	r0, r3
 800067a:	f004 ff15 	bl	80054a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800067e:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <main+0x78>)
 8000680:	210c      	movs	r1, #12
 8000682:	0018      	movs	r0, r3
 8000684:	f004 ff10 	bl	80054a8 <HAL_TIM_PWM_Start>

  uint8_t buffer[] = "Hello, World!\r\n";
 8000688:	003b      	movs	r3, r7
 800068a:	4a08      	ldr	r2, [pc, #32]	@ (80006ac <main+0x7c>)
 800068c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800068e:	c313      	stmia	r3!, {r0, r1, r4}
 8000690:	6812      	ldr	r2, [r2, #0]
 8000692:	601a      	str	r2, [r3, #0]
  CDC_Transmit_FS(buffer, sizeof(buffer));
 8000694:	003b      	movs	r3, r7
 8000696:	2110      	movs	r1, #16
 8000698:	0018      	movs	r0, r3
 800069a:	f00b facb 	bl	800bc34 <CDC_Transmit_FS>



  while (1)
  {
	  HAL_IWDG_Refresh(&hiwdg);
 800069e:	4b04      	ldr	r3, [pc, #16]	@ (80006b0 <main+0x80>)
 80006a0:	0018      	movs	r0, r3
 80006a2:	f002 f875 	bl	8002790 <HAL_IWDG_Refresh>
 80006a6:	e7fa      	b.n	800069e <main+0x6e>
 80006a8:	200002f8 	.word	0x200002f8
 80006ac:	0800d60c 	.word	0x0800d60c
 80006b0:	20000238 	.word	0x20000238

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b095      	sub	sp, #84	@ 0x54
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	2414      	movs	r4, #20
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	0018      	movs	r0, r3
 80006c0:	233c      	movs	r3, #60	@ 0x3c
 80006c2:	001a      	movs	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	f00c f91d 	bl	800c904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	0018      	movs	r0, r3
 80006ce:	2310      	movs	r3, #16
 80006d0:	001a      	movs	r2, r3
 80006d2:	2100      	movs	r1, #0
 80006d4:	f00c f916 	bl	800c904 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d8:	2380      	movs	r3, #128	@ 0x80
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	0018      	movs	r0, r3
 80006de:	f003 fde1 	bl	80042a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	222a      	movs	r2, #42	@ 0x2a
 80006e6:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2280      	movs	r2, #128	@ 0x80
 80006ec:	0052      	lsls	r2, r2, #1
 80006ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80006f0:	193b      	adds	r3, r7, r4
 80006f2:	2280      	movs	r2, #128	@ 0x80
 80006f4:	03d2      	lsls	r2, r2, #15
 80006f6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006f8:	0021      	movs	r1, r4
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2240      	movs	r2, #64	@ 0x40
 8000704:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2201      	movs	r2, #1
 800070a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000712:	187b      	adds	r3, r7, r1
 8000714:	0018      	movs	r0, r3
 8000716:	f003 fe11 	bl	800433c <HAL_RCC_OscConfig>
 800071a:	1e03      	subs	r3, r0, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800071e:	f000 fb4f 	bl	8000dc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2207      	movs	r2, #7
 8000726:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	2100      	movs	r1, #0
 800073e:	0018      	movs	r0, r3
 8000740:	f004 f95c 	bl	80049fc <HAL_RCC_ClockConfig>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000748:	f000 fb3a 	bl	8000dc0 <Error_Handler>
  }
}
 800074c:	46c0      	nop			@ (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	b015      	add	sp, #84	@ 0x54
 8000752:	bd90      	pop	{r4, r7, pc}

08000754 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000758:	4b20      	ldr	r3, [pc, #128]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 800075a:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <MX_FDCAN1_Init+0x8c>)
 800075c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800075e:	4b1f      	ldr	r3, [pc, #124]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000764:	4b1d      	ldr	r3, [pc, #116]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800076a:	4b1c      	ldr	r3, [pc, #112]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000770:	4b1a      	ldr	r3, [pc, #104]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000772:	2200      	movs	r2, #0
 8000774:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000776:	4b19      	ldr	r3, [pc, #100]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000778:	2200      	movs	r2, #0
 800077a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800077c:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 800077e:	2200      	movs	r2, #0
 8000780:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000782:	4b16      	ldr	r3, [pc, #88]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000784:	2210      	movs	r2, #16
 8000786:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000788:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 800078a:	2201      	movs	r2, #1
 800078c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 800078e:	4b13      	ldr	r3, [pc, #76]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000790:	2202      	movs	r2, #2
 8000792:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000794:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 8000796:	2202      	movs	r2, #2
 8000798:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800079a:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 800079c:	2201      	movs	r2, #1
 800079e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80007ac:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80007b2:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80007b8:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007be:	4b07      	ldr	r3, [pc, #28]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007c4:	4b05      	ldr	r3, [pc, #20]	@ (80007dc <MX_FDCAN1_Init+0x88>)
 80007c6:	0018      	movs	r0, r3
 80007c8:	f001 faf6 	bl	8001db8 <HAL_FDCAN_Init>
 80007cc:	1e03      	subs	r3, r0, #0
 80007ce:	d001      	beq.n	80007d4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80007d0:	f000 faf6 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80007d4:	46c0      	nop			@ (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			@ (mov r8, r8)
 80007dc:	20000180 	.word	0x20000180
 80007e0:	40006400 	.word	0x40006400

080007e4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000858 <MX_I2C2_Init+0x74>)
 80007ea:	4a1c      	ldr	r2, [pc, #112]	@ (800085c <MX_I2C2_Init+0x78>)
 80007ec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 80007ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <MX_I2C2_Init+0x74>)
 80007f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000860 <MX_I2C2_Init+0x7c>)
 80007f2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007f4:	4b18      	ldr	r3, [pc, #96]	@ (8000858 <MX_I2C2_Init+0x74>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007fa:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <MX_I2C2_Init+0x74>)
 80007fc:	2201      	movs	r2, #1
 80007fe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000800:	4b15      	ldr	r3, [pc, #84]	@ (8000858 <MX_I2C2_Init+0x74>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000806:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <MX_I2C2_Init+0x74>)
 8000808:	2200      	movs	r2, #0
 800080a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800080c:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <MX_I2C2_Init+0x74>)
 800080e:	2200      	movs	r2, #0
 8000810:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000812:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <MX_I2C2_Init+0x74>)
 8000814:	2200      	movs	r2, #0
 8000816:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000818:	4b0f      	ldr	r3, [pc, #60]	@ (8000858 <MX_I2C2_Init+0x74>)
 800081a:	2200      	movs	r2, #0
 800081c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800081e:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <MX_I2C2_Init+0x74>)
 8000820:	0018      	movs	r0, r3
 8000822:	f001 fe25 	bl	8002470 <HAL_I2C_Init>
 8000826:	1e03      	subs	r3, r0, #0
 8000828:	d001      	beq.n	800082e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800082a:	f000 fac9 	bl	8000dc0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800082e:	4b0a      	ldr	r3, [pc, #40]	@ (8000858 <MX_I2C2_Init+0x74>)
 8000830:	2100      	movs	r1, #0
 8000832:	0018      	movs	r0, r3
 8000834:	f001 fec2 	bl	80025bc <HAL_I2CEx_ConfigAnalogFilter>
 8000838:	1e03      	subs	r3, r0, #0
 800083a:	d001      	beq.n	8000840 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800083c:	f000 fac0 	bl	8000dc0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000840:	4b05      	ldr	r3, [pc, #20]	@ (8000858 <MX_I2C2_Init+0x74>)
 8000842:	2100      	movs	r1, #0
 8000844:	0018      	movs	r0, r3
 8000846:	f001 ff05 	bl	8002654 <HAL_I2CEx_ConfigDigitalFilter>
 800084a:	1e03      	subs	r3, r0, #0
 800084c:	d001      	beq.n	8000852 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800084e:	f000 fab7 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200001e4 	.word	0x200001e4
 800085c:	40005800 	.word	0x40005800
 8000860:	00303d5b 	.word	0x00303d5b

08000864 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000868:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_IWDG_Init+0x34>)
 800086a:	4a0c      	ldr	r2, [pc, #48]	@ (800089c <MX_IWDG_Init+0x38>)
 800086c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 800086e:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <MX_IWDG_Init+0x34>)
 8000870:	2206      	movs	r2, #6
 8000872:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000874:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_IWDG_Init+0x34>)
 8000876:	4a0a      	ldr	r2, [pc, #40]	@ (80008a0 <MX_IWDG_Init+0x3c>)
 8000878:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 125;
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <MX_IWDG_Init+0x34>)
 800087c:	227d      	movs	r2, #125	@ 0x7d
 800087e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000880:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <MX_IWDG_Init+0x34>)
 8000882:	0018      	movs	r0, r3
 8000884:	f001 ff32 	bl	80026ec <HAL_IWDG_Init>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 800088c:	f000 fa98 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000890:	46c0      	nop			@ (mov r8, r8)
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	20000238 	.word	0x20000238
 800089c:	40003000 	.word	0x40003000
 80008a0:	00000fff 	.word	0x00000fff

080008a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008aa:	4a1c      	ldr	r2, [pc, #112]	@ (800091c <MX_SPI2_Init+0x78>)
 80008ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008b0:	2282      	movs	r2, #130	@ 0x82
 80008b2:	0052      	lsls	r2, r2, #1
 80008b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008b6:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008bc:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008be:	22e0      	movs	r2, #224	@ 0xe0
 80008c0:	00d2      	lsls	r2, r2, #3
 80008c2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c4:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ca:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008d2:	2280      	movs	r2, #128	@ 0x80
 80008d4:	02d2      	lsls	r2, r2, #11
 80008d6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008f0:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008f2:	2207      	movs	r2, #7
 80008f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_SPI2_Init+0x74>)
 80008fe:	2208      	movs	r2, #8
 8000900:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000902:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <MX_SPI2_Init+0x74>)
 8000904:	0018      	movs	r0, r3
 8000906:	f004 fc5f 	bl	80051c8 <HAL_SPI_Init>
 800090a:	1e03      	subs	r3, r0, #0
 800090c:	d001      	beq.n	8000912 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800090e:	f000 fa57 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000248 	.word	0x20000248
 800091c:	40003800 	.word	0x40003800

08000920 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08e      	sub	sp, #56	@ 0x38
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000926:	2328      	movs	r3, #40	@ 0x28
 8000928:	18fb      	adds	r3, r7, r3
 800092a:	0018      	movs	r0, r3
 800092c:	2310      	movs	r3, #16
 800092e:	001a      	movs	r2, r3
 8000930:	2100      	movs	r1, #0
 8000932:	f00b ffe7 	bl	800c904 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000936:	231c      	movs	r3, #28
 8000938:	18fb      	adds	r3, r7, r3
 800093a:	0018      	movs	r0, r3
 800093c:	230c      	movs	r3, #12
 800093e:	001a      	movs	r2, r3
 8000940:	2100      	movs	r1, #0
 8000942:	f00b ffdf 	bl	800c904 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000946:	003b      	movs	r3, r7
 8000948:	0018      	movs	r0, r3
 800094a:	231c      	movs	r3, #28
 800094c:	001a      	movs	r2, r3
 800094e:	2100      	movs	r1, #0
 8000950:	f00b ffd8 	bl	800c904 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000954:	4b30      	ldr	r3, [pc, #192]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 8000956:	2280      	movs	r2, #128	@ 0x80
 8000958:	05d2      	lsls	r2, r2, #23
 800095a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 800095c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 800095e:	2203      	movs	r2, #3
 8000960:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000962:	4b2d      	ldr	r3, [pc, #180]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 8000964:	2200      	movs	r2, #0
 8000966:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000968:	4b2b      	ldr	r3, [pc, #172]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 800096a:	2209      	movs	r2, #9
 800096c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800096e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000974:	4b28      	ldr	r3, [pc, #160]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800097a:	4b27      	ldr	r3, [pc, #156]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 800097c:	0018      	movs	r0, r3
 800097e:	f004 fcdb 	bl	8005338 <HAL_TIM_Base_Init>
 8000982:	1e03      	subs	r3, r0, #0
 8000984:	d001      	beq.n	800098a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000986:	f000 fa1b 	bl	8000dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800098a:	2128      	movs	r1, #40	@ 0x28
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2280      	movs	r2, #128	@ 0x80
 8000990:	0152      	lsls	r2, r2, #5
 8000992:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000994:	187a      	adds	r2, r7, r1
 8000996:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 8000998:	0011      	movs	r1, r2
 800099a:	0018      	movs	r0, r3
 800099c:	f004 ff74 	bl	8005888 <HAL_TIM_ConfigClockSource>
 80009a0:	1e03      	subs	r3, r0, #0
 80009a2:	d001      	beq.n	80009a8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80009a4:	f000 fa0c 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 80009aa:	0018      	movs	r0, r3
 80009ac:	f004 fd1c 	bl	80053e8 <HAL_TIM_PWM_Init>
 80009b0:	1e03      	subs	r3, r0, #0
 80009b2:	d001      	beq.n	80009b8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80009b4:	f000 fa04 	bl	8000dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009b8:	211c      	movs	r1, #28
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009c6:	187a      	adds	r2, r7, r1
 80009c8:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 80009ca:	0011      	movs	r1, r2
 80009cc:	0018      	movs	r0, r3
 80009ce:	f005 fc4d 	bl	800626c <HAL_TIMEx_MasterConfigSynchronization>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80009d6:	f000 f9f3 	bl	8000dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009da:	003b      	movs	r3, r7
 80009dc:	2260      	movs	r2, #96	@ 0x60
 80009de:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 5;
 80009e0:	003b      	movs	r3, r7
 80009e2:	2205      	movs	r2, #5
 80009e4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009e6:	003b      	movs	r3, r7
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009ec:	003b      	movs	r3, r7
 80009ee:	2200      	movs	r2, #0
 80009f0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009f2:	0039      	movs	r1, r7
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 80009f6:	2204      	movs	r2, #4
 80009f8:	0018      	movs	r0, r3
 80009fa:	f004 fe45 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 80009fe:	1e03      	subs	r3, r0, #0
 8000a00:	d001      	beq.n	8000a06 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000a02:	f000 f9dd 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a06:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <MX_TIM2_Init+0xf8>)
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f000 fb73 	bl	80010f4 <HAL_TIM_MspPostInit>

}
 8000a0e:	46c0      	nop			@ (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b00e      	add	sp, #56	@ 0x38
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	200002ac 	.word	0x200002ac

08000a1c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08e      	sub	sp, #56	@ 0x38
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a22:	2328      	movs	r3, #40	@ 0x28
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	0018      	movs	r0, r3
 8000a28:	2310      	movs	r3, #16
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	f00b ff69 	bl	800c904 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a32:	231c      	movs	r3, #28
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	0018      	movs	r0, r3
 8000a38:	230c      	movs	r3, #12
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f00b ff61 	bl	800c904 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a42:	003b      	movs	r3, r7
 8000a44:	0018      	movs	r0, r3
 8000a46:	231c      	movs	r3, #28
 8000a48:	001a      	movs	r2, r3
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	f00b ff5a 	bl	800c904 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a50:	4b39      	ldr	r3, [pc, #228]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a52:	4a3a      	ldr	r2, [pc, #232]	@ (8000b3c <MX_TIM4_Init+0x120>)
 8000a54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8000a56:	4b38      	ldr	r3, [pc, #224]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a58:	2203      	movs	r2, #3
 8000a5a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5c:	4b36      	ldr	r3, [pc, #216]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7999;
 8000a62:	4b35      	ldr	r3, [pc, #212]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a64:	4a36      	ldr	r2, [pc, #216]	@ (8000b40 <MX_TIM4_Init+0x124>)
 8000a66:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a68:	4b33      	ldr	r3, [pc, #204]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a6e:	4b32      	ldr	r3, [pc, #200]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a70:	2280      	movs	r2, #128	@ 0x80
 8000a72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a74:	4b30      	ldr	r3, [pc, #192]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a76:	0018      	movs	r0, r3
 8000a78:	f004 fc5e 	bl	8005338 <HAL_TIM_Base_Init>
 8000a7c:	1e03      	subs	r3, r0, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000a80:	f000 f99e 	bl	8000dc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a84:	2128      	movs	r1, #40	@ 0x28
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2280      	movs	r2, #128	@ 0x80
 8000a8a:	0152      	lsls	r2, r2, #5
 8000a8c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a8e:	187a      	adds	r2, r7, r1
 8000a90:	4b29      	ldr	r3, [pc, #164]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000a92:	0011      	movs	r1, r2
 8000a94:	0018      	movs	r0, r3
 8000a96:	f004 fef7 	bl	8005888 <HAL_TIM_ConfigClockSource>
 8000a9a:	1e03      	subs	r3, r0, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8000a9e:	f000 f98f 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000aa2:	4b25      	ldr	r3, [pc, #148]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f004 fc9f 	bl	80053e8 <HAL_TIM_PWM_Init>
 8000aaa:	1e03      	subs	r3, r0, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8000aae:	f000 f987 	bl	8000dc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ab2:	211c      	movs	r1, #28
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ac0:	187a      	adds	r2, r7, r1
 8000ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f005 fbd0 	bl	800626c <HAL_TIMEx_MasterConfigSynchronization>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 8000ad0:	f000 f976 	bl	8000dc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ad4:	003b      	movs	r3, r7
 8000ad6:	2260      	movs	r2, #96	@ 0x60
 8000ad8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 1;
 8000ada:	003b      	movs	r3, r7
 8000adc:	2201      	movs	r2, #1
 8000ade:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000ae0:	003b      	movs	r3, r7
 8000ae2:	2202      	movs	r2, #2
 8000ae4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ae6:	003b      	movs	r3, r7
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000aec:	0039      	movs	r1, r7
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000af0:	2204      	movs	r2, #4
 8000af2:	0018      	movs	r0, r3
 8000af4:	f004 fdc8 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 8000af8:	1e03      	subs	r3, r0, #0
 8000afa:	d001      	beq.n	8000b00 <MX_TIM4_Init+0xe4>
  {
    Error_Handler();
 8000afc:	f000 f960 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b00:	0039      	movs	r1, r7
 8000b02:	4b0d      	ldr	r3, [pc, #52]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000b04:	2208      	movs	r2, #8
 8000b06:	0018      	movs	r0, r3
 8000b08:	f004 fdbe 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 8000b0c:	1e03      	subs	r3, r0, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_TIM4_Init+0xf8>
  {
    Error_Handler();
 8000b10:	f000 f956 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b14:	0039      	movs	r1, r7
 8000b16:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000b18:	220c      	movs	r2, #12
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f004 fdb4 	bl	8005688 <HAL_TIM_PWM_ConfigChannel>
 8000b20:	1e03      	subs	r3, r0, #0
 8000b22:	d001      	beq.n	8000b28 <MX_TIM4_Init+0x10c>
  {
    Error_Handler();
 8000b24:	f000 f94c 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000b28:	4b03      	ldr	r3, [pc, #12]	@ (8000b38 <MX_TIM4_Init+0x11c>)
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f000 fae2 	bl	80010f4 <HAL_TIM_MspPostInit>

}
 8000b30:	46c0      	nop			@ (mov r8, r8)
 8000b32:	46bd      	mov	sp, r7
 8000b34:	b00e      	add	sp, #56	@ 0x38
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	200002f8 	.word	0x200002f8
 8000b3c:	40000800 	.word	0x40000800
 8000b40:	00001f3f 	.word	0x00001f3f

08000b44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b48:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b4a:	4a24      	ldr	r2, [pc, #144]	@ (8000bdc <MX_USART2_UART_Init+0x98>)
 8000b4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b4e:	4b22      	ldr	r3, [pc, #136]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b50:	22e1      	movs	r2, #225	@ 0xe1
 8000b52:	0252      	lsls	r2, r2, #9
 8000b54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b56:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b62:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b74:	4b18      	ldr	r3, [pc, #96]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b7a:	4b17      	ldr	r3, [pc, #92]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b80:	4b15      	ldr	r3, [pc, #84]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b86:	4b14      	ldr	r3, [pc, #80]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f005 fbe2 	bl	8006358 <HAL_UART_Init>
 8000b94:	1e03      	subs	r3, r0, #0
 8000b96:	d001      	beq.n	8000b9c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b98:	f000 f912 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f006 fd91 	bl	80076c8 <HAL_UARTEx_SetTxFifoThreshold>
 8000ba6:	1e03      	subs	r3, r0, #0
 8000ba8:	d001      	beq.n	8000bae <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000baa:	f000 f909 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bae:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f006 fdc8 	bl	8007748 <HAL_UARTEx_SetRxFifoThreshold>
 8000bb8:	1e03      	subs	r3, r0, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000bbc:	f000 f900 	bl	8000dc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <MX_USART2_UART_Init+0x94>)
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f006 fd46 	bl	8007654 <HAL_UARTEx_DisableFifoMode>
 8000bc8:	1e03      	subs	r3, r0, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000bcc:	f000 f8f8 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bd0:	46c0      	nop			@ (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	46c0      	nop			@ (mov r8, r8)
 8000bd8:	20000344 	.word	0x20000344
 8000bdc:	40004400 	.word	0x40004400

08000be0 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000be4:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000be6:	4a17      	ldr	r2, [pc, #92]	@ (8000c44 <MX_USART4_UART_Init+0x64>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000bea:	4b15      	ldr	r3, [pc, #84]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000bec:	22e1      	movs	r2, #225	@ 0xe1
 8000bee:	0252      	lsls	r2, r2, #9
 8000bf0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b13      	ldr	r3, [pc, #76]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b0e      	ldr	r3, [pc, #56]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b0b      	ldr	r3, [pc, #44]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c16:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c1c:	4b08      	ldr	r3, [pc, #32]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c22:	4b07      	ldr	r3, [pc, #28]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c28:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <MX_USART4_UART_Init+0x60>)
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f005 fb94 	bl	8006358 <HAL_UART_Init>
 8000c30:	1e03      	subs	r3, r0, #0
 8000c32:	d001      	beq.n	8000c38 <MX_USART4_UART_Init+0x58>
  {
    Error_Handler();
 8000c34:	f000 f8c4 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000c38:	46c0      	nop			@ (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	200003d8 	.word	0x200003d8
 8000c44:	40004c00 	.word	0x40004c00

08000c48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c80 <MX_DMA_Init+0x38>)
 8000c50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c52:	4b0b      	ldr	r3, [pc, #44]	@ (8000c80 <MX_DMA_Init+0x38>)
 8000c54:	2101      	movs	r1, #1
 8000c56:	430a      	orrs	r2, r1
 8000c58:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <MX_DMA_Init+0x38>)
 8000c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4013      	ands	r3, r2
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2100      	movs	r1, #0
 8000c6a:	200a      	movs	r0, #10
 8000c6c:	f000 fdcc 	bl	8001808 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c70:	200a      	movs	r0, #10
 8000c72:	f000 fdde 	bl	8001832 <HAL_NVIC_EnableIRQ>

}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	40021000 	.word	0x40021000

08000c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c84:	b590      	push	{r4, r7, lr}
 8000c86:	b089      	sub	sp, #36	@ 0x24
 8000c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8a:	240c      	movs	r4, #12
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	0018      	movs	r0, r3
 8000c90:	2314      	movs	r3, #20
 8000c92:	001a      	movs	r2, r3
 8000c94:	2100      	movs	r1, #0
 8000c96:	f00b fe35 	bl	800c904 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	4b28      	ldr	r3, [pc, #160]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c9e:	4b27      	ldr	r3, [pc, #156]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ca6:	4b25      	ldr	r3, [pc, #148]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000caa:	2201      	movs	r2, #1
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb2:	4b22      	ldr	r3, [pc, #136]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cb6:	4b21      	ldr	r3, [pc, #132]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000cb8:	2102      	movs	r1, #2
 8000cba:	430a      	orrs	r2, r1
 8000cbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cc2:	2202      	movs	r2, #2
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cca:	4b1c      	ldr	r3, [pc, #112]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000ccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cce:	4b1b      	ldr	r3, [pc, #108]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000cd0:	2108      	movs	r1, #8
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cd6:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <MX_GPIO_Init+0xb8>)
 8000cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cda:	2208      	movs	r2, #8
 8000cdc:	4013      	ands	r3, r2
 8000cde:	603b      	str	r3, [r7, #0]
 8000ce0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BLE_RESET_Pin|CAN_PWR_EN_Pin, GPIO_PIN_RESET);
 8000ce2:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <MX_GPIO_Init+0xbc>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2112      	movs	r1, #18
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f001 fba3 	bl	8002434 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BLE_RESET_Pin CAN_PWR_EN_Pin */
  GPIO_InitStruct.Pin = BLE_RESET_Pin|CAN_PWR_EN_Pin;
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	2212      	movs	r2, #18
 8000cf2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf4:	193b      	adds	r3, r7, r4
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	193b      	adds	r3, r7, r4
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d00:	193b      	adds	r3, r7, r4
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d06:	193b      	adds	r3, r7, r4
 8000d08:	4a0d      	ldr	r2, [pc, #52]	@ (8000d40 <MX_GPIO_Init+0xbc>)
 8000d0a:	0019      	movs	r1, r3
 8000d0c:	0010      	movs	r0, r2
 8000d0e:	f001 fa25 	bl	800215c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_SPI_IRQ_Pin USR_BTN_Pin */
  GPIO_InitStruct.Pin = BLE_SPI_IRQ_Pin|USR_BTN_Pin;
 8000d12:	0021      	movs	r1, r4
 8000d14:	187b      	adds	r3, r7, r1
 8000d16:	22c0      	movs	r2, #192	@ 0xc0
 8000d18:	01d2      	lsls	r2, r2, #7
 8000d1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2200      	movs	r2, #0
 8000d20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	4a05      	ldr	r2, [pc, #20]	@ (8000d40 <MX_GPIO_Init+0xbc>)
 8000d2c:	0019      	movs	r1, r3
 8000d2e:	0010      	movs	r0, r2
 8000d30:	f001 fa14 	bl	800215c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d34:	46c0      	nop			@ (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b009      	add	sp, #36	@ 0x24
 8000d3a:	bd90      	pop	{r4, r7, pc}
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	50000400 	.word	0x50000400

08000d44 <breathe_LED>:

/* USER CODE BEGIN 4 */
void breathe_LED(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,LED_duty);
 8000d48:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <breathe_LED+0x70>)
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <breathe_LED+0x74>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	639a      	str	r2, [r3, #56]	@ 0x38
		  	  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,LED_duty);
 8000d52:	4b18      	ldr	r3, [pc, #96]	@ (8000db4 <breathe_LED+0x70>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <breathe_LED+0x74>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	63da      	str	r2, [r3, #60]	@ 0x3c
		  	  __HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_4,LED_duty);
 8000d5c:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <breathe_LED+0x70>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <breathe_LED+0x74>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	641a      	str	r2, [r3, #64]	@ 0x40

		  	  if(LED_direction == 1) //counting up
 8000d66:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <breathe_LED+0x78>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d105      	bne.n	8000d7a <breathe_LED+0x36>
		  	  {
		  		  LED_duty++;
 8000d6e:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <breathe_LED+0x70>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	1c5a      	adds	r2, r3, #1
 8000d74:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <breathe_LED+0x70>)
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	e008      	b.n	8000d8c <breathe_LED+0x48>
		  	  }
		  	  else if (LED_direction == 0)//counting down
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <breathe_LED+0x78>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d104      	bne.n	8000d8c <breathe_LED+0x48>
		  	  {
		  		  LED_duty--;
 8000d82:	4b0c      	ldr	r3, [pc, #48]	@ (8000db4 <breathe_LED+0x70>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	1e5a      	subs	r2, r3, #1
 8000d88:	4b0a      	ldr	r3, [pc, #40]	@ (8000db4 <breathe_LED+0x70>)
 8000d8a:	601a      	str	r2, [r3, #0]
		  	  }

		  	  if(LED_duty == 800)
 8000d8c:	4b09      	ldr	r3, [pc, #36]	@ (8000db4 <breathe_LED+0x70>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	23c8      	movs	r3, #200	@ 0xc8
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d103      	bne.n	8000da0 <breathe_LED+0x5c>
		  	  {
		  		  LED_direction = 0;
 8000d98:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <breathe_LED+0x78>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
		  	  else if (LED_duty == 1)
		  	  {
		  		  LED_direction = 1;
		  	  }

}
 8000d9e:	e006      	b.n	8000dae <breathe_LED+0x6a>
		  	  else if (LED_duty == 1)
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <breathe_LED+0x70>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d102      	bne.n	8000dae <breathe_LED+0x6a>
		  		  LED_direction = 1;
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <breathe_LED+0x78>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	601a      	str	r2, [r3, #0]
}
 8000dae:	46c0      	nop			@ (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000000 	.word	0x20000000
 8000db8:	200002f8 	.word	0x200002f8
 8000dbc:	20000004 	.word	0x20000004

08000dc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc4:	b672      	cpsid	i
}
 8000dc6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dc8:	46c0      	nop			@ (mov r8, r8)
 8000dca:	e7fd      	b.n	8000dc8 <Error_Handler+0x8>

08000dcc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd2:	4b11      	ldr	r3, [pc, #68]	@ (8000e18 <HAL_MspInit+0x4c>)
 8000dd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000dd6:	4b10      	ldr	r3, [pc, #64]	@ (8000e18 <HAL_MspInit+0x4c>)
 8000dd8:	2101      	movs	r1, #1
 8000dda:	430a      	orrs	r2, r1
 8000ddc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000dde:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <HAL_MspInit+0x4c>)
 8000de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de2:	2201      	movs	r2, #1
 8000de4:	4013      	ands	r3, r2
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dea:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <HAL_MspInit+0x4c>)
 8000dec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dee:	4b0a      	ldr	r3, [pc, #40]	@ (8000e18 <HAL_MspInit+0x4c>)
 8000df0:	2180      	movs	r1, #128	@ 0x80
 8000df2:	0549      	lsls	r1, r1, #21
 8000df4:	430a      	orrs	r2, r1
 8000df6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000df8:	4b07      	ldr	r3, [pc, #28]	@ (8000e18 <HAL_MspInit+0x4c>)
 8000dfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dfc:	2380      	movs	r3, #128	@ 0x80
 8000dfe:	055b      	lsls	r3, r3, #21
 8000e00:	4013      	ands	r3, r2
 8000e02:	603b      	str	r3, [r7, #0]
 8000e04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000e06:	23c0      	movs	r3, #192	@ 0xc0
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f000 fc3a 	bl	8001684 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e10:	46c0      	nop			@ (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b002      	add	sp, #8
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40021000 	.word	0x40021000

08000e1c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b09d      	sub	sp, #116	@ 0x74
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e24:	235c      	movs	r3, #92	@ 0x5c
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	0018      	movs	r0, r3
 8000e2a:	2314      	movs	r3, #20
 8000e2c:	001a      	movs	r2, r3
 8000e2e:	2100      	movs	r1, #0
 8000e30:	f00b fd68 	bl	800c904 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e34:	2410      	movs	r4, #16
 8000e36:	193b      	adds	r3, r7, r4
 8000e38:	0018      	movs	r0, r3
 8000e3a:	234c      	movs	r3, #76	@ 0x4c
 8000e3c:	001a      	movs	r2, r3
 8000e3e:	2100      	movs	r1, #0
 8000e40:	f00b fd60 	bl	800c904 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a22      	ldr	r2, [pc, #136]	@ (8000ed4 <HAL_FDCAN_MspInit+0xb8>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d13e      	bne.n	8000ecc <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e4e:	193b      	adds	r3, r7, r4
 8000e50:	2280      	movs	r2, #128	@ 0x80
 8000e52:	0492      	lsls	r2, r2, #18
 8000e54:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000e56:	193b      	adds	r3, r7, r4
 8000e58:	2200      	movs	r2, #0
 8000e5a:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e5c:	193b      	adds	r3, r7, r4
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f003 ff76 	bl	8004d50 <HAL_RCCEx_PeriphCLKConfig>
 8000e64:	1e03      	subs	r3, r0, #0
 8000e66:	d001      	beq.n	8000e6c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000e68:	f7ff ffaa 	bl	8000dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <HAL_FDCAN_MspInit+0xbc>)
 8000e6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e70:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <HAL_FDCAN_MspInit+0xbc>)
 8000e72:	2180      	movs	r1, #128	@ 0x80
 8000e74:	0149      	lsls	r1, r1, #5
 8000e76:	430a      	orrs	r2, r1
 8000e78:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e7a:	4b17      	ldr	r3, [pc, #92]	@ (8000ed8 <HAL_FDCAN_MspInit+0xbc>)
 8000e7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e7e:	2380      	movs	r3, #128	@ 0x80
 8000e80:	015b      	lsls	r3, r3, #5
 8000e82:	4013      	ands	r3, r2
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e88:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <HAL_FDCAN_MspInit+0xbc>)
 8000e8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000e8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ed8 <HAL_FDCAN_MspInit+0xbc>)
 8000e8e:	2108      	movs	r1, #8
 8000e90:	430a      	orrs	r2, r1
 8000e92:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e94:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <HAL_FDCAN_MspInit+0xbc>)
 8000e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e98:	2208      	movs	r2, #8
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ea0:	215c      	movs	r1, #92	@ 0x5c
 8000ea2:	187b      	adds	r3, r7, r1
 8000ea4:	2203      	movs	r2, #3
 8000ea6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	187b      	adds	r3, r7, r1
 8000eaa:	2202      	movs	r2, #2
 8000eac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	187b      	adds	r3, r7, r1
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	187b      	adds	r3, r7, r1
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8000eba:	187b      	adds	r3, r7, r1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	4a06      	ldr	r2, [pc, #24]	@ (8000edc <HAL_FDCAN_MspInit+0xc0>)
 8000ec4:	0019      	movs	r1, r3
 8000ec6:	0010      	movs	r0, r2
 8000ec8:	f001 f948 	bl	800215c <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000ecc:	46c0      	nop			@ (mov r8, r8)
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b01d      	add	sp, #116	@ 0x74
 8000ed2:	bd90      	pop	{r4, r7, pc}
 8000ed4:	40006400 	.word	0x40006400
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	50000c00 	.word	0x50000c00

08000ee0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b09d      	sub	sp, #116	@ 0x74
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	235c      	movs	r3, #92	@ 0x5c
 8000eea:	18fb      	adds	r3, r7, r3
 8000eec:	0018      	movs	r0, r3
 8000eee:	2314      	movs	r3, #20
 8000ef0:	001a      	movs	r2, r3
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	f00b fd06 	bl	800c904 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef8:	2410      	movs	r4, #16
 8000efa:	193b      	adds	r3, r7, r4
 8000efc:	0018      	movs	r0, r3
 8000efe:	234c      	movs	r3, #76	@ 0x4c
 8000f00:	001a      	movs	r2, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	f00b fcfe 	bl	800c904 <memset>
  if(hi2c->Instance==I2C2)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a22      	ldr	r2, [pc, #136]	@ (8000f98 <HAL_I2C_MspInit+0xb8>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d13e      	bne.n	8000f90 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000f12:	193b      	adds	r3, r7, r4
 8000f14:	2240      	movs	r2, #64	@ 0x40
 8000f16:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000f18:	193b      	adds	r3, r7, r4
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f1e:	193b      	adds	r3, r7, r4
 8000f20:	0018      	movs	r0, r3
 8000f22:	f003 ff15 	bl	8004d50 <HAL_RCCEx_PeriphCLKConfig>
 8000f26:	1e03      	subs	r3, r0, #0
 8000f28:	d001      	beq.n	8000f2e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000f2a:	f7ff ff49 	bl	8000dc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f9c <HAL_I2C_MspInit+0xbc>)
 8000f30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f32:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <HAL_I2C_MspInit+0xbc>)
 8000f34:	2101      	movs	r1, #1
 8000f36:	430a      	orrs	r2, r1
 8000f38:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f3a:	4b18      	ldr	r3, [pc, #96]	@ (8000f9c <HAL_I2C_MspInit+0xbc>)
 8000f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f3e:	2201      	movs	r2, #1
 8000f40:	4013      	ands	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SDA
    PA7     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f46:	215c      	movs	r1, #92	@ 0x5c
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	22c0      	movs	r2, #192	@ 0xc0
 8000f4c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f4e:	187b      	adds	r3, r7, r1
 8000f50:	2212      	movs	r2, #18
 8000f52:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	187b      	adds	r3, r7, r1
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C2;
 8000f60:	187b      	adds	r3, r7, r1
 8000f62:	2208      	movs	r2, #8
 8000f64:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f66:	187a      	adds	r2, r7, r1
 8000f68:	23a0      	movs	r3, #160	@ 0xa0
 8000f6a:	05db      	lsls	r3, r3, #23
 8000f6c:	0011      	movs	r1, r2
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f001 f8f4 	bl	800215c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000f74:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <HAL_I2C_MspInit+0xbc>)
 8000f76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_I2C_MspInit+0xbc>)
 8000f7a:	2180      	movs	r1, #128	@ 0x80
 8000f7c:	03c9      	lsls	r1, r1, #15
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <HAL_I2C_MspInit+0xbc>)
 8000f84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f86:	2380      	movs	r3, #128	@ 0x80
 8000f88:	03db      	lsls	r3, r3, #15
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	60bb      	str	r3, [r7, #8]
 8000f8e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000f90:	46c0      	nop			@ (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b01d      	add	sp, #116	@ 0x74
 8000f96:	bd90      	pop	{r4, r7, pc}
 8000f98:	40005800 	.word	0x40005800
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b08b      	sub	sp, #44	@ 0x2c
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	2414      	movs	r4, #20
 8000faa:	193b      	adds	r3, r7, r4
 8000fac:	0018      	movs	r0, r3
 8000fae:	2314      	movs	r3, #20
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	f00b fca6 	bl	800c904 <memset>
  if(hspi->Instance==SPI2)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a32      	ldr	r2, [pc, #200]	@ (8001088 <HAL_SPI_MspInit+0xe8>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d15d      	bne.n	800107e <HAL_SPI_MspInit+0xde>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fc2:	4b32      	ldr	r3, [pc, #200]	@ (800108c <HAL_SPI_MspInit+0xec>)
 8000fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fc6:	4b31      	ldr	r3, [pc, #196]	@ (800108c <HAL_SPI_MspInit+0xec>)
 8000fc8:	2180      	movs	r1, #128	@ 0x80
 8000fca:	01c9      	lsls	r1, r1, #7
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fd0:	4b2e      	ldr	r3, [pc, #184]	@ (800108c <HAL_SPI_MspInit+0xec>)
 8000fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fd4:	2380      	movs	r3, #128	@ 0x80
 8000fd6:	01db      	lsls	r3, r3, #7
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <HAL_SPI_MspInit+0xec>)
 8000fe0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800108c <HAL_SPI_MspInit+0xec>)
 8000fe4:	2102      	movs	r1, #2
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	635a      	str	r2, [r3, #52]	@ 0x34
 8000fea:	4b28      	ldr	r3, [pc, #160]	@ (800108c <HAL_SPI_MspInit+0xec>)
 8000fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fee:	2202      	movs	r2, #2
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB11     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2204      	movs	r2, #4
 8000ffa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	2202      	movs	r2, #2
 8001000:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	193b      	adds	r3, r7, r4
 8001004:	2200      	movs	r2, #0
 8001006:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	193b      	adds	r3, r7, r4
 800100a:	2200      	movs	r2, #0
 800100c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800100e:	193b      	adds	r3, r7, r4
 8001010:	2201      	movs	r2, #1
 8001012:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001014:	193b      	adds	r3, r7, r4
 8001016:	4a1e      	ldr	r2, [pc, #120]	@ (8001090 <HAL_SPI_MspInit+0xf0>)
 8001018:	0019      	movs	r1, r3
 800101a:	0010      	movs	r0, r2
 800101c:	f001 f89e 	bl	800215c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001020:	0021      	movs	r1, r4
 8001022:	187b      	adds	r3, r7, r1
 8001024:	2280      	movs	r2, #128	@ 0x80
 8001026:	00d2      	lsls	r2, r2, #3
 8001028:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	000c      	movs	r4, r1
 800102c:	193b      	adds	r3, r7, r4
 800102e:	2202      	movs	r2, #2
 8001030:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	193b      	adds	r3, r7, r4
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	193b      	adds	r3, r7, r4
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800103e:	193b      	adds	r3, r7, r4
 8001040:	2205      	movs	r2, #5
 8001042:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001044:	193b      	adds	r3, r7, r4
 8001046:	4a12      	ldr	r2, [pc, #72]	@ (8001090 <HAL_SPI_MspInit+0xf0>)
 8001048:	0019      	movs	r1, r3
 800104a:	0010      	movs	r0, r2
 800104c:	f001 f886 	bl	800215c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001050:	0021      	movs	r1, r4
 8001052:	187b      	adds	r3, r7, r1
 8001054:	22c0      	movs	r2, #192	@ 0xc0
 8001056:	0152      	lsls	r2, r2, #5
 8001058:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	187b      	adds	r3, r7, r1
 800105c:	2202      	movs	r2, #2
 800105e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	187b      	adds	r3, r7, r1
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	187b      	adds	r3, r7, r1
 8001068:	2200      	movs	r2, #0
 800106a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2200      	movs	r2, #0
 8001070:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001072:	187b      	adds	r3, r7, r1
 8001074:	4a06      	ldr	r2, [pc, #24]	@ (8001090 <HAL_SPI_MspInit+0xf0>)
 8001076:	0019      	movs	r1, r3
 8001078:	0010      	movs	r0, r2
 800107a:	f001 f86f 	bl	800215c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800107e:	46c0      	nop			@ (mov r8, r8)
 8001080:	46bd      	mov	sp, r7
 8001082:	b00b      	add	sp, #44	@ 0x2c
 8001084:	bd90      	pop	{r4, r7, pc}
 8001086:	46c0      	nop			@ (mov r8, r8)
 8001088:	40003800 	.word	0x40003800
 800108c:	40021000 	.word	0x40021000
 8001090:	50000400 	.word	0x50000400

08001094 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	2380      	movs	r3, #128	@ 0x80
 80010a2:	05db      	lsls	r3, r3, #23
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d10c      	bne.n	80010c2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010a8:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010ae:	2101      	movs	r1, #1
 80010b0:	430a      	orrs	r2, r1
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010b4:	4b0d      	ldr	r3, [pc, #52]	@ (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010b8:	2201      	movs	r2, #1
 80010ba:	4013      	ands	r3, r2
 80010bc:	60fb      	str	r3, [r7, #12]
 80010be:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80010c0:	e010      	b.n	80010e4 <HAL_TIM_Base_MspInit+0x50>
  else if(htim_base->Instance==TIM4)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a0a      	ldr	r2, [pc, #40]	@ (80010f0 <HAL_TIM_Base_MspInit+0x5c>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d10b      	bne.n	80010e4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010d2:	2104      	movs	r1, #4
 80010d4:	430a      	orrs	r2, r1
 80010d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <HAL_TIM_Base_MspInit+0x58>)
 80010da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010dc:	2204      	movs	r2, #4
 80010de:	4013      	ands	r3, r2
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
}
 80010e4:	46c0      	nop			@ (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b004      	add	sp, #16
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40000800 	.word	0x40000800

080010f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b08b      	sub	sp, #44	@ 0x2c
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fc:	2414      	movs	r4, #20
 80010fe:	193b      	adds	r3, r7, r4
 8001100:	0018      	movs	r0, r3
 8001102:	2314      	movs	r3, #20
 8001104:	001a      	movs	r2, r3
 8001106:	2100      	movs	r1, #0
 8001108:	f00b fbfc 	bl	800c904 <memset>
  if(htim->Instance==TIM2)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	2380      	movs	r3, #128	@ 0x80
 8001112:	05db      	lsls	r3, r3, #23
 8001114:	429a      	cmp	r2, r3
 8001116:	d122      	bne.n	800115e <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001118:	4b27      	ldr	r3, [pc, #156]	@ (80011b8 <HAL_TIM_MspPostInit+0xc4>)
 800111a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800111c:	4b26      	ldr	r3, [pc, #152]	@ (80011b8 <HAL_TIM_MspPostInit+0xc4>)
 800111e:	2102      	movs	r1, #2
 8001120:	430a      	orrs	r2, r1
 8001122:	635a      	str	r2, [r3, #52]	@ 0x34
 8001124:	4b24      	ldr	r3, [pc, #144]	@ (80011b8 <HAL_TIM_MspPostInit+0xc4>)
 8001126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001128:	2202      	movs	r2, #2
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CAN_PWR_CLK_Pin;
 8001130:	0021      	movs	r1, r4
 8001132:	187b      	adds	r3, r7, r1
 8001134:	2208      	movs	r2, #8
 8001136:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001138:	187b      	adds	r3, r7, r1
 800113a:	2202      	movs	r2, #2
 800113c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	187b      	adds	r3, r7, r1
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	187b      	adds	r3, r7, r1
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800114a:	187b      	adds	r3, r7, r1
 800114c:	2202      	movs	r2, #2
 800114e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CAN_PWR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001150:	187b      	adds	r3, r7, r1
 8001152:	4a1a      	ldr	r2, [pc, #104]	@ (80011bc <HAL_TIM_MspPostInit+0xc8>)
 8001154:	0019      	movs	r1, r3
 8001156:	0010      	movs	r0, r2
 8001158:	f001 f800 	bl	800215c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800115c:	e027      	b.n	80011ae <HAL_TIM_MspPostInit+0xba>
  else if(htim->Instance==TIM4)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a17      	ldr	r2, [pc, #92]	@ (80011c0 <HAL_TIM_MspPostInit+0xcc>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d122      	bne.n	80011ae <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001168:	4b13      	ldr	r3, [pc, #76]	@ (80011b8 <HAL_TIM_MspPostInit+0xc4>)
 800116a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <HAL_TIM_MspPostInit+0xc4>)
 800116e:	2102      	movs	r1, #2
 8001170:	430a      	orrs	r2, r1
 8001172:	635a      	str	r2, [r3, #52]	@ 0x34
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <HAL_TIM_MspPostInit+0xc4>)
 8001176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001178:	2202      	movs	r2, #2
 800117a:	4013      	ands	r3, r2
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 8001180:	2114      	movs	r1, #20
 8001182:	187b      	adds	r3, r7, r1
 8001184:	22e0      	movs	r2, #224	@ 0xe0
 8001186:	0092      	lsls	r2, r2, #2
 8001188:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	187b      	adds	r3, r7, r1
 800118c:	2202      	movs	r2, #2
 800118e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	187b      	adds	r3, r7, r1
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	187b      	adds	r3, r7, r1
 8001198:	2200      	movs	r2, #0
 800119a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 800119c:	187b      	adds	r3, r7, r1
 800119e:	2209      	movs	r2, #9
 80011a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	187b      	adds	r3, r7, r1
 80011a4:	4a05      	ldr	r2, [pc, #20]	@ (80011bc <HAL_TIM_MspPostInit+0xc8>)
 80011a6:	0019      	movs	r1, r3
 80011a8:	0010      	movs	r0, r2
 80011aa:	f000 ffd7 	bl	800215c <HAL_GPIO_Init>
}
 80011ae:	46c0      	nop			@ (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b00b      	add	sp, #44	@ 0x2c
 80011b4:	bd90      	pop	{r4, r7, pc}
 80011b6:	46c0      	nop			@ (mov r8, r8)
 80011b8:	40021000 	.word	0x40021000
 80011bc:	50000400 	.word	0x50000400
 80011c0:	40000800 	.word	0x40000800

080011c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011c4:	b590      	push	{r4, r7, lr}
 80011c6:	b09f      	sub	sp, #124	@ 0x7c
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	2364      	movs	r3, #100	@ 0x64
 80011ce:	18fb      	adds	r3, r7, r3
 80011d0:	0018      	movs	r0, r3
 80011d2:	2314      	movs	r3, #20
 80011d4:	001a      	movs	r2, r3
 80011d6:	2100      	movs	r1, #0
 80011d8:	f00b fb94 	bl	800c904 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011dc:	2418      	movs	r4, #24
 80011de:	193b      	adds	r3, r7, r4
 80011e0:	0018      	movs	r0, r3
 80011e2:	234c      	movs	r3, #76	@ 0x4c
 80011e4:	001a      	movs	r2, r3
 80011e6:	2100      	movs	r1, #0
 80011e8:	f00b fb8c 	bl	800c904 <memset>
  if(huart->Instance==USART2)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a56      	ldr	r2, [pc, #344]	@ (800134c <HAL_UART_MspInit+0x188>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d170      	bne.n	80012d8 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80011f6:	193b      	adds	r3, r7, r4
 80011f8:	2202      	movs	r2, #2
 80011fa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80011fc:	193b      	adds	r3, r7, r4
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001202:	193b      	adds	r3, r7, r4
 8001204:	0018      	movs	r0, r3
 8001206:	f003 fda3 	bl	8004d50 <HAL_RCCEx_PeriphCLKConfig>
 800120a:	1e03      	subs	r3, r0, #0
 800120c:	d001      	beq.n	8001212 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800120e:	f7ff fdd7 	bl	8000dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001212:	4b4f      	ldr	r3, [pc, #316]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001214:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001216:	4b4e      	ldr	r3, [pc, #312]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001218:	2180      	movs	r1, #128	@ 0x80
 800121a:	0289      	lsls	r1, r1, #10
 800121c:	430a      	orrs	r2, r1
 800121e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001220:	4b4b      	ldr	r3, [pc, #300]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001222:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	029b      	lsls	r3, r3, #10
 8001228:	4013      	ands	r3, r2
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122e:	4b48      	ldr	r3, [pc, #288]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001230:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001232:	4b47      	ldr	r3, [pc, #284]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001234:	2101      	movs	r1, #1
 8001236:	430a      	orrs	r2, r1
 8001238:	635a      	str	r2, [r3, #52]	@ 0x34
 800123a:	4b45      	ldr	r3, [pc, #276]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 800123c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800123e:	2201      	movs	r2, #1
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
 8001244:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001246:	2164      	movs	r1, #100	@ 0x64
 8001248:	187b      	adds	r3, r7, r1
 800124a:	220c      	movs	r2, #12
 800124c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2202      	movs	r2, #2
 8001252:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	187b      	adds	r3, r7, r1
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	187b      	adds	r3, r7, r1
 800125c:	2200      	movs	r2, #0
 800125e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001260:	187b      	adds	r3, r7, r1
 8001262:	2201      	movs	r2, #1
 8001264:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001266:	187a      	adds	r2, r7, r1
 8001268:	23a0      	movs	r3, #160	@ 0xa0
 800126a:	05db      	lsls	r3, r3, #23
 800126c:	0011      	movs	r1, r2
 800126e:	0018      	movs	r0, r3
 8001270:	f000 ff74 	bl	800215c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8001274:	4b37      	ldr	r3, [pc, #220]	@ (8001354 <HAL_UART_MspInit+0x190>)
 8001276:	4a38      	ldr	r2, [pc, #224]	@ (8001358 <HAL_UART_MspInit+0x194>)
 8001278:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800127a:	4b36      	ldr	r3, [pc, #216]	@ (8001354 <HAL_UART_MspInit+0x190>)
 800127c:	2235      	movs	r2, #53	@ 0x35
 800127e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001280:	4b34      	ldr	r3, [pc, #208]	@ (8001354 <HAL_UART_MspInit+0x190>)
 8001282:	2210      	movs	r2, #16
 8001284:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001286:	4b33      	ldr	r3, [pc, #204]	@ (8001354 <HAL_UART_MspInit+0x190>)
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800128c:	4b31      	ldr	r3, [pc, #196]	@ (8001354 <HAL_UART_MspInit+0x190>)
 800128e:	2280      	movs	r2, #128	@ 0x80
 8001290:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001292:	4b30      	ldr	r3, [pc, #192]	@ (8001354 <HAL_UART_MspInit+0x190>)
 8001294:	2200      	movs	r2, #0
 8001296:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001298:	4b2e      	ldr	r3, [pc, #184]	@ (8001354 <HAL_UART_MspInit+0x190>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800129e:	4b2d      	ldr	r3, [pc, #180]	@ (8001354 <HAL_UART_MspInit+0x190>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001354 <HAL_UART_MspInit+0x190>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80012aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001354 <HAL_UART_MspInit+0x190>)
 80012ac:	0018      	movs	r0, r3
 80012ae:	f000 fadd 	bl	800186c <HAL_DMA_Init>
 80012b2:	1e03      	subs	r3, r0, #0
 80012b4:	d001      	beq.n	80012ba <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 80012b6:	f7ff fd83 	bl	8000dc0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a25      	ldr	r2, [pc, #148]	@ (8001354 <HAL_UART_MspInit+0x190>)
 80012be:	67da      	str	r2, [r3, #124]	@ 0x7c
 80012c0:	4b24      	ldr	r3, [pc, #144]	@ (8001354 <HAL_UART_MspInit+0x190>)
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	201c      	movs	r0, #28
 80012cc:	f000 fa9c 	bl	8001808 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 80012d0:	201c      	movs	r0, #28
 80012d2:	f000 faae 	bl	8001832 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 80012d6:	e035      	b.n	8001344 <HAL_UART_MspInit+0x180>
  else if(huart->Instance==USART4)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a1f      	ldr	r2, [pc, #124]	@ (800135c <HAL_UART_MspInit+0x198>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d130      	bne.n	8001344 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART4_CLK_ENABLE();
 80012e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 80012e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 80012e8:	2180      	movs	r1, #128	@ 0x80
 80012ea:	0309      	lsls	r1, r1, #12
 80012ec:	430a      	orrs	r2, r1
 80012ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 80012f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	031b      	lsls	r3, r3, #12
 80012f8:	4013      	ands	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001302:	4b13      	ldr	r3, [pc, #76]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 8001304:	2101      	movs	r1, #1
 8001306:	430a      	orrs	r2, r1
 8001308:	635a      	str	r2, [r3, #52]	@ 0x34
 800130a:	4b11      	ldr	r3, [pc, #68]	@ (8001350 <HAL_UART_MspInit+0x18c>)
 800130c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800130e:	2201      	movs	r2, #1
 8001310:	4013      	ands	r3, r2
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001316:	2164      	movs	r1, #100	@ 0x64
 8001318:	187b      	adds	r3, r7, r1
 800131a:	2203      	movs	r2, #3
 800131c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	187b      	adds	r3, r7, r1
 8001320:	2202      	movs	r2, #2
 8001322:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	187b      	adds	r3, r7, r1
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	187b      	adds	r3, r7, r1
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 8001330:	187b      	adds	r3, r7, r1
 8001332:	2204      	movs	r2, #4
 8001334:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001336:	187a      	adds	r2, r7, r1
 8001338:	23a0      	movs	r3, #160	@ 0xa0
 800133a:	05db      	lsls	r3, r3, #23
 800133c:	0011      	movs	r1, r2
 800133e:	0018      	movs	r0, r3
 8001340:	f000 ff0c 	bl	800215c <HAL_GPIO_Init>
}
 8001344:	46c0      	nop			@ (mov r8, r8)
 8001346:	46bd      	mov	sp, r7
 8001348:	b01f      	add	sp, #124	@ 0x7c
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	40004400 	.word	0x40004400
 8001350:	40021000 	.word	0x40021000
 8001354:	2000046c 	.word	0x2000046c
 8001358:	40020030 	.word	0x40020030
 800135c:	40004c00 	.word	0x40004c00

08001360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001364:	46c0      	nop			@ (mov r8, r8)
 8001366:	e7fd      	b.n	8001364 <NMI_Handler+0x4>

08001368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800136c:	46c0      	nop			@ (mov r8, r8)
 800136e:	e7fd      	b.n	800136c <HardFault_Handler+0x4>

08001370 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001374:	46c0      	nop			@ (mov r8, r8)
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001388:	f000 f960 	bl	800164c <HAL_IncTick>
  breathe_LED();
 800138c:	f7ff fcda 	bl	8000d44 <breathe_LED>

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001390:	46c0      	nop			@ (mov r8, r8)
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
	...

08001398 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 800139c:	4b03      	ldr	r3, [pc, #12]	@ (80013ac <USB_UCPD1_2_IRQHandler+0x14>)
 800139e:	0018      	movs	r0, r3
 80013a0:	f001 fb8c 	bl	8002abc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 80013a4:	46c0      	nop			@ (mov r8, r8)
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	46c0      	nop			@ (mov r8, r8)
 80013ac:	200019b4 	.word	0x200019b4

080013b0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80013b4:	4b03      	ldr	r3, [pc, #12]	@ (80013c4 <DMA1_Channel2_3_IRQHandler+0x14>)
 80013b6:	0018      	movs	r0, r3
 80013b8:	f000 fbcc 	bl	8001b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80013bc:	46c0      	nop			@ (mov r8, r8)
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			@ (mov r8, r8)
 80013c4:	2000046c 	.word	0x2000046c

080013c8 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80013cc:	4b03      	ldr	r3, [pc, #12]	@ (80013dc <USART2_LPUART2_IRQHandler+0x14>)
 80013ce:	0018      	movs	r0, r3
 80013d0:	f005 f818 	bl	8006404 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 80013d4:	46c0      	nop			@ (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	20000344 	.word	0x20000344

080013e0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	e00a      	b.n	8001408 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013f2:	e000      	b.n	80013f6 <_read+0x16>
 80013f4:	bf00      	nop
 80013f6:	0001      	movs	r1, r0
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	60ba      	str	r2, [r7, #8]
 80013fe:	b2ca      	uxtb	r2, r1
 8001400:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3301      	adds	r3, #1
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	429a      	cmp	r2, r3
 800140e:	dbf0      	blt.n	80013f2 <_read+0x12>
  }

  return len;
 8001410:	687b      	ldr	r3, [r7, #4]
}
 8001412:	0018      	movs	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	b006      	add	sp, #24
 8001418:	bd80      	pop	{r7, pc}

0800141a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b086      	sub	sp, #24
 800141e:	af00      	add	r7, sp, #0
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	e009      	b.n	8001440 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	1c5a      	adds	r2, r3, #1
 8001430:	60ba      	str	r2, [r7, #8]
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	0018      	movs	r0, r3
 8001436:	e000      	b.n	800143a <_write+0x20>
 8001438:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	3301      	adds	r3, #1
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	429a      	cmp	r2, r3
 8001446:	dbf1      	blt.n	800142c <_write+0x12>
  }
  return len;
 8001448:	687b      	ldr	r3, [r7, #4]
}
 800144a:	0018      	movs	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	b006      	add	sp, #24
 8001450:	bd80      	pop	{r7, pc}

08001452 <_close>:

int _close(int file)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800145a:	2301      	movs	r3, #1
 800145c:	425b      	negs	r3, r3
}
 800145e:	0018      	movs	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	b002      	add	sp, #8
 8001464:	bd80      	pop	{r7, pc}

08001466 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
 800146e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	2280      	movs	r2, #128	@ 0x80
 8001474:	0192      	lsls	r2, r2, #6
 8001476:	605a      	str	r2, [r3, #4]
  return 0;
 8001478:	2300      	movs	r3, #0
}
 800147a:	0018      	movs	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	b002      	add	sp, #8
 8001480:	bd80      	pop	{r7, pc}

08001482 <_isatty>:

int _isatty(int file)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800148a:	2301      	movs	r3, #1
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b002      	add	sp, #8
 8001492:	bd80      	pop	{r7, pc}

08001494 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	60f8      	str	r0, [r7, #12]
 800149c:	60b9      	str	r1, [r7, #8]
 800149e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	0018      	movs	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b004      	add	sp, #16
 80014a8:	bd80      	pop	{r7, pc}
	...

080014ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014b4:	4a14      	ldr	r2, [pc, #80]	@ (8001508 <_sbrk+0x5c>)
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <_sbrk+0x60>)
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014c0:	4b13      	ldr	r3, [pc, #76]	@ (8001510 <_sbrk+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d102      	bne.n	80014ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014c8:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <_sbrk+0x64>)
 80014ca:	4a12      	ldr	r2, [pc, #72]	@ (8001514 <_sbrk+0x68>)
 80014cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014ce:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <_sbrk+0x64>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	18d3      	adds	r3, r2, r3
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	429a      	cmp	r2, r3
 80014da:	d207      	bcs.n	80014ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014dc:	f00b fa68 	bl	800c9b0 <__errno>
 80014e0:	0003      	movs	r3, r0
 80014e2:	220c      	movs	r2, #12
 80014e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014e6:	2301      	movs	r3, #1
 80014e8:	425b      	negs	r3, r3
 80014ea:	e009      	b.n	8001500 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014ec:	4b08      	ldr	r3, [pc, #32]	@ (8001510 <_sbrk+0x64>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014f2:	4b07      	ldr	r3, [pc, #28]	@ (8001510 <_sbrk+0x64>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	18d2      	adds	r2, r2, r3
 80014fa:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <_sbrk+0x64>)
 80014fc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80014fe:	68fb      	ldr	r3, [r7, #12]
}
 8001500:	0018      	movs	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	b006      	add	sp, #24
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20024000 	.word	0x20024000
 800150c:	00000400 	.word	0x00000400
 8001510:	200004cc 	.word	0x200004cc
 8001514:	20002000 	.word	0x20002000

08001518 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800151c:	46c0      	nop			@ (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001524:	480d      	ldr	r0, [pc, #52]	@ (800155c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001526:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001528:	f7ff fff6 	bl	8001518 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800152c:	480c      	ldr	r0, [pc, #48]	@ (8001560 <LoopForever+0x6>)
  ldr r1, =_edata
 800152e:	490d      	ldr	r1, [pc, #52]	@ (8001564 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001530:	4a0d      	ldr	r2, [pc, #52]	@ (8001568 <LoopForever+0xe>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001534:	e002      	b.n	800153c <LoopCopyDataInit>

08001536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153a:	3304      	adds	r3, #4

0800153c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800153c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001540:	d3f9      	bcc.n	8001536 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001542:	4a0a      	ldr	r2, [pc, #40]	@ (800156c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001544:	4c0a      	ldr	r4, [pc, #40]	@ (8001570 <LoopForever+0x16>)
  movs r3, #0
 8001546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001548:	e001      	b.n	800154e <LoopFillZerobss>

0800154a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800154c:	3204      	adds	r2, #4

0800154e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001550:	d3fb      	bcc.n	800154a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001552:	f00b fa33 	bl	800c9bc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001556:	f7ff f86b 	bl	8000630 <main>

0800155a <LoopForever>:

LoopForever:
  b LoopForever
 800155a:	e7fe      	b.n	800155a <LoopForever>
  ldr   r0, =_estack
 800155c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001564:	20000164 	.word	0x20000164
  ldr r2, =_sidata
 8001568:	0800d8cc 	.word	0x0800d8cc
  ldr r2, =_sbss
 800156c:	20000164 	.word	0x20000164
  ldr r4, =_ebss
 8001570:	20002000 	.word	0x20002000

08001574 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001574:	e7fe      	b.n	8001574 <ADC1_COMP_IRQHandler>
	...

08001578 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800157e:	1dfb      	adds	r3, r7, #7
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001584:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <HAL_Init+0x3c>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <HAL_Init+0x3c>)
 800158a:	2180      	movs	r1, #128	@ 0x80
 800158c:	0049      	lsls	r1, r1, #1
 800158e:	430a      	orrs	r2, r1
 8001590:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001592:	2003      	movs	r0, #3
 8001594:	f000 f810 	bl	80015b8 <HAL_InitTick>
 8001598:	1e03      	subs	r3, r0, #0
 800159a:	d003      	beq.n	80015a4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800159c:	1dfb      	adds	r3, r7, #7
 800159e:	2201      	movs	r2, #1
 80015a0:	701a      	strb	r2, [r3, #0]
 80015a2:	e001      	b.n	80015a8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80015a4:	f7ff fc12 	bl	8000dcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015a8:	1dfb      	adds	r3, r7, #7
 80015aa:	781b      	ldrb	r3, [r3, #0]
}
 80015ac:	0018      	movs	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b002      	add	sp, #8
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40022000 	.word	0x40022000

080015b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015c0:	230f      	movs	r3, #15
 80015c2:	18fb      	adds	r3, r7, r3
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80015c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001640 <HAL_InitTick+0x88>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d02b      	beq.n	8001628 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80015d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001644 <HAL_InitTick+0x8c>)
 80015d2:	681c      	ldr	r4, [r3, #0]
 80015d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <HAL_InitTick+0x88>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	0019      	movs	r1, r3
 80015da:	23fa      	movs	r3, #250	@ 0xfa
 80015dc:	0098      	lsls	r0, r3, #2
 80015de:	f7fe fd9b 	bl	8000118 <__udivsi3>
 80015e2:	0003      	movs	r3, r0
 80015e4:	0019      	movs	r1, r3
 80015e6:	0020      	movs	r0, r4
 80015e8:	f7fe fd96 	bl	8000118 <__udivsi3>
 80015ec:	0003      	movs	r3, r0
 80015ee:	0018      	movs	r0, r3
 80015f0:	f000 f92f 	bl	8001852 <HAL_SYSTICK_Config>
 80015f4:	1e03      	subs	r3, r0, #0
 80015f6:	d112      	bne.n	800161e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b03      	cmp	r3, #3
 80015fc:	d80a      	bhi.n	8001614 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	2301      	movs	r3, #1
 8001602:	425b      	negs	r3, r3
 8001604:	2200      	movs	r2, #0
 8001606:	0018      	movs	r0, r3
 8001608:	f000 f8fe 	bl	8001808 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800160c:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_InitTick+0x90>)
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	e00d      	b.n	8001630 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001614:	230f      	movs	r3, #15
 8001616:	18fb      	adds	r3, r7, r3
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e008      	b.n	8001630 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800161e:	230f      	movs	r3, #15
 8001620:	18fb      	adds	r3, r7, r3
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]
 8001626:	e003      	b.n	8001630 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001628:	230f      	movs	r3, #15
 800162a:	18fb      	adds	r3, r7, r3
 800162c:	2201      	movs	r2, #1
 800162e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001630:	230f      	movs	r3, #15
 8001632:	18fb      	adds	r3, r7, r3
 8001634:	781b      	ldrb	r3, [r3, #0]
}
 8001636:	0018      	movs	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	b005      	add	sp, #20
 800163c:	bd90      	pop	{r4, r7, pc}
 800163e:	46c0      	nop			@ (mov r8, r8)
 8001640:	20000010 	.word	0x20000010
 8001644:	20000008 	.word	0x20000008
 8001648:	2000000c 	.word	0x2000000c

0800164c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001650:	4b05      	ldr	r3, [pc, #20]	@ (8001668 <HAL_IncTick+0x1c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	001a      	movs	r2, r3
 8001656:	4b05      	ldr	r3, [pc, #20]	@ (800166c <HAL_IncTick+0x20>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	18d2      	adds	r2, r2, r3
 800165c:	4b03      	ldr	r3, [pc, #12]	@ (800166c <HAL_IncTick+0x20>)
 800165e:	601a      	str	r2, [r3, #0]
}
 8001660:	46c0      	nop			@ (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	20000010 	.word	0x20000010
 800166c:	200004d0 	.word	0x200004d0

08001670 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  return uwTick;
 8001674:	4b02      	ldr	r3, [pc, #8]	@ (8001680 <HAL_GetTick+0x10>)
 8001676:	681b      	ldr	r3, [r3, #0]
}
 8001678:	0018      	movs	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	200004d0 	.word	0x200004d0

08001684 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a06      	ldr	r2, [pc, #24]	@ (80016ac <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001692:	4013      	ands	r3, r2
 8001694:	0019      	movs	r1, r3
 8001696:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	430a      	orrs	r2, r1
 800169c:	601a      	str	r2, [r3, #0]
}
 800169e:	46c0      	nop			@ (mov r8, r8)
 80016a0:	46bd      	mov	sp, r7
 80016a2:	b002      	add	sp, #8
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	46c0      	nop			@ (mov r8, r8)
 80016a8:	40010000 	.word	0x40010000
 80016ac:	fffff9ff 	.word	0xfffff9ff

080016b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	0002      	movs	r2, r0
 80016b8:	1dfb      	adds	r3, r7, #7
 80016ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016bc:	1dfb      	adds	r3, r7, #7
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80016c2:	d809      	bhi.n	80016d8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	001a      	movs	r2, r3
 80016ca:	231f      	movs	r3, #31
 80016cc:	401a      	ands	r2, r3
 80016ce:	4b04      	ldr	r3, [pc, #16]	@ (80016e0 <__NVIC_EnableIRQ+0x30>)
 80016d0:	2101      	movs	r1, #1
 80016d2:	4091      	lsls	r1, r2
 80016d4:	000a      	movs	r2, r1
 80016d6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80016d8:	46c0      	nop			@ (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	b002      	add	sp, #8
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	e000e100 	.word	0xe000e100

080016e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e4:	b590      	push	{r4, r7, lr}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	0002      	movs	r2, r0
 80016ec:	6039      	str	r1, [r7, #0]
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016f2:	1dfb      	adds	r3, r7, #7
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80016f8:	d828      	bhi.n	800174c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016fa:	4a2f      	ldr	r2, [pc, #188]	@ (80017b8 <__NVIC_SetPriority+0xd4>)
 80016fc:	1dfb      	adds	r3, r7, #7
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	b25b      	sxtb	r3, r3
 8001702:	089b      	lsrs	r3, r3, #2
 8001704:	33c0      	adds	r3, #192	@ 0xc0
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	589b      	ldr	r3, [r3, r2]
 800170a:	1dfa      	adds	r2, r7, #7
 800170c:	7812      	ldrb	r2, [r2, #0]
 800170e:	0011      	movs	r1, r2
 8001710:	2203      	movs	r2, #3
 8001712:	400a      	ands	r2, r1
 8001714:	00d2      	lsls	r2, r2, #3
 8001716:	21ff      	movs	r1, #255	@ 0xff
 8001718:	4091      	lsls	r1, r2
 800171a:	000a      	movs	r2, r1
 800171c:	43d2      	mvns	r2, r2
 800171e:	401a      	ands	r2, r3
 8001720:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	019b      	lsls	r3, r3, #6
 8001726:	22ff      	movs	r2, #255	@ 0xff
 8001728:	401a      	ands	r2, r3
 800172a:	1dfb      	adds	r3, r7, #7
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	0018      	movs	r0, r3
 8001730:	2303      	movs	r3, #3
 8001732:	4003      	ands	r3, r0
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001738:	481f      	ldr	r0, [pc, #124]	@ (80017b8 <__NVIC_SetPriority+0xd4>)
 800173a:	1dfb      	adds	r3, r7, #7
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	b25b      	sxtb	r3, r3
 8001740:	089b      	lsrs	r3, r3, #2
 8001742:	430a      	orrs	r2, r1
 8001744:	33c0      	adds	r3, #192	@ 0xc0
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800174a:	e031      	b.n	80017b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800174c:	4a1b      	ldr	r2, [pc, #108]	@ (80017bc <__NVIC_SetPriority+0xd8>)
 800174e:	1dfb      	adds	r3, r7, #7
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	0019      	movs	r1, r3
 8001754:	230f      	movs	r3, #15
 8001756:	400b      	ands	r3, r1
 8001758:	3b08      	subs	r3, #8
 800175a:	089b      	lsrs	r3, r3, #2
 800175c:	3306      	adds	r3, #6
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	18d3      	adds	r3, r2, r3
 8001762:	3304      	adds	r3, #4
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	1dfa      	adds	r2, r7, #7
 8001768:	7812      	ldrb	r2, [r2, #0]
 800176a:	0011      	movs	r1, r2
 800176c:	2203      	movs	r2, #3
 800176e:	400a      	ands	r2, r1
 8001770:	00d2      	lsls	r2, r2, #3
 8001772:	21ff      	movs	r1, #255	@ 0xff
 8001774:	4091      	lsls	r1, r2
 8001776:	000a      	movs	r2, r1
 8001778:	43d2      	mvns	r2, r2
 800177a:	401a      	ands	r2, r3
 800177c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	019b      	lsls	r3, r3, #6
 8001782:	22ff      	movs	r2, #255	@ 0xff
 8001784:	401a      	ands	r2, r3
 8001786:	1dfb      	adds	r3, r7, #7
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	0018      	movs	r0, r3
 800178c:	2303      	movs	r3, #3
 800178e:	4003      	ands	r3, r0
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001794:	4809      	ldr	r0, [pc, #36]	@ (80017bc <__NVIC_SetPriority+0xd8>)
 8001796:	1dfb      	adds	r3, r7, #7
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	001c      	movs	r4, r3
 800179c:	230f      	movs	r3, #15
 800179e:	4023      	ands	r3, r4
 80017a0:	3b08      	subs	r3, #8
 80017a2:	089b      	lsrs	r3, r3, #2
 80017a4:	430a      	orrs	r2, r1
 80017a6:	3306      	adds	r3, #6
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	18c3      	adds	r3, r0, r3
 80017ac:	3304      	adds	r3, #4
 80017ae:	601a      	str	r2, [r3, #0]
}
 80017b0:	46c0      	nop			@ (mov r8, r8)
 80017b2:	46bd      	mov	sp, r7
 80017b4:	b003      	add	sp, #12
 80017b6:	bd90      	pop	{r4, r7, pc}
 80017b8:	e000e100 	.word	0xe000e100
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	1e5a      	subs	r2, r3, #1
 80017cc:	2380      	movs	r3, #128	@ 0x80
 80017ce:	045b      	lsls	r3, r3, #17
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d301      	bcc.n	80017d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d4:	2301      	movs	r3, #1
 80017d6:	e010      	b.n	80017fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <SysTick_Config+0x44>)
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	3a01      	subs	r2, #1
 80017de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017e0:	2301      	movs	r3, #1
 80017e2:	425b      	negs	r3, r3
 80017e4:	2103      	movs	r1, #3
 80017e6:	0018      	movs	r0, r3
 80017e8:	f7ff ff7c 	bl	80016e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ec:	4b05      	ldr	r3, [pc, #20]	@ (8001804 <SysTick_Config+0x44>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017f2:	4b04      	ldr	r3, [pc, #16]	@ (8001804 <SysTick_Config+0x44>)
 80017f4:	2207      	movs	r2, #7
 80017f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	0018      	movs	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b002      	add	sp, #8
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	e000e010 	.word	0xe000e010

08001808 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	210f      	movs	r1, #15
 8001814:	187b      	adds	r3, r7, r1
 8001816:	1c02      	adds	r2, r0, #0
 8001818:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800181a:	68ba      	ldr	r2, [r7, #8]
 800181c:	187b      	adds	r3, r7, r1
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b25b      	sxtb	r3, r3
 8001822:	0011      	movs	r1, r2
 8001824:	0018      	movs	r0, r3
 8001826:	f7ff ff5d 	bl	80016e4 <__NVIC_SetPriority>
}
 800182a:	46c0      	nop			@ (mov r8, r8)
 800182c:	46bd      	mov	sp, r7
 800182e:	b004      	add	sp, #16
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	0002      	movs	r2, r0
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800183e:	1dfb      	adds	r3, r7, #7
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	b25b      	sxtb	r3, r3
 8001844:	0018      	movs	r0, r3
 8001846:	f7ff ff33 	bl	80016b0 <__NVIC_EnableIRQ>
}
 800184a:	46c0      	nop			@ (mov r8, r8)
 800184c:	46bd      	mov	sp, r7
 800184e:	b002      	add	sp, #8
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	0018      	movs	r0, r3
 800185e:	f7ff ffaf 	bl	80017c0 <SysTick_Config>
 8001862:	0003      	movs	r3, r0
}
 8001864:	0018      	movs	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	b002      	add	sp, #8
 800186a:	bd80      	pop	{r7, pc}

0800186c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e091      	b.n	80019a2 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	001a      	movs	r2, r3
 8001884:	4b49      	ldr	r3, [pc, #292]	@ (80019ac <HAL_DMA_Init+0x140>)
 8001886:	429a      	cmp	r2, r3
 8001888:	d810      	bhi.n	80018ac <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a48      	ldr	r2, [pc, #288]	@ (80019b0 <HAL_DMA_Init+0x144>)
 8001890:	4694      	mov	ip, r2
 8001892:	4463      	add	r3, ip
 8001894:	2114      	movs	r1, #20
 8001896:	0018      	movs	r0, r3
 8001898:	f7fe fc3e 	bl	8000118 <__udivsi3>
 800189c:	0003      	movs	r3, r0
 800189e:	009a      	lsls	r2, r3, #2
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a43      	ldr	r2, [pc, #268]	@ (80019b4 <HAL_DMA_Init+0x148>)
 80018a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80018aa:	e00f      	b.n	80018cc <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a41      	ldr	r2, [pc, #260]	@ (80019b8 <HAL_DMA_Init+0x14c>)
 80018b2:	4694      	mov	ip, r2
 80018b4:	4463      	add	r3, ip
 80018b6:	2114      	movs	r1, #20
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7fe fc2d 	bl	8000118 <__udivsi3>
 80018be:	0003      	movs	r3, r0
 80018c0:	009a      	lsls	r2, r3, #2
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a3c      	ldr	r2, [pc, #240]	@ (80019bc <HAL_DMA_Init+0x150>)
 80018ca:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2225      	movs	r2, #37	@ 0x25
 80018d0:	2102      	movs	r1, #2
 80018d2:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4938      	ldr	r1, [pc, #224]	@ (80019c0 <HAL_DMA_Init+0x154>)
 80018e0:	400a      	ands	r2, r1
 80018e2:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6819      	ldr	r1, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	431a      	orrs	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	431a      	orrs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	431a      	orrs	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	0018      	movs	r0, r3
 800191e:	f000 f9dd 	bl	8001cdc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689a      	ldr	r2, [r3, #8]
 8001926:	2380      	movs	r3, #128	@ 0x80
 8001928:	01db      	lsls	r3, r3, #7
 800192a:	429a      	cmp	r2, r3
 800192c:	d102      	bne.n	8001934 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685a      	ldr	r2, [r3, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800193c:	217f      	movs	r1, #127	@ 0x7f
 800193e:	400a      	ands	r2, r1
 8001940:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800194a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d011      	beq.n	8001978 <HAL_DMA_Init+0x10c>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	2b04      	cmp	r3, #4
 800195a:	d80d      	bhi.n	8001978 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	0018      	movs	r0, r3
 8001960:	f000 fa06 	bl	8001d70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	e008      	b.n	800198a <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2225      	movs	r2, #37	@ 0x25
 8001994:	2101      	movs	r1, #1
 8001996:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2224      	movs	r2, #36	@ 0x24
 800199c:	2100      	movs	r1, #0
 800199e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	0018      	movs	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	b002      	add	sp, #8
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	46c0      	nop			@ (mov r8, r8)
 80019ac:	40020407 	.word	0x40020407
 80019b0:	bffdfff8 	.word	0xbffdfff8
 80019b4:	40020000 	.word	0x40020000
 80019b8:	bffdfbf8 	.word	0xbffdfbf8
 80019bc:	40020400 	.word	0x40020400
 80019c0:	ffff800f 	.word	0xffff800f

080019c4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e04f      	b.n	8001a76 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2225      	movs	r2, #37	@ 0x25
 80019da:	5c9b      	ldrb	r3, [r3, r2]
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d008      	beq.n	80019f4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2204      	movs	r2, #4
 80019e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2224      	movs	r2, #36	@ 0x24
 80019ec:	2100      	movs	r1, #0
 80019ee:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e040      	b.n	8001a76 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	210e      	movs	r1, #14
 8001a00:	438a      	bics	r2, r1
 8001a02:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a0e:	491c      	ldr	r1, [pc, #112]	@ (8001a80 <HAL_DMA_Abort+0xbc>)
 8001a10:	400a      	ands	r2, r1
 8001a12:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2101      	movs	r1, #1
 8001a20:	438a      	bics	r2, r1
 8001a22:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a28:	221c      	movs	r2, #28
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a30:	2101      	movs	r1, #1
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a40:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d00c      	beq.n	8001a64 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a54:	490a      	ldr	r1, [pc, #40]	@ (8001a80 <HAL_DMA_Abort+0xbc>)
 8001a56:	400a      	ands	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a62:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2225      	movs	r2, #37	@ 0x25
 8001a68:	2101      	movs	r1, #1
 8001a6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2224      	movs	r2, #36	@ 0x24
 8001a70:	2100      	movs	r1, #0
 8001a72:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	0018      	movs	r0, r3
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	b002      	add	sp, #8
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	46c0      	nop			@ (mov r8, r8)
 8001a80:	fffffeff 	.word	0xfffffeff

08001a84 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a8c:	210f      	movs	r1, #15
 8001a8e:	187b      	adds	r3, r7, r1
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2225      	movs	r2, #37	@ 0x25
 8001a98:	5c9b      	ldrb	r3, [r3, r2]
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d006      	beq.n	8001aae <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2204      	movs	r2, #4
 8001aa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001aa6:	187b      	adds	r3, r7, r1
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	701a      	strb	r2, [r3, #0]
 8001aac:	e048      	b.n	8001b40 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	210e      	movs	r1, #14
 8001aba:	438a      	bics	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2101      	movs	r1, #1
 8001aca:	438a      	bics	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad8:	491d      	ldr	r1, [pc, #116]	@ (8001b50 <HAL_DMA_Abort_IT+0xcc>)
 8001ada:	400a      	ands	r2, r1
 8001adc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	221c      	movs	r2, #28
 8001ae4:	401a      	ands	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	2101      	movs	r1, #1
 8001aec:	4091      	lsls	r1, r2
 8001aee:	000a      	movs	r2, r1
 8001af0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001afa:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00c      	beq.n	8001b1e <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b0e:	4910      	ldr	r1, [pc, #64]	@ (8001b50 <HAL_DMA_Abort_IT+0xcc>)
 8001b10:	400a      	ands	r2, r1
 8001b12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b1c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2225      	movs	r2, #37	@ 0x25
 8001b22:	2101      	movs	r1, #1
 8001b24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2224      	movs	r2, #36	@ 0x24
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d004      	beq.n	8001b40 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	0010      	movs	r0, r2
 8001b3e:	4798      	blx	r3
    }
  }
  return status;
 8001b40:	230f      	movs	r3, #15
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	781b      	ldrb	r3, [r3, #0]
}
 8001b46:	0018      	movs	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b004      	add	sp, #16
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	46c0      	nop			@ (mov r8, r8)
 8001b50:	fffffeff 	.word	0xfffffeff

08001b54 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b70:	221c      	movs	r2, #28
 8001b72:	4013      	ands	r3, r2
 8001b74:	2204      	movs	r2, #4
 8001b76:	409a      	lsls	r2, r3
 8001b78:	0013      	movs	r3, r2
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d026      	beq.n	8001bce <HAL_DMA_IRQHandler+0x7a>
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2204      	movs	r2, #4
 8001b84:	4013      	ands	r3, r2
 8001b86:	d022      	beq.n	8001bce <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2220      	movs	r2, #32
 8001b90:	4013      	ands	r3, r2
 8001b92:	d107      	bne.n	8001ba4 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2104      	movs	r1, #4
 8001ba0:	438a      	bics	r2, r1
 8001ba2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba8:	221c      	movs	r2, #28
 8001baa:	401a      	ands	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	4091      	lsls	r1, r2
 8001bb4:	000a      	movs	r2, r1
 8001bb6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d100      	bne.n	8001bc2 <HAL_DMA_IRQHandler+0x6e>
 8001bc0:	e080      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	0010      	movs	r0, r2
 8001bca:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001bcc:	e07a      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd2:	221c      	movs	r2, #28
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	0013      	movs	r3, r2
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	4013      	ands	r3, r2
 8001be0:	d03c      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x108>
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2202      	movs	r2, #2
 8001be6:	4013      	ands	r3, r2
 8001be8:	d038      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2220      	movs	r2, #32
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d10b      	bne.n	8001c0e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	210a      	movs	r1, #10
 8001c02:	438a      	bics	r2, r1
 8001c04:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2225      	movs	r2, #37	@ 0x25
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	001a      	movs	r2, r3
 8001c14:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd0 <HAL_DMA_IRQHandler+0x17c>)
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d909      	bls.n	8001c2e <HAL_DMA_IRQHandler+0xda>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	221c      	movs	r2, #28
 8001c20:	401a      	ands	r2, r3
 8001c22:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd4 <HAL_DMA_IRQHandler+0x180>)
 8001c24:	2102      	movs	r1, #2
 8001c26:	4091      	lsls	r1, r2
 8001c28:	000a      	movs	r2, r1
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	e008      	b.n	8001c40 <HAL_DMA_IRQHandler+0xec>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	221c      	movs	r2, #28
 8001c34:	401a      	ands	r2, r3
 8001c36:	4b28      	ldr	r3, [pc, #160]	@ (8001cd8 <HAL_DMA_IRQHandler+0x184>)
 8001c38:	2102      	movs	r1, #2
 8001c3a:	4091      	lsls	r1, r2
 8001c3c:	000a      	movs	r2, r1
 8001c3e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2224      	movs	r2, #36	@ 0x24
 8001c44:	2100      	movs	r1, #0
 8001c46:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d039      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	0010      	movs	r0, r2
 8001c58:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8001c5a:	e033      	b.n	8001cc4 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c60:	221c      	movs	r2, #28
 8001c62:	4013      	ands	r3, r2
 8001c64:	2208      	movs	r2, #8
 8001c66:	409a      	lsls	r2, r3
 8001c68:	0013      	movs	r3, r2
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d02a      	beq.n	8001cc6 <HAL_DMA_IRQHandler+0x172>
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	2208      	movs	r2, #8
 8001c74:	4013      	ands	r3, r2
 8001c76:	d026      	beq.n	8001cc6 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	210e      	movs	r1, #14
 8001c84:	438a      	bics	r2, r1
 8001c86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8c:	221c      	movs	r2, #28
 8001c8e:	401a      	ands	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	2101      	movs	r1, #1
 8001c96:	4091      	lsls	r1, r2
 8001c98:	000a      	movs	r2, r1
 8001c9a:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2225      	movs	r2, #37	@ 0x25
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2224      	movs	r2, #36	@ 0x24
 8001cae:	2100      	movs	r1, #0
 8001cb0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d005      	beq.n	8001cc6 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	0010      	movs	r0, r2
 8001cc2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001cc4:	46c0      	nop			@ (mov r8, r8)
 8001cc6:	46c0      	nop			@ (mov r8, r8)
}
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b004      	add	sp, #16
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			@ (mov r8, r8)
 8001cd0:	40020080 	.word	0x40020080
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40020000 	.word	0x40020000

08001cdc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	001a      	movs	r2, r3
 8001cea:	4b1d      	ldr	r3, [pc, #116]	@ (8001d60 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d814      	bhi.n	8001d1a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf4:	089b      	lsrs	r3, r3, #2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8001d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8001cfa:	189a      	adds	r2, r3, r2
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	001a      	movs	r2, r3
 8001d06:	23ff      	movs	r3, #255	@ 0xff
 8001d08:	4013      	ands	r3, r2
 8001d0a:	3b08      	subs	r3, #8
 8001d0c:	2114      	movs	r1, #20
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7fe fa02 	bl	8000118 <__udivsi3>
 8001d14:	0003      	movs	r3, r0
 8001d16:	60fb      	str	r3, [r7, #12]
 8001d18:	e014      	b.n	8001d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1e:	089b      	lsrs	r3, r3, #2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4a11      	ldr	r2, [pc, #68]	@ (8001d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8001d24:	189a      	adds	r2, r3, r2
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	001a      	movs	r2, r3
 8001d30:	23ff      	movs	r3, #255	@ 0xff
 8001d32:	4013      	ands	r3, r2
 8001d34:	3b08      	subs	r3, #8
 8001d36:	2114      	movs	r1, #20
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f7fe f9ed 	bl	8000118 <__udivsi3>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	3307      	adds	r3, #7
 8001d42:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a09      	ldr	r2, [pc, #36]	@ (8001d6c <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8001d48:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	221f      	movs	r2, #31
 8001d4e:	4013      	ands	r3, r2
 8001d50:	2201      	movs	r2, #1
 8001d52:	409a      	lsls	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001d58:	46c0      	nop			@ (mov r8, r8)
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b004      	add	sp, #16
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40020407 	.word	0x40020407
 8001d64:	40020800 	.word	0x40020800
 8001d68:	4002081c 	.word	0x4002081c
 8001d6c:	40020880 	.word	0x40020880

08001d70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	227f      	movs	r2, #127	@ 0x7f
 8001d7e:	4013      	ands	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001d86:	4694      	mov	ip, r2
 8001d88:	4463      	add	r3, ip
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	001a      	movs	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a07      	ldr	r2, [pc, #28]	@ (8001db4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001d96:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2201      	movs	r2, #1
 8001da2:	409a      	lsls	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001da8:	46c0      	nop			@ (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b004      	add	sp, #16
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	1000823f 	.word	0x1000823f
 8001db4:	40020940 	.word	0x40020940

08001db8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e14e      	b.n	8002068 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	225c      	movs	r2, #92	@ 0x5c
 8001dce:	5c9b      	ldrb	r3, [r3, r2]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d107      	bne.n	8001de6 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	225d      	movs	r2, #93	@ 0x5d
 8001dda:	2100      	movs	r1, #0
 8001ddc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	0018      	movs	r0, r3
 8001de2:	f7ff f81b 	bl	8000e1c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699a      	ldr	r2, [r3, #24]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2110      	movs	r1, #16
 8001df2:	438a      	bics	r2, r1
 8001df4:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001df6:	f7ff fc3b 	bl	8001670 <HAL_GetTick>
 8001dfa:	0003      	movs	r3, r0
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001dfe:	e012      	b.n	8001e26 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001e00:	f7ff fc36 	bl	8001670 <HAL_GetTick>
 8001e04:	0002      	movs	r2, r0
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b0a      	cmp	r3, #10
 8001e0c:	d90b      	bls.n	8001e26 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e12:	2201      	movs	r2, #1
 8001e14:	431a      	orrs	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	225c      	movs	r2, #92	@ 0x5c
 8001e1e:	2103      	movs	r1, #3
 8001e20:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e120      	b.n	8002068 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	2208      	movs	r2, #8
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d0e5      	beq.n	8001e00 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	699a      	ldr	r2, [r3, #24]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2101      	movs	r1, #1
 8001e40:	430a      	orrs	r2, r1
 8001e42:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e44:	f7ff fc14 	bl	8001670 <HAL_GetTick>
 8001e48:	0003      	movs	r3, r0
 8001e4a:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e4c:	e012      	b.n	8001e74 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001e4e:	f7ff fc0f 	bl	8001670 <HAL_GetTick>
 8001e52:	0002      	movs	r2, r0
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b0a      	cmp	r3, #10
 8001e5a:	d90b      	bls.n	8001e74 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e60:	2201      	movs	r2, #1
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	225c      	movs	r2, #92	@ 0x5c
 8001e6c:	2103      	movs	r1, #3
 8001e6e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e0f9      	b.n	8002068 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	d0e6      	beq.n	8001e4e <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699a      	ldr	r2, [r3, #24]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2102      	movs	r1, #2
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a76      	ldr	r2, [pc, #472]	@ (8002070 <HAL_FDCAN_Init+0x2b8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d103      	bne.n	8001ea2 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001e9a:	4a76      	ldr	r2, [pc, #472]	@ (8002074 <HAL_FDCAN_Init+0x2bc>)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	7c1b      	ldrb	r3, [r3, #16]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d108      	bne.n	8001ebc <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	699a      	ldr	r2, [r3, #24]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2140      	movs	r1, #64	@ 0x40
 8001eb6:	438a      	bics	r2, r1
 8001eb8:	619a      	str	r2, [r3, #24]
 8001eba:	e007      	b.n	8001ecc <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	699a      	ldr	r2, [r3, #24]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2140      	movs	r1, #64	@ 0x40
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	7c5b      	ldrb	r3, [r3, #17]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d109      	bne.n	8001ee8 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	699a      	ldr	r2, [r3, #24]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2180      	movs	r1, #128	@ 0x80
 8001ee0:	01c9      	lsls	r1, r1, #7
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	619a      	str	r2, [r3, #24]
 8001ee6:	e007      	b.n	8001ef8 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699a      	ldr	r2, [r3, #24]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4961      	ldr	r1, [pc, #388]	@ (8002078 <HAL_FDCAN_Init+0x2c0>)
 8001ef4:	400a      	ands	r2, r1
 8001ef6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	7c9b      	ldrb	r3, [r3, #18]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d108      	bne.n	8001f12 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	699a      	ldr	r2, [r3, #24]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	495c      	ldr	r1, [pc, #368]	@ (800207c <HAL_FDCAN_Init+0x2c4>)
 8001f0c:	400a      	ands	r2, r1
 8001f0e:	619a      	str	r2, [r3, #24]
 8001f10:	e008      	b.n	8001f24 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	699a      	ldr	r2, [r3, #24]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2180      	movs	r1, #128	@ 0x80
 8001f1e:	0149      	lsls	r1, r1, #5
 8001f20:	430a      	orrs	r2, r1
 8001f22:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	699b      	ldr	r3, [r3, #24]
 8001f2a:	4a55      	ldr	r2, [pc, #340]	@ (8002080 <HAL_FDCAN_Init+0x2c8>)
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	0019      	movs	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699a      	ldr	r2, [r3, #24]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	21a4      	movs	r1, #164	@ 0xa4
 8001f48:	438a      	bics	r2, r1
 8001f4a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	691a      	ldr	r2, [r3, #16]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2110      	movs	r1, #16
 8001f58:	438a      	bics	r2, r1
 8001f5a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d108      	bne.n	8001f76 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	699a      	ldr	r2, [r3, #24]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2104      	movs	r1, #4
 8001f70:	430a      	orrs	r2, r1
 8001f72:	619a      	str	r2, [r3, #24]
 8001f74:	e02c      	b.n	8001fd0 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d028      	beq.n	8001fd0 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d01c      	beq.n	8001fc0 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	699a      	ldr	r2, [r3, #24]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2180      	movs	r1, #128	@ 0x80
 8001f92:	430a      	orrs	r2, r1
 8001f94:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	691a      	ldr	r2, [r3, #16]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2110      	movs	r1, #16
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	2b03      	cmp	r3, #3
 8001fac:	d110      	bne.n	8001fd0 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2120      	movs	r1, #32
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	619a      	str	r2, [r3, #24]
 8001fbe:	e007      	b.n	8001fd0 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699a      	ldr	r2, [r3, #24]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2120      	movs	r1, #32
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fe0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001fe8:	431a      	orrs	r2, r3
 8001fea:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	695b      	ldr	r3, [r3, #20]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001ff8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001ffa:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	23c0      	movs	r3, #192	@ 0xc0
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	429a      	cmp	r2, r3
 8002006:	d115      	bne.n	8002034 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002012:	3b01      	subs	r3, #1
 8002014:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002016:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201c:	3b01      	subs	r3, #1
 800201e:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002020:	431a      	orrs	r2, r3
 8002022:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002028:	3b01      	subs	r3, #1
 800202a:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002030:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002032:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	22c0      	movs	r2, #192	@ 0xc0
 800203a:	5899      	ldr	r1, [r3, r2]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	21c0      	movs	r1, #192	@ 0xc0
 8002048:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	0018      	movs	r0, r3
 800204e:	f000 f819 	bl	8002084 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	225c      	movs	r2, #92	@ 0x5c
 8002062:	2101      	movs	r1, #1
 8002064:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	b004      	add	sp, #16
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40006400 	.word	0x40006400
 8002074:	40006500 	.word	0x40006500
 8002078:	ffffbfff 	.word	0xffffbfff
 800207c:	ffffefff 	.word	0xffffefff
 8002080:	fffffcff 	.word	0xfffffcff

08002084 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800208c:	4b2f      	ldr	r3, [pc, #188]	@ (800214c <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800208e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a2e      	ldr	r2, [pc, #184]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d105      	bne.n	80020a6 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	22d4      	movs	r2, #212	@ 0xd4
 800209e:	0092      	lsls	r2, r2, #2
 80020a0:	4694      	mov	ip, r2
 80020a2:	4463      	add	r3, ip
 80020a4:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68ba      	ldr	r2, [r7, #8]
 80020aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2280      	movs	r2, #128	@ 0x80
 80020b2:	589b      	ldr	r3, [r3, r2]
 80020b4:	4a27      	ldr	r2, [pc, #156]	@ (8002154 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80020b6:	4013      	ands	r3, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020be:	041a      	lsls	r2, r3, #16
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	2180      	movs	r1, #128	@ 0x80
 80020c8:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	3370      	adds	r3, #112	@ 0x70
 80020ce:	001a      	movs	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2280      	movs	r2, #128	@ 0x80
 80020da:	589b      	ldr	r3, [r3, r2]
 80020dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002158 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80020de:	4013      	ands	r3, r2
 80020e0:	0019      	movs	r1, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e6:	061a      	lsls	r2, r3, #24
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	2180      	movs	r1, #128	@ 0x80
 80020f0:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	33b0      	adds	r3, #176	@ 0xb0
 80020f6:	001a      	movs	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	3389      	adds	r3, #137	@ 0x89
 8002100:	33ff      	adds	r3, #255	@ 0xff
 8002102:	001a      	movs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2298      	movs	r2, #152	@ 0x98
 800210c:	0092      	lsls	r2, r2, #2
 800210e:	189a      	adds	r2, r3, r2
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	229e      	movs	r2, #158	@ 0x9e
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	189a      	adds	r2, r3, r2
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	e005      	b.n	8002132 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	3304      	adds	r3, #4
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	22d4      	movs	r2, #212	@ 0xd4
 8002136:	0092      	lsls	r2, r2, #2
 8002138:	4694      	mov	ip, r2
 800213a:	4463      	add	r3, ip
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	429a      	cmp	r2, r3
 8002140:	d3f1      	bcc.n	8002126 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 8002142:	46c0      	nop			@ (mov r8, r8)
 8002144:	46c0      	nop			@ (mov r8, r8)
 8002146:	46bd      	mov	sp, r7
 8002148:	b004      	add	sp, #16
 800214a:	bd80      	pop	{r7, pc}
 800214c:	4000b400 	.word	0x4000b400
 8002150:	40006800 	.word	0x40006800
 8002154:	ffe0ffff 	.word	0xffe0ffff
 8002158:	f0ffffff 	.word	0xf0ffffff

0800215c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800216a:	e14d      	b.n	8002408 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2101      	movs	r1, #1
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	4091      	lsls	r1, r2
 8002176:	000a      	movs	r2, r1
 8002178:	4013      	ands	r3, r2
 800217a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d100      	bne.n	8002184 <HAL_GPIO_Init+0x28>
 8002182:	e13e      	b.n	8002402 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	2203      	movs	r2, #3
 800218a:	4013      	ands	r3, r2
 800218c:	2b01      	cmp	r3, #1
 800218e:	d005      	beq.n	800219c <HAL_GPIO_Init+0x40>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2203      	movs	r2, #3
 8002196:	4013      	ands	r3, r2
 8002198:	2b02      	cmp	r3, #2
 800219a:	d130      	bne.n	80021fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	2203      	movs	r2, #3
 80021a8:	409a      	lsls	r2, r3
 80021aa:	0013      	movs	r3, r2
 80021ac:	43da      	mvns	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	409a      	lsls	r2, r3
 80021be:	0013      	movs	r3, r2
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021d2:	2201      	movs	r2, #1
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	409a      	lsls	r2, r3
 80021d8:	0013      	movs	r3, r2
 80021da:	43da      	mvns	r2, r3
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4013      	ands	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	091b      	lsrs	r3, r3, #4
 80021e8:	2201      	movs	r2, #1
 80021ea:	401a      	ands	r2, r3
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	409a      	lsls	r2, r3
 80021f0:	0013      	movs	r3, r2
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2203      	movs	r2, #3
 8002204:	4013      	ands	r3, r2
 8002206:	2b03      	cmp	r3, #3
 8002208:	d017      	beq.n	800223a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	2203      	movs	r2, #3
 8002216:	409a      	lsls	r2, r3
 8002218:	0013      	movs	r3, r2
 800221a:	43da      	mvns	r2, r3
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	4013      	ands	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2203      	movs	r2, #3
 8002240:	4013      	ands	r3, r2
 8002242:	2b02      	cmp	r3, #2
 8002244:	d123      	bne.n	800228e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	08da      	lsrs	r2, r3, #3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3208      	adds	r2, #8
 800224e:	0092      	lsls	r2, r2, #2
 8002250:	58d3      	ldr	r3, [r2, r3]
 8002252:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	2207      	movs	r2, #7
 8002258:	4013      	ands	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	220f      	movs	r2, #15
 800225e:	409a      	lsls	r2, r3
 8002260:	0013      	movs	r3, r2
 8002262:	43da      	mvns	r2, r3
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	691a      	ldr	r2, [r3, #16]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	2107      	movs	r1, #7
 8002272:	400b      	ands	r3, r1
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	409a      	lsls	r2, r3
 8002278:	0013      	movs	r3, r2
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	08da      	lsrs	r2, r3, #3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3208      	adds	r2, #8
 8002288:	0092      	lsls	r2, r2, #2
 800228a:	6939      	ldr	r1, [r7, #16]
 800228c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	2203      	movs	r2, #3
 800229a:	409a      	lsls	r2, r3
 800229c:	0013      	movs	r3, r2
 800229e:	43da      	mvns	r2, r3
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	4013      	ands	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2203      	movs	r2, #3
 80022ac:	401a      	ands	r2, r3
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	409a      	lsls	r2, r3
 80022b4:	0013      	movs	r3, r2
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	23c0      	movs	r3, #192	@ 0xc0
 80022c8:	029b      	lsls	r3, r3, #10
 80022ca:	4013      	ands	r3, r2
 80022cc:	d100      	bne.n	80022d0 <HAL_GPIO_Init+0x174>
 80022ce:	e098      	b.n	8002402 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80022d0:	4a53      	ldr	r2, [pc, #332]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 80022d2:	697b      	ldr	r3, [r7, #20]
 80022d4:	089b      	lsrs	r3, r3, #2
 80022d6:	3318      	adds	r3, #24
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	589b      	ldr	r3, [r3, r2]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2203      	movs	r2, #3
 80022e2:	4013      	ands	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	220f      	movs	r2, #15
 80022e8:	409a      	lsls	r2, r3
 80022ea:	0013      	movs	r3, r2
 80022ec:	43da      	mvns	r2, r3
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	23a0      	movs	r3, #160	@ 0xa0
 80022f8:	05db      	lsls	r3, r3, #23
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d019      	beq.n	8002332 <HAL_GPIO_Init+0x1d6>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a48      	ldr	r2, [pc, #288]	@ (8002424 <HAL_GPIO_Init+0x2c8>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d013      	beq.n	800232e <HAL_GPIO_Init+0x1d2>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a47      	ldr	r2, [pc, #284]	@ (8002428 <HAL_GPIO_Init+0x2cc>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d00d      	beq.n	800232a <HAL_GPIO_Init+0x1ce>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a46      	ldr	r2, [pc, #280]	@ (800242c <HAL_GPIO_Init+0x2d0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <HAL_GPIO_Init+0x1ca>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a45      	ldr	r2, [pc, #276]	@ (8002430 <HAL_GPIO_Init+0x2d4>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d101      	bne.n	8002322 <HAL_GPIO_Init+0x1c6>
 800231e:	2304      	movs	r3, #4
 8002320:	e008      	b.n	8002334 <HAL_GPIO_Init+0x1d8>
 8002322:	2305      	movs	r3, #5
 8002324:	e006      	b.n	8002334 <HAL_GPIO_Init+0x1d8>
 8002326:	2303      	movs	r3, #3
 8002328:	e004      	b.n	8002334 <HAL_GPIO_Init+0x1d8>
 800232a:	2302      	movs	r3, #2
 800232c:	e002      	b.n	8002334 <HAL_GPIO_Init+0x1d8>
 800232e:	2301      	movs	r3, #1
 8002330:	e000      	b.n	8002334 <HAL_GPIO_Init+0x1d8>
 8002332:	2300      	movs	r3, #0
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	2103      	movs	r1, #3
 8002338:	400a      	ands	r2, r1
 800233a:	00d2      	lsls	r2, r2, #3
 800233c:	4093      	lsls	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002344:	4936      	ldr	r1, [pc, #216]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	089b      	lsrs	r3, r3, #2
 800234a:	3318      	adds	r3, #24
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002352:	4b33      	ldr	r3, [pc, #204]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	43da      	mvns	r2, r3
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	2380      	movs	r3, #128	@ 0x80
 8002368:	035b      	lsls	r3, r3, #13
 800236a:	4013      	ands	r3, r2
 800236c:	d003      	beq.n	8002376 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4313      	orrs	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002376:	4b2a      	ldr	r3, [pc, #168]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800237c:	4b28      	ldr	r3, [pc, #160]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	43da      	mvns	r2, r3
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4013      	ands	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	2380      	movs	r3, #128	@ 0x80
 8002392:	039b      	lsls	r3, r3, #14
 8002394:	4013      	ands	r3, r2
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	4313      	orrs	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80023a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 80023a8:	2384      	movs	r3, #132	@ 0x84
 80023aa:	58d3      	ldr	r3, [r2, r3]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	43da      	mvns	r2, r3
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	2380      	movs	r3, #128	@ 0x80
 80023be:	029b      	lsls	r3, r3, #10
 80023c0:	4013      	ands	r3, r2
 80023c2:	d003      	beq.n	80023cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023cc:	4914      	ldr	r1, [pc, #80]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 80023ce:	2284      	movs	r2, #132	@ 0x84
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80023d4:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 80023d6:	2380      	movs	r3, #128	@ 0x80
 80023d8:	58d3      	ldr	r3, [r2, r3]
 80023da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	43da      	mvns	r2, r3
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4013      	ands	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	025b      	lsls	r3, r3, #9
 80023ee:	4013      	ands	r3, r2
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023fa:	4909      	ldr	r1, [pc, #36]	@ (8002420 <HAL_GPIO_Init+0x2c4>)
 80023fc:	2280      	movs	r2, #128	@ 0x80
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	3301      	adds	r3, #1
 8002406:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	40da      	lsrs	r2, r3
 8002410:	1e13      	subs	r3, r2, #0
 8002412:	d000      	beq.n	8002416 <HAL_GPIO_Init+0x2ba>
 8002414:	e6aa      	b.n	800216c <HAL_GPIO_Init+0x10>
  }
}
 8002416:	46c0      	nop			@ (mov r8, r8)
 8002418:	46c0      	nop			@ (mov r8, r8)
 800241a:	46bd      	mov	sp, r7
 800241c:	b006      	add	sp, #24
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40021800 	.word	0x40021800
 8002424:	50000400 	.word	0x50000400
 8002428:	50000800 	.word	0x50000800
 800242c:	50000c00 	.word	0x50000c00
 8002430:	50001000 	.word	0x50001000

08002434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	0008      	movs	r0, r1
 800243e:	0011      	movs	r1, r2
 8002440:	1cbb      	adds	r3, r7, #2
 8002442:	1c02      	adds	r2, r0, #0
 8002444:	801a      	strh	r2, [r3, #0]
 8002446:	1c7b      	adds	r3, r7, #1
 8002448:	1c0a      	adds	r2, r1, #0
 800244a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800244c:	1c7b      	adds	r3, r7, #1
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d004      	beq.n	800245e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002454:	1cbb      	adds	r3, r7, #2
 8002456:	881a      	ldrh	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800245c:	e003      	b.n	8002466 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800245e:	1cbb      	adds	r3, r7, #2
 8002460:	881a      	ldrh	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002466:	46c0      	nop			@ (mov r8, r8)
 8002468:	46bd      	mov	sp, r7
 800246a:	b002      	add	sp, #8
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d101      	bne.n	8002482 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e08f      	b.n	80025a2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2241      	movs	r2, #65	@ 0x41
 8002486:	5c9b      	ldrb	r3, [r3, r2]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d107      	bne.n	800249e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2240      	movs	r2, #64	@ 0x40
 8002492:	2100      	movs	r1, #0
 8002494:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	0018      	movs	r0, r3
 800249a:	f7fe fd21 	bl	8000ee0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2241      	movs	r2, #65	@ 0x41
 80024a2:	2124      	movs	r1, #36	@ 0x24
 80024a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2101      	movs	r1, #1
 80024b2:	438a      	bics	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685a      	ldr	r2, [r3, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	493b      	ldr	r1, [pc, #236]	@ (80025ac <HAL_I2C_Init+0x13c>)
 80024c0:	400a      	ands	r2, r1
 80024c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4938      	ldr	r1, [pc, #224]	@ (80025b0 <HAL_I2C_Init+0x140>)
 80024d0:	400a      	ands	r2, r1
 80024d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d108      	bne.n	80024ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2180      	movs	r1, #128	@ 0x80
 80024e6:	0209      	lsls	r1, r1, #8
 80024e8:	430a      	orrs	r2, r1
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	e007      	b.n	80024fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2184      	movs	r1, #132	@ 0x84
 80024f8:	0209      	lsls	r1, r1, #8
 80024fa:	430a      	orrs	r2, r1
 80024fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2b02      	cmp	r3, #2
 8002504:	d109      	bne.n	800251a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2180      	movs	r1, #128	@ 0x80
 8002512:	0109      	lsls	r1, r1, #4
 8002514:	430a      	orrs	r2, r1
 8002516:	605a      	str	r2, [r3, #4]
 8002518:	e007      	b.n	800252a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4923      	ldr	r1, [pc, #140]	@ (80025b4 <HAL_I2C_Init+0x144>)
 8002526:	400a      	ands	r2, r1
 8002528:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4920      	ldr	r1, [pc, #128]	@ (80025b8 <HAL_I2C_Init+0x148>)
 8002536:	430a      	orrs	r2, r1
 8002538:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	68da      	ldr	r2, [r3, #12]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	491a      	ldr	r1, [pc, #104]	@ (80025b0 <HAL_I2C_Init+0x140>)
 8002546:	400a      	ands	r2, r1
 8002548:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	691a      	ldr	r2, [r3, #16]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	431a      	orrs	r2, r3
 8002554:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	430a      	orrs	r2, r1
 8002562:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69d9      	ldr	r1, [r3, #28]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1a      	ldr	r2, [r3, #32]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	430a      	orrs	r2, r1
 8002572:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2101      	movs	r1, #1
 8002580:	430a      	orrs	r2, r1
 8002582:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2241      	movs	r2, #65	@ 0x41
 800258e:	2120      	movs	r1, #32
 8002590:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2242      	movs	r2, #66	@ 0x42
 800259c:	2100      	movs	r1, #0
 800259e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	0018      	movs	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b002      	add	sp, #8
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	46c0      	nop			@ (mov r8, r8)
 80025ac:	f0ffffff 	.word	0xf0ffffff
 80025b0:	ffff7fff 	.word	0xffff7fff
 80025b4:	fffff7ff 	.word	0xfffff7ff
 80025b8:	02008000 	.word	0x02008000

080025bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2241      	movs	r2, #65	@ 0x41
 80025ca:	5c9b      	ldrb	r3, [r3, r2]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b20      	cmp	r3, #32
 80025d0:	d138      	bne.n	8002644 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2240      	movs	r2, #64	@ 0x40
 80025d6:	5c9b      	ldrb	r3, [r3, r2]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80025dc:	2302      	movs	r3, #2
 80025de:	e032      	b.n	8002646 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2240      	movs	r2, #64	@ 0x40
 80025e4:	2101      	movs	r1, #1
 80025e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2241      	movs	r2, #65	@ 0x41
 80025ec:	2124      	movs	r1, #36	@ 0x24
 80025ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2101      	movs	r1, #1
 80025fc:	438a      	bics	r2, r1
 80025fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4911      	ldr	r1, [pc, #68]	@ (8002650 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800260c:	400a      	ands	r2, r1
 800260e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6819      	ldr	r1, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2101      	movs	r1, #1
 800262c:	430a      	orrs	r2, r1
 800262e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2241      	movs	r2, #65	@ 0x41
 8002634:	2120      	movs	r1, #32
 8002636:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2240      	movs	r2, #64	@ 0x40
 800263c:	2100      	movs	r1, #0
 800263e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002640:	2300      	movs	r3, #0
 8002642:	e000      	b.n	8002646 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002644:	2302      	movs	r3, #2
  }
}
 8002646:	0018      	movs	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	b002      	add	sp, #8
 800264c:	bd80      	pop	{r7, pc}
 800264e:	46c0      	nop			@ (mov r8, r8)
 8002650:	ffffefff 	.word	0xffffefff

08002654 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2241      	movs	r2, #65	@ 0x41
 8002662:	5c9b      	ldrb	r3, [r3, r2]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b20      	cmp	r3, #32
 8002668:	d139      	bne.n	80026de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2240      	movs	r2, #64	@ 0x40
 800266e:	5c9b      	ldrb	r3, [r3, r2]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d101      	bne.n	8002678 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002674:	2302      	movs	r3, #2
 8002676:	e033      	b.n	80026e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2240      	movs	r2, #64	@ 0x40
 800267c:	2101      	movs	r1, #1
 800267e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2241      	movs	r2, #65	@ 0x41
 8002684:	2124      	movs	r1, #36	@ 0x24
 8002686:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2101      	movs	r1, #1
 8002694:	438a      	bics	r2, r1
 8002696:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4a11      	ldr	r2, [pc, #68]	@ (80026e8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2101      	movs	r1, #1
 80026c6:	430a      	orrs	r2, r1
 80026c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2241      	movs	r2, #65	@ 0x41
 80026ce:	2120      	movs	r1, #32
 80026d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2240      	movs	r2, #64	@ 0x40
 80026d6:	2100      	movs	r1, #0
 80026d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80026da:	2300      	movs	r3, #0
 80026dc:	e000      	b.n	80026e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80026de:	2302      	movs	r3, #2
  }
}
 80026e0:	0018      	movs	r0, r3
 80026e2:	46bd      	mov	sp, r7
 80026e4:	b004      	add	sp, #16
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	fffff0ff 	.word	0xfffff0ff

080026ec <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e03d      	b.n	800277a <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a20      	ldr	r2, [pc, #128]	@ (8002784 <HAL_IWDG_Init+0x98>)
 8002704:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a1f      	ldr	r2, [pc, #124]	@ (8002788 <HAL_IWDG_Init+0x9c>)
 800270c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6852      	ldr	r2, [r2, #4]
 8002716:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6892      	ldr	r2, [r2, #8]
 8002720:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002722:	f7fe ffa5 	bl	8001670 <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800272a:	e00e      	b.n	800274a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800272c:	f7fe ffa0 	bl	8001670 <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b31      	cmp	r3, #49	@ 0x31
 8002738:	d907      	bls.n	800274a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	2207      	movs	r2, #7
 8002742:	4013      	ands	r3, r2
 8002744:	d001      	beq.n	800274a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e017      	b.n	800277a <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2207      	movs	r2, #7
 8002752:	4013      	ands	r3, r2
 8002754:	d1ea      	bne.n	800272c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	691a      	ldr	r2, [r3, #16]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	429a      	cmp	r2, r3
 8002762:	d005      	beq.n	8002770 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	68d2      	ldr	r2, [r2, #12]
 800276c:	611a      	str	r2, [r3, #16]
 800276e:	e003      	b.n	8002778 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a05      	ldr	r2, [pc, #20]	@ (800278c <HAL_IWDG_Init+0xa0>)
 8002776:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	b004      	add	sp, #16
 8002780:	bd80      	pop	{r7, pc}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	0000cccc 	.word	0x0000cccc
 8002788:	00005555 	.word	0x00005555
 800278c:	0000aaaa 	.word	0x0000aaaa

08002790 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a03      	ldr	r2, [pc, #12]	@ (80027ac <HAL_IWDG_Refresh+0x1c>)
 800279e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	0018      	movs	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b002      	add	sp, #8
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	0000aaaa 	.word	0x0000aaaa

080027b0 <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	000a      	movs	r2, r1
 80027ba:	1cbb      	adds	r3, r7, #2
 80027bc:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80027be:	230a      	movs	r3, #10
 80027c0:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80027c2:	e002      	b.n	80027ca <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f9      	bne.n	80027c4 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 80027d0:	1cbb      	adds	r3, r7, #2
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	4a06      	ldr	r2, [pc, #24]	@ (80027f0 <PCD_GET_EP_RX_CNT+0x40>)
 80027d8:	4694      	mov	ip, r2
 80027da:	4463      	add	r3, ip
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	0c1b      	lsrs	r3, r3, #16
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	059b      	lsls	r3, r3, #22
 80027e4:	0d9b      	lsrs	r3, r3, #22
 80027e6:	b29b      	uxth	r3, r3
}
 80027e8:	0018      	movs	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	b004      	add	sp, #16
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40009800 	.word	0x40009800

080027f4 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	000a      	movs	r2, r1
 80027fe:	1cbb      	adds	r3, r7, #2
 8002800:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002802:	230a      	movs	r3, #10
 8002804:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8002806:	e002      	b.n	800280e <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	3b01      	subs	r3, #1
 800280c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d1f9      	bne.n	8002808 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8002814:	1cbb      	adds	r3, r7, #2
 8002816:	881b      	ldrh	r3, [r3, #0]
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4a06      	ldr	r2, [pc, #24]	@ (8002834 <PCD_GET_EP_DBUF0_CNT+0x40>)
 800281c:	4694      	mov	ip, r2
 800281e:	4463      	add	r3, ip
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	0c1b      	lsrs	r3, r3, #16
 8002824:	b29b      	uxth	r3, r3
 8002826:	059b      	lsls	r3, r3, #22
 8002828:	0d9b      	lsrs	r3, r3, #22
 800282a:	b29b      	uxth	r3, r3
}
 800282c:	0018      	movs	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	b004      	add	sp, #16
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40009800 	.word	0x40009800

08002838 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	000a      	movs	r2, r1
 8002842:	1cbb      	adds	r3, r7, #2
 8002844:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8002846:	230a      	movs	r3, #10
 8002848:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 800284a:	e002      	b.n	8002852 <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	3b01      	subs	r3, #1
 8002850:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d1f9      	bne.n	800284c <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8002858:	1cbb      	adds	r3, r7, #2
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4a06      	ldr	r2, [pc, #24]	@ (8002878 <PCD_GET_EP_DBUF1_CNT+0x40>)
 8002860:	4694      	mov	ip, r2
 8002862:	4463      	add	r3, ip
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	0c1b      	lsrs	r3, r3, #16
 8002868:	b29b      	uxth	r3, r3
 800286a:	059b      	lsls	r3, r3, #22
 800286c:	0d9b      	lsrs	r3, r3, #22
 800286e:	b29b      	uxth	r3, r3
}
 8002870:	0018      	movs	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	b004      	add	sp, #16
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40009800 	.word	0x40009800

0800287c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b087      	sub	sp, #28
 8002880:	af02      	add	r7, sp, #8
 8002882:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e0ea      	b.n	8002a64 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a76      	ldr	r2, [pc, #472]	@ (8002a6c <HAL_PCD_Init+0x1f0>)
 8002892:	5c9b      	ldrb	r3, [r3, r2]
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d108      	bne.n	80028ac <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	23a5      	movs	r3, #165	@ 0xa5
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	2100      	movs	r1, #0
 80028a2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	0018      	movs	r0, r3
 80028a8:	f009 fb34 	bl	800bf14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a6f      	ldr	r2, [pc, #444]	@ (8002a6c <HAL_PCD_Init+0x1f0>)
 80028b0:	2103      	movs	r1, #3
 80028b2:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f004 fff9 	bl	80078b0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028be:	230f      	movs	r3, #15
 80028c0:	18fb      	adds	r3, r7, r3
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]
 80028c6:	e049      	b.n	800295c <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80028c8:	200f      	movs	r0, #15
 80028ca:	183b      	adds	r3, r7, r0
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	0013      	movs	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	189b      	adds	r3, r3, r2
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	18cb      	adds	r3, r1, r3
 80028da:	3315      	adds	r3, #21
 80028dc:	2201      	movs	r2, #1
 80028de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80028e0:	183b      	adds	r3, r7, r0
 80028e2:	781a      	ldrb	r2, [r3, #0]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	0013      	movs	r3, r2
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	189b      	adds	r3, r3, r2
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	18cb      	adds	r3, r1, r3
 80028f0:	3314      	adds	r3, #20
 80028f2:	183a      	adds	r2, r7, r0
 80028f4:	7812      	ldrb	r2, [r2, #0]
 80028f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028f8:	183b      	adds	r3, r7, r0
 80028fa:	781a      	ldrb	r2, [r3, #0]
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	0013      	movs	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	189b      	adds	r3, r3, r2
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	18cb      	adds	r3, r1, r3
 8002908:	3317      	adds	r3, #23
 800290a:	2200      	movs	r2, #0
 800290c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800290e:	183b      	adds	r3, r7, r0
 8002910:	781a      	ldrb	r2, [r3, #0]
 8002912:	6879      	ldr	r1, [r7, #4]
 8002914:	0013      	movs	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	189b      	adds	r3, r3, r2
 800291a:	00db      	lsls	r3, r3, #3
 800291c:	18cb      	adds	r3, r1, r3
 800291e:	3324      	adds	r3, #36	@ 0x24
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002924:	183b      	adds	r3, r7, r0
 8002926:	781a      	ldrb	r2, [r3, #0]
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	0013      	movs	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	189b      	adds	r3, r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	18cb      	adds	r3, r1, r3
 8002934:	3328      	adds	r3, #40	@ 0x28
 8002936:	2200      	movs	r2, #0
 8002938:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800293a:	183b      	adds	r3, r7, r0
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	6879      	ldr	r1, [r7, #4]
 8002940:	1c5a      	adds	r2, r3, #1
 8002942:	0013      	movs	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	189b      	adds	r3, r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	18cb      	adds	r3, r1, r3
 800294c:	3304      	adds	r3, #4
 800294e:	2200      	movs	r2, #0
 8002950:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002952:	183b      	adds	r3, r7, r0
 8002954:	781a      	ldrb	r2, [r3, #0]
 8002956:	183b      	adds	r3, r7, r0
 8002958:	3201      	adds	r2, #1
 800295a:	701a      	strb	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	791b      	ldrb	r3, [r3, #4]
 8002960:	210f      	movs	r1, #15
 8002962:	187a      	adds	r2, r7, r1
 8002964:	7812      	ldrb	r2, [r2, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d3ae      	bcc.n	80028c8 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800296a:	187b      	adds	r3, r7, r1
 800296c:	2200      	movs	r2, #0
 800296e:	701a      	strb	r2, [r3, #0]
 8002970:	e056      	b.n	8002a20 <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002972:	240f      	movs	r4, #15
 8002974:	193b      	adds	r3, r7, r4
 8002976:	781a      	ldrb	r2, [r3, #0]
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	2356      	movs	r3, #86	@ 0x56
 800297c:	33ff      	adds	r3, #255	@ 0xff
 800297e:	0019      	movs	r1, r3
 8002980:	0013      	movs	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	189b      	adds	r3, r3, r2
 8002986:	00db      	lsls	r3, r3, #3
 8002988:	18c3      	adds	r3, r0, r3
 800298a:	185b      	adds	r3, r3, r1
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002990:	193b      	adds	r3, r7, r4
 8002992:	781a      	ldrb	r2, [r3, #0]
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	23aa      	movs	r3, #170	@ 0xaa
 8002998:	0059      	lsls	r1, r3, #1
 800299a:	0013      	movs	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	189b      	adds	r3, r3, r2
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	18c3      	adds	r3, r0, r3
 80029a4:	185b      	adds	r3, r3, r1
 80029a6:	193a      	adds	r2, r7, r4
 80029a8:	7812      	ldrb	r2, [r2, #0]
 80029aa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80029ac:	193b      	adds	r3, r7, r4
 80029ae:	781a      	ldrb	r2, [r3, #0]
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	2358      	movs	r3, #88	@ 0x58
 80029b4:	33ff      	adds	r3, #255	@ 0xff
 80029b6:	0019      	movs	r1, r3
 80029b8:	0013      	movs	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	189b      	adds	r3, r3, r2
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	18c3      	adds	r3, r0, r3
 80029c2:	185b      	adds	r3, r3, r1
 80029c4:	2200      	movs	r2, #0
 80029c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80029c8:	193b      	adds	r3, r7, r4
 80029ca:	781a      	ldrb	r2, [r3, #0]
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	23b2      	movs	r3, #178	@ 0xb2
 80029d0:	0059      	lsls	r1, r3, #1
 80029d2:	0013      	movs	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	189b      	adds	r3, r3, r2
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	18c3      	adds	r3, r0, r3
 80029dc:	185b      	adds	r3, r3, r1
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80029e2:	193b      	adds	r3, r7, r4
 80029e4:	781a      	ldrb	r2, [r3, #0]
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	23b4      	movs	r3, #180	@ 0xb4
 80029ea:	0059      	lsls	r1, r3, #1
 80029ec:	0013      	movs	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	189b      	adds	r3, r3, r2
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	18c3      	adds	r3, r0, r3
 80029f6:	185b      	adds	r3, r3, r1
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80029fc:	193b      	adds	r3, r7, r4
 80029fe:	781a      	ldrb	r2, [r3, #0]
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	23b6      	movs	r3, #182	@ 0xb6
 8002a04:	0059      	lsls	r1, r3, #1
 8002a06:	0013      	movs	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	189b      	adds	r3, r3, r2
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	18c3      	adds	r3, r0, r3
 8002a10:	185b      	adds	r3, r3, r1
 8002a12:	2200      	movs	r2, #0
 8002a14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a16:	193b      	adds	r3, r7, r4
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	193b      	adds	r3, r7, r4
 8002a1c:	3201      	adds	r2, #1
 8002a1e:	701a      	strb	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	791b      	ldrb	r3, [r3, #4]
 8002a24:	220f      	movs	r2, #15
 8002a26:	18ba      	adds	r2, r7, r2
 8002a28:	7812      	ldrb	r2, [r2, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d3a1      	bcc.n	8002972 <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6818      	ldr	r0, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	466a      	mov	r2, sp
 8002a36:	7c19      	ldrb	r1, [r3, #16]
 8002a38:	7011      	strb	r1, [r2, #0]
 8002a3a:	6859      	ldr	r1, [r3, #4]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	f004 ff6f 	bl	8007922 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a07      	ldr	r2, [pc, #28]	@ (8002a6c <HAL_PCD_Init+0x1f0>)
 8002a4e:	2101      	movs	r1, #1
 8002a50:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	7b1b      	ldrb	r3, [r3, #12]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d103      	bne.n	8002a62 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f001 fbf1 	bl	8004244 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b005      	add	sp, #20
 8002a6a:	bd90      	pop	{r4, r7, pc}
 8002a6c:	00000295 	.word	0x00000295

08002a70 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	23a5      	movs	r3, #165	@ 0xa5
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	5cd3      	ldrb	r3, [r2, r3]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d101      	bne.n	8002a88 <HAL_PCD_Start+0x18>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e014      	b.n	8002ab2 <HAL_PCD_Start+0x42>
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	23a5      	movs	r3, #165	@ 0xa5
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	2101      	movs	r1, #1
 8002a90:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	0018      	movs	r0, r3
 8002a98:	f004 fef6 	bl	8007888 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f006 fd00 	bl	80094a6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	23a5      	movs	r3, #165	@ 0xa5
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	2100      	movs	r1, #0
 8002aae:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b002      	add	sp, #8
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f006 fcfc 	bl	80094c6 <USB_ReadInterrupts>
 8002ace:	0003      	movs	r3, r0
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8002ad2:	4a7c      	ldr	r2, [pc, #496]	@ (8002cc4 <HAL_PCD_IRQHandler+0x208>)
 8002ad4:	23a0      	movs	r3, #160	@ 0xa0
 8002ad6:	58d3      	ldr	r3, [r2, r3]
 8002ad8:	2204      	movs	r2, #4
 8002ada:	4013      	ands	r3, r2
 8002adc:	d100      	bne.n	8002ae0 <HAL_PCD_IRQHandler+0x24>
 8002ade:	e0ed      	b.n	8002cbc <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d004      	beq.n	8002af4 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	0018      	movs	r0, r3
 8002aee:	f000 fb35 	bl	800315c <PCD_EP_ISR_Handler>

    return;
 8002af2:	e0e4      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002af4:	68fa      	ldr	r2, [r7, #12]
 8002af6:	2380      	movs	r3, #128	@ 0x80
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4013      	ands	r3, r2
 8002afc:	d011      	beq.n	8002b22 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	496f      	ldr	r1, [pc, #444]	@ (8002cc8 <HAL_PCD_IRQHandler+0x20c>)
 8002b0a:	400a      	ands	r2, r1
 8002b0c:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	0018      	movs	r0, r3
 8002b12:	f009 fac2 	bl	800c09a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2100      	movs	r1, #0
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f000 f8e4 	bl	8002ce8 <HAL_PCD_SetAddress>

    return;
 8002b20:	e0cd      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	01db      	lsls	r3, r3, #7
 8002b28:	4013      	ands	r3, r2
 8002b2a:	d008      	beq.n	8002b3e <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4965      	ldr	r1, [pc, #404]	@ (8002ccc <HAL_PCD_IRQHandler+0x210>)
 8002b38:	400a      	ands	r2, r1
 8002b3a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002b3c:	e0bf      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	2380      	movs	r3, #128	@ 0x80
 8002b42:	019b      	lsls	r3, r3, #6
 8002b44:	4013      	ands	r3, r2
 8002b46:	d008      	beq.n	8002b5a <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	495f      	ldr	r1, [pc, #380]	@ (8002cd0 <HAL_PCD_IRQHandler+0x214>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002b58:	e0b1      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	015b      	lsls	r3, r3, #5
 8002b60:	4013      	ands	r3, r2
 8002b62:	d02c      	beq.n	8002bbe <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2104      	movs	r1, #4
 8002b70:	438a      	bics	r2, r1
 8002b72:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2108      	movs	r1, #8
 8002b80:	438a      	bics	r2, r1
 8002b82:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	23b3      	movs	r3, #179	@ 0xb3
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	5cd3      	ldrb	r3, [r2, r3]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d109      	bne.n	8002ba4 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	23b3      	movs	r3, #179	@ 0xb3
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	2100      	movs	r1, #0
 8002b98:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f009 fcfa 	bl	800c598 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f009 fab8 	bl	800c11c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4947      	ldr	r1, [pc, #284]	@ (8002cd4 <HAL_PCD_IRQHandler+0x218>)
 8002bb8:	400a      	ands	r2, r1
 8002bba:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002bbc:	e07f      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	2380      	movs	r3, #128	@ 0x80
 8002bc2:	011b      	lsls	r3, r3, #4
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d01c      	beq.n	8002c02 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2108      	movs	r1, #8
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	493d      	ldr	r1, [pc, #244]	@ (8002cd8 <HAL_PCD_IRQHandler+0x21c>)
 8002be4:	400a      	ands	r2, r1
 8002be6:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2104      	movs	r1, #4
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f009 fa72 	bl	800c0e4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002c00:	e05d      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2280      	movs	r2, #128	@ 0x80
 8002c06:	4013      	ands	r3, r2
 8002c08:	d038      	beq.n	8002c7c <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4931      	ldr	r1, [pc, #196]	@ (8002cdc <HAL_PCD_IRQHandler+0x220>)
 8002c16:	400a      	ands	r2, r1
 8002c18:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	23b3      	movs	r3, #179	@ 0xb3
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	5cd3      	ldrb	r3, [r2, r3]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d125      	bne.n	8002c72 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2104      	movs	r1, #4
 8002c32:	430a      	orrs	r2, r1
 8002c34:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2108      	movs	r1, #8
 8002c42:	430a      	orrs	r2, r1
 8002c44:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	23b3      	movs	r3, #179	@ 0xb3
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c56:	089b      	lsrs	r3, r3, #2
 8002c58:	223c      	movs	r2, #60	@ 0x3c
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	0019      	movs	r1, r3
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	23b4      	movs	r3, #180	@ 0xb4
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2101      	movs	r1, #1
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f009 fc94 	bl	800c598 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002c70:	e025      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	0018      	movs	r0, r3
 8002c76:	f009 fa35 	bl	800c0e4 <HAL_PCD_SuspendCallback>
    return;
 8002c7a:	e020      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	2380      	movs	r3, #128	@ 0x80
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	4013      	ands	r3, r2
 8002c84:	d00c      	beq.n	8002ca0 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4913      	ldr	r1, [pc, #76]	@ (8002ce0 <HAL_PCD_IRQHandler+0x224>)
 8002c92:	400a      	ands	r2, r1
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f009 f9ef 	bl	800c07c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002c9e:	e00e      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	2380      	movs	r3, #128	@ 0x80
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d009      	beq.n	8002cbe <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	490b      	ldr	r1, [pc, #44]	@ (8002ce4 <HAL_PCD_IRQHandler+0x228>)
 8002cb6:	400a      	ands	r2, r1
 8002cb8:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8002cba:	e000      	b.n	8002cbe <HAL_PCD_IRQHandler+0x202>
    return;
 8002cbc:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	b004      	add	sp, #16
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40010000 	.word	0x40010000
 8002cc8:	0000fbff 	.word	0x0000fbff
 8002ccc:	0000bfff 	.word	0x0000bfff
 8002cd0:	0000dfff 	.word	0x0000dfff
 8002cd4:	0000efff 	.word	0x0000efff
 8002cd8:	0000f7ff 	.word	0x0000f7ff
 8002cdc:	0000ff7f 	.word	0x0000ff7f
 8002ce0:	0000fdff 	.word	0x0000fdff
 8002ce4:	0000feff 	.word	0x0000feff

08002ce8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	000a      	movs	r2, r1
 8002cf2:	1cfb      	adds	r3, r7, #3
 8002cf4:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	23a5      	movs	r3, #165	@ 0xa5
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	5cd3      	ldrb	r3, [r2, r3]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_PCD_SetAddress+0x1e>
 8002d02:	2302      	movs	r3, #2
 8002d04:	e016      	b.n	8002d34 <HAL_PCD_SetAddress+0x4c>
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	23a5      	movs	r3, #165	@ 0xa5
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	1cfa      	adds	r2, r7, #3
 8002d14:	7812      	ldrb	r2, [r2, #0]
 8002d16:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	1cfb      	adds	r3, r7, #3
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	0019      	movs	r1, r3
 8002d22:	0010      	movs	r0, r2
 8002d24:	f006 fbac 	bl	8009480 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	23a5      	movs	r3, #165	@ 0xa5
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	2100      	movs	r1, #0
 8002d30:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	0018      	movs	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	b002      	add	sp, #8
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002d3c:	b590      	push	{r4, r7, lr}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	000c      	movs	r4, r1
 8002d46:	0010      	movs	r0, r2
 8002d48:	0019      	movs	r1, r3
 8002d4a:	1cfb      	adds	r3, r7, #3
 8002d4c:	1c22      	adds	r2, r4, #0
 8002d4e:	701a      	strb	r2, [r3, #0]
 8002d50:	003b      	movs	r3, r7
 8002d52:	1c02      	adds	r2, r0, #0
 8002d54:	801a      	strh	r2, [r3, #0]
 8002d56:	1cbb      	adds	r3, r7, #2
 8002d58:	1c0a      	adds	r2, r1, #0
 8002d5a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002d5c:	230b      	movs	r3, #11
 8002d5e:	18fb      	adds	r3, r7, r3
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d64:	1cfb      	adds	r3, r7, #3
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	b25b      	sxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	da10      	bge.n	8002d90 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d6e:	1cfb      	adds	r3, r7, #3
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	2207      	movs	r2, #7
 8002d74:	401a      	ands	r2, r3
 8002d76:	0013      	movs	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	189b      	adds	r3, r3, r2
 8002d7c:	00db      	lsls	r3, r3, #3
 8002d7e:	3310      	adds	r3, #16
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	18d3      	adds	r3, r2, r3
 8002d84:	3304      	adds	r3, #4
 8002d86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	705a      	strb	r2, [r3, #1]
 8002d8e:	e010      	b.n	8002db2 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d90:	1cfb      	adds	r3, r7, #3
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	2207      	movs	r2, #7
 8002d96:	401a      	ands	r2, r3
 8002d98:	0013      	movs	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	189b      	adds	r3, r3, r2
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	3351      	adds	r3, #81	@ 0x51
 8002da2:	33ff      	adds	r3, #255	@ 0xff
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	18d3      	adds	r3, r2, r3
 8002da8:	3304      	adds	r3, #4
 8002daa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002db2:	1cfb      	adds	r3, r7, #3
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	2207      	movs	r2, #7
 8002db8:	4013      	ands	r3, r2
 8002dba:	b2da      	uxtb	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002dc0:	003b      	movs	r3, r7
 8002dc2:	881a      	ldrh	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1cba      	adds	r2, r7, #2
 8002dcc:	7812      	ldrb	r2, [r2, #0]
 8002dce:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002dd0:	1cbb      	adds	r3, r7, #2
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d102      	bne.n	8002dde <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	23a5      	movs	r3, #165	@ 0xa5
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	5cd3      	ldrb	r3, [r2, r3]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d101      	bne.n	8002dee <HAL_PCD_EP_Open+0xb2>
 8002dea:	2302      	movs	r3, #2
 8002dec:	e013      	b.n	8002e16 <HAL_PCD_EP_Open+0xda>
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	23a5      	movs	r3, #165	@ 0xa5
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	2101      	movs	r1, #1
 8002df6:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68fa      	ldr	r2, [r7, #12]
 8002dfe:	0011      	movs	r1, r2
 8002e00:	0018      	movs	r0, r3
 8002e02:	f004 fdb9 	bl	8007978 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	23a5      	movs	r3, #165	@ 0xa5
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8002e10:	230b      	movs	r3, #11
 8002e12:	18fb      	adds	r3, r7, r3
 8002e14:	781b      	ldrb	r3, [r3, #0]
}
 8002e16:	0018      	movs	r0, r3
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	b005      	add	sp, #20
 8002e1c:	bd90      	pop	{r4, r7, pc}

08002e1e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b084      	sub	sp, #16
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
 8002e26:	000a      	movs	r2, r1
 8002e28:	1cfb      	adds	r3, r7, #3
 8002e2a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e2c:	1cfb      	adds	r3, r7, #3
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	b25b      	sxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	da10      	bge.n	8002e58 <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e36:	1cfb      	adds	r3, r7, #3
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2207      	movs	r2, #7
 8002e3c:	401a      	ands	r2, r3
 8002e3e:	0013      	movs	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	189b      	adds	r3, r3, r2
 8002e44:	00db      	lsls	r3, r3, #3
 8002e46:	3310      	adds	r3, #16
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	18d3      	adds	r3, r2, r3
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2201      	movs	r2, #1
 8002e54:	705a      	strb	r2, [r3, #1]
 8002e56:	e010      	b.n	8002e7a <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e58:	1cfb      	adds	r3, r7, #3
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	2207      	movs	r2, #7
 8002e5e:	401a      	ands	r2, r3
 8002e60:	0013      	movs	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	189b      	adds	r3, r3, r2
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	3351      	adds	r3, #81	@ 0x51
 8002e6a:	33ff      	adds	r3, #255	@ 0xff
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	18d3      	adds	r3, r2, r3
 8002e70:	3304      	adds	r3, #4
 8002e72:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e7a:	1cfb      	adds	r3, r7, #3
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2207      	movs	r2, #7
 8002e80:	4013      	ands	r3, r2
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	23a5      	movs	r3, #165	@ 0xa5
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	5cd3      	ldrb	r3, [r2, r3]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d101      	bne.n	8002e98 <HAL_PCD_EP_Close+0x7a>
 8002e94:	2302      	movs	r3, #2
 8002e96:	e011      	b.n	8002ebc <HAL_PCD_EP_Close+0x9e>
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	23a5      	movs	r3, #165	@ 0xa5
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	0011      	movs	r1, r2
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f005 f898 	bl	8007fe0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	23a5      	movs	r3, #165	@ 0xa5
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
}
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b004      	add	sp, #16
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	603b      	str	r3, [r7, #0]
 8002ed0:	200b      	movs	r0, #11
 8002ed2:	183b      	adds	r3, r7, r0
 8002ed4:	1c0a      	adds	r2, r1, #0
 8002ed6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ed8:	0001      	movs	r1, r0
 8002eda:	187b      	adds	r3, r7, r1
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	2207      	movs	r2, #7
 8002ee0:	401a      	ands	r2, r3
 8002ee2:	0013      	movs	r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	189b      	adds	r3, r3, r2
 8002ee8:	00db      	lsls	r3, r3, #3
 8002eea:	3351      	adds	r3, #81	@ 0x51
 8002eec:	33ff      	adds	r3, #255	@ 0xff
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	18d3      	adds	r3, r2, r3
 8002ef2:	3304      	adds	r3, #4
 8002ef4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2200      	movs	r2, #0
 8002f06:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f0e:	187b      	adds	r3, r7, r1
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2207      	movs	r2, #7
 8002f14:	4013      	ands	r3, r2
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	0011      	movs	r1, r2
 8002f24:	0018      	movs	r0, r3
 8002f26:	f005 f9c1 	bl	80082ac <USB_EPStartXfer>

  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	b006      	add	sp, #24
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	000a      	movs	r2, r1
 8002f3e:	1cfb      	adds	r3, r7, #3
 8002f40:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f42:	1cfb      	adds	r3, r7, #3
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	2207      	movs	r2, #7
 8002f48:	401a      	ands	r2, r3
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	23b8      	movs	r3, #184	@ 0xb8
 8002f4e:	0059      	lsls	r1, r3, #1
 8002f50:	0013      	movs	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	189b      	adds	r3, r3, r2
 8002f56:	00db      	lsls	r3, r3, #3
 8002f58:	18c3      	adds	r3, r0, r3
 8002f5a:	185b      	adds	r3, r3, r1
 8002f5c:	681b      	ldr	r3, [r3, #0]
}
 8002f5e:	0018      	movs	r0, r3
 8002f60:	46bd      	mov	sp, r7
 8002f62:	b002      	add	sp, #8
 8002f64:	bd80      	pop	{r7, pc}

08002f66 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f66:	b580      	push	{r7, lr}
 8002f68:	b086      	sub	sp, #24
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	60f8      	str	r0, [r7, #12]
 8002f6e:	607a      	str	r2, [r7, #4]
 8002f70:	603b      	str	r3, [r7, #0]
 8002f72:	200b      	movs	r0, #11
 8002f74:	183b      	adds	r3, r7, r0
 8002f76:	1c0a      	adds	r2, r1, #0
 8002f78:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f7a:	183b      	adds	r3, r7, r0
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2207      	movs	r2, #7
 8002f80:	401a      	ands	r2, r3
 8002f82:	0013      	movs	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	189b      	adds	r3, r3, r2
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	3310      	adds	r3, #16
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	18d3      	adds	r3, r2, r3
 8002f90:	3304      	adds	r3, #4
 8002f92:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	2224      	movs	r2, #36	@ 0x24
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fba:	183b      	adds	r3, r7, r0
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	2207      	movs	r2, #7
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	697a      	ldr	r2, [r7, #20]
 8002fce:	0011      	movs	r1, r2
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f005 f96b 	bl	80082ac <USB_EPStartXfer>

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	0018      	movs	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b006      	add	sp, #24
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	000a      	movs	r2, r1
 8002fea:	1cfb      	adds	r3, r7, #3
 8002fec:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002fee:	1cfb      	adds	r3, r7, #3
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2207      	movs	r2, #7
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	7912      	ldrb	r2, [r2, #4]
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d901      	bls.n	8003002 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e048      	b.n	8003094 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003002:	1cfb      	adds	r3, r7, #3
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	b25b      	sxtb	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	da10      	bge.n	800302e <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800300c:	1cfb      	adds	r3, r7, #3
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	2207      	movs	r2, #7
 8003012:	401a      	ands	r2, r3
 8003014:	0013      	movs	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	189b      	adds	r3, r3, r2
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	3310      	adds	r3, #16
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	18d3      	adds	r3, r2, r3
 8003022:	3304      	adds	r3, #4
 8003024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2201      	movs	r2, #1
 800302a:	705a      	strb	r2, [r3, #1]
 800302c:	e00e      	b.n	800304c <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800302e:	1cfb      	adds	r3, r7, #3
 8003030:	781a      	ldrb	r2, [r3, #0]
 8003032:	0013      	movs	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	189b      	adds	r3, r3, r2
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	3351      	adds	r3, #81	@ 0x51
 800303c:	33ff      	adds	r3, #255	@ 0xff
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	18d3      	adds	r3, r2, r3
 8003042:	3304      	adds	r3, #4
 8003044:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2201      	movs	r2, #1
 8003050:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003052:	1cfb      	adds	r3, r7, #3
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2207      	movs	r2, #7
 8003058:	4013      	ands	r3, r2
 800305a:	b2da      	uxtb	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	23a5      	movs	r3, #165	@ 0xa5
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	5cd3      	ldrb	r3, [r2, r3]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <HAL_PCD_EP_SetStall+0x90>
 800306c:	2302      	movs	r3, #2
 800306e:	e011      	b.n	8003094 <HAL_PCD_EP_SetStall+0xb4>
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	23a5      	movs	r3, #165	@ 0xa5
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	2101      	movs	r1, #1
 8003078:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	0011      	movs	r1, r2
 8003082:	0018      	movs	r0, r3
 8003084:	f006 f928 	bl	80092d8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	23a5      	movs	r3, #165	@ 0xa5
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	2100      	movs	r1, #0
 8003090:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	0018      	movs	r0, r3
 8003096:	46bd      	mov	sp, r7
 8003098:	b004      	add	sp, #16
 800309a:	bd80      	pop	{r7, pc}

0800309c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	000a      	movs	r2, r1
 80030a6:	1cfb      	adds	r3, r7, #3
 80030a8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80030aa:	1cfb      	adds	r3, r7, #3
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	220f      	movs	r2, #15
 80030b0:	4013      	ands	r3, r2
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	7912      	ldrb	r2, [r2, #4]
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d901      	bls.n	80030be <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e04a      	b.n	8003154 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030be:	1cfb      	adds	r3, r7, #3
 80030c0:	781b      	ldrb	r3, [r3, #0]
 80030c2:	b25b      	sxtb	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	da10      	bge.n	80030ea <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030c8:	1cfb      	adds	r3, r7, #3
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2207      	movs	r2, #7
 80030ce:	401a      	ands	r2, r3
 80030d0:	0013      	movs	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	189b      	adds	r3, r3, r2
 80030d6:	00db      	lsls	r3, r3, #3
 80030d8:	3310      	adds	r3, #16
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	18d3      	adds	r3, r2, r3
 80030de:	3304      	adds	r3, #4
 80030e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	705a      	strb	r2, [r3, #1]
 80030e8:	e010      	b.n	800310c <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030ea:	1cfb      	adds	r3, r7, #3
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2207      	movs	r2, #7
 80030f0:	401a      	ands	r2, r3
 80030f2:	0013      	movs	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	189b      	adds	r3, r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	3351      	adds	r3, #81	@ 0x51
 80030fc:	33ff      	adds	r3, #255	@ 0xff
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	18d3      	adds	r3, r2, r3
 8003102:	3304      	adds	r3, #4
 8003104:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003112:	1cfb      	adds	r3, r7, #3
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	2207      	movs	r2, #7
 8003118:	4013      	ands	r3, r2
 800311a:	b2da      	uxtb	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	23a5      	movs	r3, #165	@ 0xa5
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	5cd3      	ldrb	r3, [r2, r3]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d101      	bne.n	8003130 <HAL_PCD_EP_ClrStall+0x94>
 800312c:	2302      	movs	r3, #2
 800312e:	e011      	b.n	8003154 <HAL_PCD_EP_ClrStall+0xb8>
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	23a5      	movs	r3, #165	@ 0xa5
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	2101      	movs	r1, #1
 8003138:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	0011      	movs	r1, r2
 8003142:	0018      	movs	r0, r3
 8003144:	f006 f90a 	bl	800935c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	23a5      	movs	r3, #165	@ 0xa5
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	2100      	movs	r1, #0
 8003150:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003152:	2300      	movs	r3, #0
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b004      	add	sp, #16
 800315a:	bd80      	pop	{r7, pc}

0800315c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800315c:	b5b0      	push	{r4, r5, r7, lr}
 800315e:	b08e      	sub	sp, #56	@ 0x38
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003164:	e355      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800316c:	2022      	movs	r0, #34	@ 0x22
 800316e:	183b      	adds	r3, r7, r0
 8003170:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 8003172:	183b      	adds	r3, r7, r0
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	b2da      	uxtb	r2, r3
 8003178:	2421      	movs	r4, #33	@ 0x21
 800317a:	193b      	adds	r3, r7, r4
 800317c:	210f      	movs	r1, #15
 800317e:	400a      	ands	r2, r1
 8003180:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8003182:	193b      	adds	r3, r7, r4
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d000      	beq.n	800318c <PCD_EP_ISR_Handler+0x30>
 800318a:	e12b      	b.n	80033e4 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800318c:	183b      	adds	r3, r7, r0
 800318e:	881b      	ldrh	r3, [r3, #0]
 8003190:	2210      	movs	r2, #16
 8003192:	4013      	ands	r3, r2
 8003194:	d140      	bne.n	8003218 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4ac5      	ldr	r2, [pc, #788]	@ (80034b4 <PCD_EP_ISR_Handler+0x358>)
 800319e:	4013      	ands	r3, r2
 80031a0:	60bb      	str	r3, [r7, #8]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	2180      	movs	r1, #128	@ 0x80
 80031aa:	0209      	lsls	r1, r1, #8
 80031ac:	430a      	orrs	r2, r1
 80031ae:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3314      	adds	r3, #20
 80031b4:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80031b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	4abe      	ldr	r2, [pc, #760]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 80031be:	4694      	mov	ip, r2
 80031c0:	4463      	add	r3, ip
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	0c1b      	lsrs	r3, r3, #16
 80031c6:	059b      	lsls	r3, r3, #22
 80031c8:	0d9a      	lsrs	r2, r3, #22
 80031ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031cc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80031ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	18d2      	adds	r2, r2, r3
 80031d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031da:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2100      	movs	r1, #0
 80031e0:	0018      	movs	r0, r3
 80031e2:	f008 ff2d 	bl	800c040 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	7c5b      	ldrb	r3, [r3, #17]
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d100      	bne.n	80031f2 <PCD_EP_ISR_Handler+0x96>
 80031f0:	e30f      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
 80031f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d000      	beq.n	80031fc <PCD_EP_ISR_Handler+0xa0>
 80031fa:	e30a      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	7c5b      	ldrb	r3, [r3, #17]
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2280      	movs	r2, #128	@ 0x80
 8003204:	4252      	negs	r2, r2
 8003206:	4313      	orrs	r3, r2
 8003208:	b2da      	uxtb	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	745a      	strb	r2, [r3, #17]
 8003216:	e2fc      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3355      	adds	r3, #85	@ 0x55
 800321c:	33ff      	adds	r3, #255	@ 0xff
 800321e:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	2132      	movs	r1, #50	@ 0x32
 8003228:	187b      	adds	r3, r7, r1
 800322a:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800322c:	187b      	adds	r3, r7, r1
 800322e:	881a      	ldrh	r2, [r3, #0]
 8003230:	2380      	movs	r3, #128	@ 0x80
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	4013      	ands	r3, r2
 8003236:	d029      	beq.n	800328c <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	0019      	movs	r1, r3
 8003242:	0010      	movs	r0, r2
 8003244:	f7ff fab4 	bl	80027b0 <PCD_GET_EP_RX_CNT>
 8003248:	0003      	movs	r3, r0
 800324a:	001a      	movs	r2, r3
 800324c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6818      	ldr	r0, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	22a7      	movs	r2, #167	@ 0xa7
 8003258:	0092      	lsls	r2, r2, #2
 800325a:	1899      	adds	r1, r3, r2
 800325c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800325e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003262:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003264:	b29b      	uxth	r3, r3
 8003266:	f006 f9b1 	bl	80095cc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a92      	ldr	r2, [pc, #584]	@ (80034bc <PCD_EP_ISR_Handler+0x360>)
 8003272:	4013      	ands	r3, r2
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	2180      	movs	r1, #128	@ 0x80
 800327e:	430a      	orrs	r2, r1
 8003280:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	0018      	movs	r0, r3
 8003286:	f008 fea5 	bl	800bfd4 <HAL_PCD_SetupStageCallback>
 800328a:	e2c2      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800328c:	2332      	movs	r3, #50	@ 0x32
 800328e:	18fb      	adds	r3, r7, r3
 8003290:	2200      	movs	r2, #0
 8003292:	5e9b      	ldrsh	r3, [r3, r2]
 8003294:	2b00      	cmp	r3, #0
 8003296:	db00      	blt.n	800329a <PCD_EP_ISR_Handler+0x13e>
 8003298:	e2bb      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a86      	ldr	r2, [pc, #536]	@ (80034bc <PCD_EP_ISR_Handler+0x360>)
 80032a2:	4013      	ands	r3, r2
 80032a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032ac:	2180      	movs	r1, #128	@ 0x80
 80032ae:	430a      	orrs	r2, r1
 80032b0:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	0019      	movs	r1, r3
 80032bc:	0010      	movs	r0, r2
 80032be:	f7ff fa77 	bl	80027b0 <PCD_GET_EP_RX_CNT>
 80032c2:	0003      	movs	r3, r0
 80032c4:	001a      	movs	r2, r3
 80032c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032c8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80032ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d01a      	beq.n	8003308 <PCD_EP_ISR_Handler+0x1ac>
 80032d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d016      	beq.n	8003308 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6818      	ldr	r0, [r3, #0]
 80032de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e0:	6959      	ldr	r1, [r3, #20]
 80032e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e4:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80032e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e8:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	f006 f96e 	bl	80095cc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80032f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f2:	695a      	ldr	r2, [r3, #20]
 80032f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032f6:	69db      	ldr	r3, [r3, #28]
 80032f8:	18d2      	adds	r2, r2, r3
 80032fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032fc:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2100      	movs	r1, #0
 8003302:	0018      	movs	r0, r3
 8003304:	f008 fe7b 	bl	800bffe <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	2132      	movs	r1, #50	@ 0x32
 8003310:	187b      	adds	r3, r7, r1
 8003312:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003314:	187b      	adds	r3, r7, r1
 8003316:	881a      	ldrh	r2, [r3, #0]
 8003318:	2380      	movs	r3, #128	@ 0x80
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	4013      	ands	r3, r2
 800331e:	d000      	beq.n	8003322 <PCD_EP_ISR_Handler+0x1c6>
 8003320:	e277      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
 8003322:	187b      	adds	r3, r7, r1
 8003324:	881a      	ldrh	r2, [r3, #0]
 8003326:	23c0      	movs	r3, #192	@ 0xc0
 8003328:	019b      	lsls	r3, r3, #6
 800332a:	401a      	ands	r2, r3
 800332c:	23c0      	movs	r3, #192	@ 0xc0
 800332e:	019b      	lsls	r3, r3, #6
 8003330:	429a      	cmp	r2, r3
 8003332:	d100      	bne.n	8003336 <PCD_EP_ISR_Handler+0x1da>
 8003334:	e26d      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003336:	4b60      	ldr	r3, [pc, #384]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	4b5f      	ldr	r3, [pc, #380]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 800333c:	0192      	lsls	r2, r2, #6
 800333e:	0992      	lsrs	r2, r2, #6
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	2b3e      	cmp	r3, #62	@ 0x3e
 8003348:	d916      	bls.n	8003378 <PCD_EP_ISR_Handler+0x21c>
 800334a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	095b      	lsrs	r3, r3, #5
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	221f      	movs	r2, #31
 8003358:	4013      	ands	r3, r2
 800335a:	d102      	bne.n	8003362 <PCD_EP_ISR_Handler+0x206>
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	3b01      	subs	r3, #1
 8003360:	617b      	str	r3, [r7, #20]
 8003362:	4b55      	ldr	r3, [pc, #340]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	069b      	lsls	r3, r3, #26
 800336a:	431a      	orrs	r2, r3
 800336c:	4b52      	ldr	r3, [pc, #328]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 800336e:	2180      	movs	r1, #128	@ 0x80
 8003370:	0609      	lsls	r1, r1, #24
 8003372:	430a      	orrs	r2, r1
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	e01e      	b.n	80033b6 <PCD_EP_ISR_Handler+0x25a>
 8003378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d107      	bne.n	8003390 <PCD_EP_ISR_Handler+0x234>
 8003380:	4b4d      	ldr	r3, [pc, #308]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	4b4c      	ldr	r3, [pc, #304]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 8003386:	2180      	movs	r1, #128	@ 0x80
 8003388:	0609      	lsls	r1, r1, #24
 800338a:	430a      	orrs	r2, r1
 800338c:	605a      	str	r2, [r3, #4]
 800338e:	e012      	b.n	80033b6 <PCD_EP_ISR_Handler+0x25a>
 8003390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003392:	691b      	ldr	r3, [r3, #16]
 8003394:	085b      	lsrs	r3, r3, #1
 8003396:	617b      	str	r3, [r7, #20]
 8003398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2201      	movs	r2, #1
 800339e:	4013      	ands	r3, r2
 80033a0:	d002      	beq.n	80033a8 <PCD_EP_ISR_Handler+0x24c>
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	3301      	adds	r3, #1
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	4b43      	ldr	r3, [pc, #268]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 80033aa:	6859      	ldr	r1, [r3, #4]
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	069a      	lsls	r2, r3, #26
 80033b0:	4b41      	ldr	r3, [pc, #260]	@ (80034b8 <PCD_EP_ISR_Handler+0x35c>)
 80033b2:	430a      	orrs	r2, r1
 80033b4:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a40      	ldr	r2, [pc, #256]	@ (80034c0 <PCD_EP_ISR_Handler+0x364>)
 80033be:	4013      	ands	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	2280      	movs	r2, #128	@ 0x80
 80033c6:	0152      	lsls	r2, r2, #5
 80033c8:	4053      	eors	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	2280      	movs	r2, #128	@ 0x80
 80033d0:	0192      	lsls	r2, r2, #6
 80033d2:	4053      	eors	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4939      	ldr	r1, [pc, #228]	@ (80034c4 <PCD_EP_ISR_Handler+0x368>)
 80033de:	430a      	orrs	r2, r1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e216      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	001a      	movs	r2, r3
 80033ea:	2121      	movs	r1, #33	@ 0x21
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	18d3      	adds	r3, r2, r3
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	2032      	movs	r0, #50	@ 0x32
 80033f8:	183b      	adds	r3, r7, r0
 80033fa:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 80033fc:	183b      	adds	r3, r7, r0
 80033fe:	2200      	movs	r2, #0
 8003400:	5e9b      	ldrsh	r3, [r3, r2]
 8003402:	2b00      	cmp	r3, #0
 8003404:	db00      	blt.n	8003408 <PCD_EP_ISR_Handler+0x2ac>
 8003406:	e0e0      	b.n	80035ca <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	001a      	movs	r2, r3
 800340e:	187b      	adds	r3, r7, r1
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	18d3      	adds	r3, r2, r3
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a28      	ldr	r2, [pc, #160]	@ (80034bc <PCD_EP_ISR_Handler+0x360>)
 800341a:	4013      	ands	r3, r2
 800341c:	61fb      	str	r3, [r7, #28]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	001a      	movs	r2, r3
 8003424:	0008      	movs	r0, r1
 8003426:	187b      	adds	r3, r7, r1
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	18d3      	adds	r3, r2, r3
 800342e:	69fa      	ldr	r2, [r7, #28]
 8003430:	2180      	movs	r1, #128	@ 0x80
 8003432:	430a      	orrs	r2, r1
 8003434:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003436:	183b      	adds	r3, r7, r0
 8003438:	781a      	ldrb	r2, [r3, #0]
 800343a:	0013      	movs	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	189b      	adds	r3, r3, r2
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	3351      	adds	r3, #81	@ 0x51
 8003444:	33ff      	adds	r3, #255	@ 0xff
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	18d3      	adds	r3, r2, r3
 800344a:	3304      	adds	r3, #4
 800344c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800344e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003450:	7b1b      	ldrb	r3, [r3, #12]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d11c      	bne.n	8003490 <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2524      	movs	r5, #36	@ 0x24
 8003460:	197c      	adds	r4, r7, r5
 8003462:	0019      	movs	r1, r3
 8003464:	0010      	movs	r0, r2
 8003466:	f7ff f9a3 	bl	80027b0 <PCD_GET_EP_RX_CNT>
 800346a:	0003      	movs	r3, r0
 800346c:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 800346e:	002c      	movs	r4, r5
 8003470:	193b      	adds	r3, r7, r4
 8003472:	881b      	ldrh	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d100      	bne.n	800347a <PCD_EP_ISR_Handler+0x31e>
 8003478:	e07f      	b.n	800357a <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6818      	ldr	r0, [r3, #0]
 800347e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003480:	6959      	ldr	r1, [r3, #20]
 8003482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003484:	88da      	ldrh	r2, [r3, #6]
 8003486:	193b      	adds	r3, r7, r4
 8003488:	881b      	ldrh	r3, [r3, #0]
 800348a:	f006 f89f 	bl	80095cc <USB_ReadPMA>
 800348e:	e074      	b.n	800357a <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003492:	78db      	ldrb	r3, [r3, #3]
 8003494:	2b02      	cmp	r3, #2
 8003496:	d117      	bne.n	80034c8 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003498:	2324      	movs	r3, #36	@ 0x24
 800349a:	18fc      	adds	r4, r7, r3
 800349c:	2332      	movs	r3, #50	@ 0x32
 800349e:	18fb      	adds	r3, r7, r3
 80034a0:	881a      	ldrh	r2, [r3, #0]
 80034a2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	0018      	movs	r0, r3
 80034a8:	f000 f9c8 	bl	800383c <HAL_PCD_EP_DB_Receive>
 80034ac:	0003      	movs	r3, r0
 80034ae:	8023      	strh	r3, [r4, #0]
 80034b0:	e063      	b.n	800357a <PCD_EP_ISR_Handler+0x41e>
 80034b2:	46c0      	nop			@ (mov r8, r8)
 80034b4:	07ff8f0f 	.word	0x07ff8f0f
 80034b8:	40009800 	.word	0x40009800
 80034bc:	07ff0f8f 	.word	0x07ff0f8f
 80034c0:	07ffbf8f 	.word	0x07ffbf8f
 80034c4:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	001a      	movs	r2, r3
 80034ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	18d3      	adds	r3, r2, r3
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4ad4      	ldr	r2, [pc, #848]	@ (800382c <PCD_EP_ISR_Handler+0x6d0>)
 80034da:	4013      	ands	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	001a      	movs	r2, r3
 80034e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	18d3      	adds	r3, r2, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	49d0      	ldr	r1, [pc, #832]	@ (8003830 <PCD_EP_ISR_Handler+0x6d4>)
 80034f0:	430a      	orrs	r2, r1
 80034f2:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	001a      	movs	r2, r3
 80034fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034fc:	781b      	ldrb	r3, [r3, #0]
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	18d3      	adds	r3, r2, r3
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	2380      	movs	r3, #128	@ 0x80
 8003506:	01db      	lsls	r3, r3, #7
 8003508:	4013      	ands	r3, r2
 800350a:	d01b      	beq.n	8003544 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2524      	movs	r5, #36	@ 0x24
 8003516:	197c      	adds	r4, r7, r5
 8003518:	0019      	movs	r1, r3
 800351a:	0010      	movs	r0, r2
 800351c:	f7ff f96a 	bl	80027f4 <PCD_GET_EP_DBUF0_CNT>
 8003520:	0003      	movs	r3, r0
 8003522:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 8003524:	002c      	movs	r4, r5
 8003526:	193b      	adds	r3, r7, r4
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d025      	beq.n	800357a <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003534:	6959      	ldr	r1, [r3, #20]
 8003536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003538:	891a      	ldrh	r2, [r3, #8]
 800353a:	193b      	adds	r3, r7, r4
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	f006 f845 	bl	80095cc <USB_ReadPMA>
 8003542:	e01a      	b.n	800357a <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2524      	movs	r5, #36	@ 0x24
 800354e:	197c      	adds	r4, r7, r5
 8003550:	0019      	movs	r1, r3
 8003552:	0010      	movs	r0, r2
 8003554:	f7ff f970 	bl	8002838 <PCD_GET_EP_DBUF1_CNT>
 8003558:	0003      	movs	r3, r0
 800355a:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800355c:	002c      	movs	r4, r5
 800355e:	193b      	adds	r3, r7, r4
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6818      	ldr	r0, [r3, #0]
 800356a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800356c:	6959      	ldr	r1, [r3, #20]
 800356e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003570:	895a      	ldrh	r2, [r3, #10]
 8003572:	193b      	adds	r3, r7, r4
 8003574:	881b      	ldrh	r3, [r3, #0]
 8003576:	f006 f829 	bl	80095cc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800357a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800357c:	69da      	ldr	r2, [r3, #28]
 800357e:	2124      	movs	r1, #36	@ 0x24
 8003580:	187b      	adds	r3, r7, r1
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	18d2      	adds	r2, r2, r3
 8003586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003588:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800358a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800358c:	695a      	ldr	r2, [r3, #20]
 800358e:	187b      	adds	r3, r7, r1
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	18d2      	adds	r2, r2, r3
 8003594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003596:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d005      	beq.n	80035ac <PCD_EP_ISR_Handler+0x450>
 80035a0:	187b      	adds	r3, r7, r1
 80035a2:	881a      	ldrh	r2, [r3, #0]
 80035a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035a6:	691b      	ldr	r3, [r3, #16]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d207      	bcs.n	80035bc <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80035ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ae:	781a      	ldrb	r2, [r3, #0]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	0011      	movs	r1, r2
 80035b4:	0018      	movs	r0, r3
 80035b6:	f008 fd22 	bl	800bffe <HAL_PCD_DataOutStageCallback>
 80035ba:	e006      	b.n	80035ca <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035c2:	0011      	movs	r1, r2
 80035c4:	0018      	movs	r0, r3
 80035c6:	f004 fe71 	bl	80082ac <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 80035ca:	2032      	movs	r0, #50	@ 0x32
 80035cc:	183b      	adds	r3, r7, r0
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	2280      	movs	r2, #128	@ 0x80
 80035d2:	4013      	ands	r3, r2
 80035d4:	d100      	bne.n	80035d8 <PCD_EP_ISR_Handler+0x47c>
 80035d6:	e11c      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 80035d8:	2121      	movs	r1, #33	@ 0x21
 80035da:	187b      	adds	r3, r7, r1
 80035dc:	781a      	ldrb	r2, [r3, #0]
 80035de:	0013      	movs	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	189b      	adds	r3, r3, r2
 80035e4:	00db      	lsls	r3, r3, #3
 80035e6:	3310      	adds	r3, #16
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	18d3      	adds	r3, r2, r3
 80035ec:	3304      	adds	r3, #4
 80035ee:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	001a      	movs	r2, r3
 80035f6:	187b      	adds	r3, r7, r1
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	18d3      	adds	r3, r2, r3
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a8c      	ldr	r2, [pc, #560]	@ (8003834 <PCD_EP_ISR_Handler+0x6d8>)
 8003602:	4013      	ands	r3, r2
 8003604:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	001a      	movs	r2, r3
 800360c:	187b      	adds	r3, r7, r1
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	18d3      	adds	r3, r2, r3
 8003614:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003616:	2180      	movs	r1, #128	@ 0x80
 8003618:	0209      	lsls	r1, r1, #8
 800361a:	430a      	orrs	r2, r1
 800361c:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800361e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003620:	78db      	ldrb	r3, [r3, #3]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d000      	beq.n	8003628 <PCD_EP_ISR_Handler+0x4cc>
 8003626:	e0a3      	b.n	8003770 <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 8003628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800362a:	2200      	movs	r2, #0
 800362c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800362e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003630:	7b1b      	ldrb	r3, [r3, #12]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d100      	bne.n	8003638 <PCD_EP_ISR_Handler+0x4dc>
 8003636:	e093      	b.n	8003760 <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003638:	183b      	adds	r3, r7, r0
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	2240      	movs	r2, #64	@ 0x40
 800363e:	4013      	ands	r3, r2
 8003640:	d047      	beq.n	80036d2 <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003644:	785b      	ldrb	r3, [r3, #1]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d121      	bne.n	800368e <PCD_EP_ISR_Handler+0x532>
 800364a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	00db      	lsls	r3, r3, #3
 8003650:	4a79      	ldr	r2, [pc, #484]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003652:	4694      	mov	ip, r2
 8003654:	4463      	add	r3, ip
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	00db      	lsls	r3, r3, #3
 800365e:	4976      	ldr	r1, [pc, #472]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003660:	468c      	mov	ip, r1
 8003662:	4463      	add	r3, ip
 8003664:	0192      	lsls	r2, r2, #6
 8003666:	0992      	lsrs	r2, r2, #6
 8003668:	601a      	str	r2, [r3, #0]
 800366a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4a71      	ldr	r2, [pc, #452]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003672:	4694      	mov	ip, r2
 8003674:	4463      	add	r3, ip
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	496e      	ldr	r1, [pc, #440]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003680:	468c      	mov	ip, r1
 8003682:	4463      	add	r3, ip
 8003684:	2180      	movs	r1, #128	@ 0x80
 8003686:	0609      	lsls	r1, r1, #24
 8003688:	430a      	orrs	r2, r1
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	e068      	b.n	8003760 <PCD_EP_ISR_Handler+0x604>
 800368e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003690:	785b      	ldrb	r3, [r3, #1]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d164      	bne.n	8003760 <PCD_EP_ISR_Handler+0x604>
 8003696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	4a66      	ldr	r2, [pc, #408]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 800369e:	4694      	mov	ip, r2
 80036a0:	4463      	add	r3, ip
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4963      	ldr	r1, [pc, #396]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 80036ac:	468c      	mov	ip, r1
 80036ae:	4463      	add	r3, ip
 80036b0:	0412      	lsls	r2, r2, #16
 80036b2:	0c12      	lsrs	r2, r2, #16
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	4a5e      	ldr	r2, [pc, #376]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 80036be:	189a      	adds	r2, r3, r2
 80036c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	495c      	ldr	r1, [pc, #368]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 80036c8:	468c      	mov	ip, r1
 80036ca:	4463      	add	r3, ip
 80036cc:	6812      	ldr	r2, [r2, #0]
 80036ce:	601a      	str	r2, [r3, #0]
 80036d0:	e046      	b.n	8003760 <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80036d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036d4:	785b      	ldrb	r3, [r3, #1]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d121      	bne.n	800371e <PCD_EP_ISR_Handler+0x5c2>
 80036da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4a55      	ldr	r2, [pc, #340]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 80036e2:	4694      	mov	ip, r2
 80036e4:	4463      	add	r3, ip
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4952      	ldr	r1, [pc, #328]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 80036f0:	468c      	mov	ip, r1
 80036f2:	4463      	add	r3, ip
 80036f4:	0192      	lsls	r2, r2, #6
 80036f6:	0992      	lsrs	r2, r2, #6
 80036f8:	605a      	str	r2, [r3, #4]
 80036fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	4a4d      	ldr	r2, [pc, #308]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003702:	4694      	mov	ip, r2
 8003704:	4463      	add	r3, ip
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	00db      	lsls	r3, r3, #3
 800370e:	494a      	ldr	r1, [pc, #296]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003710:	468c      	mov	ip, r1
 8003712:	4463      	add	r3, ip
 8003714:	2180      	movs	r1, #128	@ 0x80
 8003716:	0609      	lsls	r1, r1, #24
 8003718:	430a      	orrs	r2, r1
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	e020      	b.n	8003760 <PCD_EP_ISR_Handler+0x604>
 800371e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003720:	785b      	ldrb	r3, [r3, #1]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d11c      	bne.n	8003760 <PCD_EP_ISR_Handler+0x604>
 8003726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	4a42      	ldr	r2, [pc, #264]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 800372e:	4694      	mov	ip, r2
 8003730:	4463      	add	r3, ip
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	493f      	ldr	r1, [pc, #252]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 800373c:	468c      	mov	ip, r1
 800373e:	4463      	add	r3, ip
 8003740:	0412      	lsls	r2, r2, #16
 8003742:	0c12      	lsrs	r2, r2, #16
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	00db      	lsls	r3, r3, #3
 800374c:	4a3a      	ldr	r2, [pc, #232]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 800374e:	189a      	adds	r2, r3, r2
 8003750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	4938      	ldr	r1, [pc, #224]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003758:	468c      	mov	ip, r1
 800375a:	4463      	add	r3, ip
 800375c:	6852      	ldr	r2, [r2, #4]
 800375e:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003762:	781a      	ldrb	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	0011      	movs	r1, r2
 8003768:	0018      	movs	r0, r3
 800376a:	f008 fc69 	bl	800c040 <HAL_PCD_DataInStageCallback>
 800376e:	e050      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003770:	2332      	movs	r3, #50	@ 0x32
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	881a      	ldrh	r2, [r3, #0]
 8003776:	2380      	movs	r3, #128	@ 0x80
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	4013      	ands	r3, r2
 800377c:	d141      	bne.n	8003802 <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800377e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4a2c      	ldr	r2, [pc, #176]	@ (8003838 <PCD_EP_ISR_Handler+0x6dc>)
 8003786:	4694      	mov	ip, r2
 8003788:	4463      	add	r3, ip
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	b29a      	uxth	r2, r3
 8003790:	2126      	movs	r1, #38	@ 0x26
 8003792:	187b      	adds	r3, r7, r1
 8003794:	0592      	lsls	r2, r2, #22
 8003796:	0d92      	lsrs	r2, r2, #22
 8003798:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 800379a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800379c:	699a      	ldr	r2, [r3, #24]
 800379e:	187b      	adds	r3, r7, r1
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d907      	bls.n	80037b6 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 80037a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a8:	699a      	ldr	r2, [r3, #24]
 80037aa:	187b      	adds	r3, r7, r1
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	1ad2      	subs	r2, r2, r3
 80037b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b2:	619a      	str	r2, [r3, #24]
 80037b4:	e002      	b.n	80037bc <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 80037b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037b8:	2200      	movs	r2, #0
 80037ba:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80037bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d107      	bne.n	80037d4 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80037c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c6:	781a      	ldrb	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	0011      	movs	r1, r2
 80037cc:	0018      	movs	r0, r3
 80037ce:	f008 fc37 	bl	800c040 <HAL_PCD_DataInStageCallback>
 80037d2:	e01e      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80037d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d6:	695a      	ldr	r2, [r3, #20]
 80037d8:	2126      	movs	r1, #38	@ 0x26
 80037da:	187b      	adds	r3, r7, r1
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	18d2      	adds	r2, r2, r3
 80037e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80037e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e6:	69da      	ldr	r2, [r3, #28]
 80037e8:	187b      	adds	r3, r7, r1
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	18d2      	adds	r2, r2, r3
 80037ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037f8:	0011      	movs	r1, r2
 80037fa:	0018      	movs	r0, r3
 80037fc:	f004 fd56 	bl	80082ac <USB_EPStartXfer>
 8003800:	e007      	b.n	8003812 <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003802:	2332      	movs	r3, #50	@ 0x32
 8003804:	18fb      	adds	r3, r7, r3
 8003806:	881a      	ldrh	r2, [r3, #0]
 8003808:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	0018      	movs	r0, r3
 800380e:	f000 f8ff 	bl	8003a10 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003818:	2380      	movs	r3, #128	@ 0x80
 800381a:	021b      	lsls	r3, r3, #8
 800381c:	4013      	ands	r3, r2
 800381e:	d000      	beq.n	8003822 <PCD_EP_ISR_Handler+0x6c6>
 8003820:	e4a1      	b.n	8003166 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	0018      	movs	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	b00e      	add	sp, #56	@ 0x38
 800382a:	bdb0      	pop	{r4, r5, r7, pc}
 800382c:	07ff8f8f 	.word	0x07ff8f8f
 8003830:	000080c0 	.word	0x000080c0
 8003834:	07ff8f0f 	.word	0x07ff8f0f
 8003838:	40009800 	.word	0x40009800

0800383c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800383c:	b5b0      	push	{r4, r5, r7, lr}
 800383e:	b08a      	sub	sp, #40	@ 0x28
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	1dbb      	adds	r3, r7, #6
 8003848:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800384a:	1dbb      	adds	r3, r7, #6
 800384c:	881a      	ldrh	r2, [r3, #0]
 800384e:	2380      	movs	r3, #128	@ 0x80
 8003850:	01db      	lsls	r3, r3, #7
 8003852:	4013      	ands	r3, r2
 8003854:	d067      	beq.n	8003926 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	251e      	movs	r5, #30
 8003860:	197c      	adds	r4, r7, r5
 8003862:	0019      	movs	r1, r3
 8003864:	0010      	movs	r0, r2
 8003866:	f7fe ffc5 	bl	80027f4 <PCD_GET_EP_DBUF0_CNT>
 800386a:	0003      	movs	r3, r0
 800386c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	699a      	ldr	r2, [r3, #24]
 8003872:	197b      	adds	r3, r7, r5
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	429a      	cmp	r2, r3
 8003878:	d307      	bcc.n	800388a <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	699a      	ldr	r2, [r3, #24]
 800387e:	197b      	adds	r3, r7, r5
 8003880:	881b      	ldrh	r3, [r3, #0]
 8003882:	1ad2      	subs	r2, r2, r3
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	619a      	str	r2, [r3, #24]
 8003888:	e002      	b.n	8003890 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	2200      	movs	r2, #0
 800388e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d11a      	bne.n	80038ce <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	001a      	movs	r2, r3
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	18d3      	adds	r3, r2, r3
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a55      	ldr	r2, [pc, #340]	@ (8003a00 <HAL_PCD_EP_DB_Receive+0x1c4>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	2280      	movs	r2, #128	@ 0x80
 80038b2:	0192      	lsls	r2, r2, #6
 80038b4:	4053      	eors	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	001a      	movs	r2, r3
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	18d3      	adds	r3, r2, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	494e      	ldr	r1, [pc, #312]	@ (8003a04 <HAL_PCD_EP_DB_Receive+0x1c8>)
 80038ca:	430a      	orrs	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80038ce:	1dbb      	adds	r3, r7, #6
 80038d0:	881b      	ldrh	r3, [r3, #0]
 80038d2:	2240      	movs	r2, #64	@ 0x40
 80038d4:	4013      	ands	r3, r2
 80038d6:	d015      	beq.n	8003904 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	001a      	movs	r2, r3
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	18d3      	adds	r3, r2, r3
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a47      	ldr	r2, [pc, #284]	@ (8003a08 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80038ea:	4013      	ands	r3, r2
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	001a      	movs	r2, r3
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	18d3      	adds	r3, r2, r3
 80038fc:	697a      	ldr	r2, [r7, #20]
 80038fe:	4943      	ldr	r1, [pc, #268]	@ (8003a0c <HAL_PCD_EP_DB_Receive+0x1d0>)
 8003900:	430a      	orrs	r2, r1
 8003902:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8003904:	241e      	movs	r4, #30
 8003906:	193b      	adds	r3, r7, r4
 8003908:	881b      	ldrh	r3, [r3, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d100      	bne.n	8003910 <HAL_PCD_EP_DB_Receive+0xd4>
 800390e:	e070      	b.n	80039f2 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6818      	ldr	r0, [r3, #0]
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	6959      	ldr	r1, [r3, #20]
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	891a      	ldrh	r2, [r3, #8]
 800391c:	193b      	adds	r3, r7, r4
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	f005 fe54 	bl	80095cc <USB_ReadPMA>
 8003924:	e065      	b.n	80039f2 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	251e      	movs	r5, #30
 8003930:	197c      	adds	r4, r7, r5
 8003932:	0019      	movs	r1, r3
 8003934:	0010      	movs	r0, r2
 8003936:	f7fe ff7f 	bl	8002838 <PCD_GET_EP_DBUF1_CNT>
 800393a:	0003      	movs	r3, r0
 800393c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	699a      	ldr	r2, [r3, #24]
 8003942:	197b      	adds	r3, r7, r5
 8003944:	881b      	ldrh	r3, [r3, #0]
 8003946:	429a      	cmp	r2, r3
 8003948:	d307      	bcc.n	800395a <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	699a      	ldr	r2, [r3, #24]
 800394e:	197b      	adds	r3, r7, r5
 8003950:	881b      	ldrh	r3, [r3, #0]
 8003952:	1ad2      	subs	r2, r2, r3
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	619a      	str	r2, [r3, #24]
 8003958:	e002      	b.n	8003960 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2200      	movs	r2, #0
 800395e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d11a      	bne.n	800399e <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	001a      	movs	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	18d3      	adds	r3, r2, r3
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a21      	ldr	r2, [pc, #132]	@ (8003a00 <HAL_PCD_EP_DB_Receive+0x1c4>)
 800397a:	4013      	ands	r3, r2
 800397c:	627b      	str	r3, [r7, #36]	@ 0x24
 800397e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003980:	2280      	movs	r2, #128	@ 0x80
 8003982:	0192      	lsls	r2, r2, #6
 8003984:	4053      	eors	r3, r2
 8003986:	627b      	str	r3, [r7, #36]	@ 0x24
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	001a      	movs	r2, r3
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	18d3      	adds	r3, r2, r3
 8003996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003998:	491a      	ldr	r1, [pc, #104]	@ (8003a04 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800399a:	430a      	orrs	r2, r1
 800399c:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800399e:	1dbb      	adds	r3, r7, #6
 80039a0:	881b      	ldrh	r3, [r3, #0]
 80039a2:	2240      	movs	r2, #64	@ 0x40
 80039a4:	4013      	ands	r3, r2
 80039a6:	d115      	bne.n	80039d4 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	001a      	movs	r2, r3
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	18d3      	adds	r3, r2, r3
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a13      	ldr	r2, [pc, #76]	@ (8003a08 <HAL_PCD_EP_DB_Receive+0x1cc>)
 80039ba:	4013      	ands	r3, r2
 80039bc:	623b      	str	r3, [r7, #32]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	001a      	movs	r2, r3
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	18d3      	adds	r3, r2, r3
 80039cc:	6a3a      	ldr	r2, [r7, #32]
 80039ce:	490f      	ldr	r1, [pc, #60]	@ (8003a0c <HAL_PCD_EP_DB_Receive+0x1d0>)
 80039d0:	430a      	orrs	r2, r1
 80039d2:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80039d4:	241e      	movs	r4, #30
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	881b      	ldrh	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d009      	beq.n	80039f2 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6818      	ldr	r0, [r3, #0]
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	6959      	ldr	r1, [r3, #20]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	895a      	ldrh	r2, [r3, #10]
 80039ea:	193b      	adds	r3, r7, r4
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	f005 fded 	bl	80095cc <USB_ReadPMA>
    }
  }

  return count;
 80039f2:	231e      	movs	r3, #30
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	881b      	ldrh	r3, [r3, #0]
}
 80039f8:	0018      	movs	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	b00a      	add	sp, #40	@ 0x28
 80039fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003a00:	07ffbf8f 	.word	0x07ffbf8f
 8003a04:	00008080 	.word	0x00008080
 8003a08:	07ff8f8f 	.word	0x07ff8f8f
 8003a0c:	000080c0 	.word	0x000080c0

08003a10 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a10:	b5b0      	push	{r4, r5, r7, lr}
 8003a12:	b08e      	sub	sp, #56	@ 0x38
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	1dbb      	adds	r3, r7, #6
 8003a1c:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a1e:	1dbb      	adds	r3, r7, #6
 8003a20:	881b      	ldrh	r3, [r3, #0]
 8003a22:	2240      	movs	r2, #64	@ 0x40
 8003a24:	4013      	ands	r3, r2
 8003a26:	d100      	bne.n	8003a2a <HAL_PCD_EP_DB_Transmit+0x1a>
 8003a28:	e1c3      	b.n	8003db2 <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	251e      	movs	r5, #30
 8003a34:	197c      	adds	r4, r7, r5
 8003a36:	0019      	movs	r1, r3
 8003a38:	0010      	movs	r0, r2
 8003a3a:	f7fe fedb 	bl	80027f4 <PCD_GET_EP_DBUF0_CNT>
 8003a3e:	0003      	movs	r3, r0
 8003a40:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	699a      	ldr	r2, [r3, #24]
 8003a46:	197b      	adds	r3, r7, r5
 8003a48:	881b      	ldrh	r3, [r3, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d907      	bls.n	8003a5e <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	699a      	ldr	r2, [r3, #24]
 8003a52:	197b      	adds	r3, r7, r5
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	1ad2      	subs	r2, r2, r3
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	619a      	str	r2, [r3, #24]
 8003a5c:	e002      	b.n	8003a64 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	2200      	movs	r2, #0
 8003a62:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d000      	beq.n	8003a6e <HAL_PCD_EP_DB_Transmit+0x5e>
 8003a6c:	e0b2      	b.n	8003bd4 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	785b      	ldrb	r3, [r3, #1]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d121      	bne.n	8003aba <HAL_PCD_EP_DB_Transmit+0xaa>
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	4ada      	ldr	r2, [pc, #872]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a7e:	4694      	mov	ip, r2
 8003a80:	4463      	add	r3, ip
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	00db      	lsls	r3, r3, #3
 8003a8a:	49d7      	ldr	r1, [pc, #860]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a8c:	468c      	mov	ip, r1
 8003a8e:	4463      	add	r3, ip
 8003a90:	0192      	lsls	r2, r2, #6
 8003a92:	0992      	lsrs	r2, r2, #6
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4ad2      	ldr	r2, [pc, #840]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003a9e:	4694      	mov	ip, r2
 8003aa0:	4463      	add	r3, ip
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	00db      	lsls	r3, r3, #3
 8003aaa:	49cf      	ldr	r1, [pc, #828]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003aac:	468c      	mov	ip, r1
 8003aae:	4463      	add	r3, ip
 8003ab0:	2180      	movs	r1, #128	@ 0x80
 8003ab2:	0609      	lsls	r1, r1, #24
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	e020      	b.n	8003afc <HAL_PCD_EP_DB_Transmit+0xec>
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	785b      	ldrb	r3, [r3, #1]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d11c      	bne.n	8003afc <HAL_PCD_EP_DB_Transmit+0xec>
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4ac7      	ldr	r2, [pc, #796]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003aca:	4694      	mov	ip, r2
 8003acc:	4463      	add	r3, ip
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	00db      	lsls	r3, r3, #3
 8003ad6:	49c4      	ldr	r1, [pc, #784]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ad8:	468c      	mov	ip, r1
 8003ada:	4463      	add	r3, ip
 8003adc:	0412      	lsls	r2, r2, #16
 8003ade:	0c12      	lsrs	r2, r2, #16
 8003ae0:	601a      	str	r2, [r3, #0]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	4abf      	ldr	r2, [pc, #764]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003aea:	189a      	adds	r2, r3, r2
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	49bd      	ldr	r1, [pc, #756]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003af4:	468c      	mov	ip, r1
 8003af6:	4463      	add	r3, ip
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	785b      	ldrb	r3, [r3, #1]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d121      	bne.n	8003b48 <HAL_PCD_EP_DB_Transmit+0x138>
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	00db      	lsls	r3, r3, #3
 8003b0a:	4ab7      	ldr	r2, [pc, #732]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b0c:	4694      	mov	ip, r2
 8003b0e:	4463      	add	r3, ip
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	49b3      	ldr	r1, [pc, #716]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b1a:	468c      	mov	ip, r1
 8003b1c:	4463      	add	r3, ip
 8003b1e:	0192      	lsls	r2, r2, #6
 8003b20:	0992      	lsrs	r2, r2, #6
 8003b22:	605a      	str	r2, [r3, #4]
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	4aaf      	ldr	r2, [pc, #700]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b2c:	4694      	mov	ip, r2
 8003b2e:	4463      	add	r3, ip
 8003b30:	685a      	ldr	r2, [r3, #4]
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	49ab      	ldr	r1, [pc, #684]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b3a:	468c      	mov	ip, r1
 8003b3c:	4463      	add	r3, ip
 8003b3e:	2180      	movs	r1, #128	@ 0x80
 8003b40:	0609      	lsls	r1, r1, #24
 8003b42:	430a      	orrs	r2, r1
 8003b44:	605a      	str	r2, [r3, #4]
 8003b46:	e020      	b.n	8003b8a <HAL_PCD_EP_DB_Transmit+0x17a>
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	785b      	ldrb	r3, [r3, #1]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d11c      	bne.n	8003b8a <HAL_PCD_EP_DB_Transmit+0x17a>
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	4aa4      	ldr	r2, [pc, #656]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b58:	4694      	mov	ip, r2
 8003b5a:	4463      	add	r3, ip
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	781b      	ldrb	r3, [r3, #0]
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	49a0      	ldr	r1, [pc, #640]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b66:	468c      	mov	ip, r1
 8003b68:	4463      	add	r3, ip
 8003b6a:	0412      	lsls	r2, r2, #16
 8003b6c:	0c12      	lsrs	r2, r2, #16
 8003b6e:	605a      	str	r2, [r3, #4]
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	4a9c      	ldr	r2, [pc, #624]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b78:	189a      	adds	r2, r3, r2
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4999      	ldr	r1, [pc, #612]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003b82:	468c      	mov	ip, r1
 8003b84:	4463      	add	r3, ip
 8003b86:	6852      	ldr	r2, [r2, #4]
 8003b88:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	781a      	ldrb	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	0011      	movs	r1, r2
 8003b92:	0018      	movs	r0, r3
 8003b94:	f008 fa54 	bl	800c040 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003b98:	1dbb      	adds	r3, r7, #6
 8003b9a:	881a      	ldrh	r2, [r3, #0]
 8003b9c:	2380      	movs	r3, #128	@ 0x80
 8003b9e:	01db      	lsls	r3, r3, #7
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	d100      	bne.n	8003ba6 <HAL_PCD_EP_DB_Transmit+0x196>
 8003ba4:	e2d5      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	001a      	movs	r2, r3
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	18d3      	adds	r3, r2, r3
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a8d      	ldr	r2, [pc, #564]	@ (8003dec <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8003bb8:	4013      	ands	r3, r2
 8003bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	001a      	movs	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	18d3      	adds	r3, r2, r3
 8003bca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bcc:	4988      	ldr	r1, [pc, #544]	@ (8003df0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	e2be      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bd4:	1dbb      	adds	r3, r7, #6
 8003bd6:	881a      	ldrh	r2, [r3, #0]
 8003bd8:	2380      	movs	r3, #128	@ 0x80
 8003bda:	01db      	lsls	r3, r3, #7
 8003bdc:	4013      	ands	r3, r2
 8003bde:	d015      	beq.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	001a      	movs	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	18d3      	adds	r3, r2, r3
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a7e      	ldr	r2, [pc, #504]	@ (8003dec <HAL_PCD_EP_DB_Transmit+0x3dc>)
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	001a      	movs	r2, r3
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	18d3      	adds	r3, r2, r3
 8003c04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c06:	497a      	ldr	r1, [pc, #488]	@ (8003df0 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2224      	movs	r2, #36	@ 0x24
 8003c10:	5c9b      	ldrb	r3, [r3, r2]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d000      	beq.n	8003c18 <HAL_PCD_EP_DB_Transmit+0x208>
 8003c16:	e29c      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	695a      	ldr	r2, [r3, #20]
 8003c1c:	211e      	movs	r1, #30
 8003c1e:	187b      	adds	r3, r7, r1
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	18d2      	adds	r2, r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	69da      	ldr	r2, [r3, #28]
 8003c2c:	187b      	adds	r3, r7, r1
 8003c2e:	881b      	ldrh	r3, [r3, #0]
 8003c30:	18d2      	adds	r2, r2, r3
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	6a1a      	ldr	r2, [r3, #32]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d309      	bcc.n	8003c56 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	6a1a      	ldr	r2, [r3, #32]
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4e:	1ad2      	subs	r2, r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	621a      	str	r2, [r3, #32]
 8003c54:	e016      	b.n	8003c84 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d108      	bne.n	8003c70 <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 8003c5e:	231e      	movs	r3, #30
 8003c60:	18fb      	adds	r3, r7, r3
 8003c62:	881b      	ldrh	r3, [r3, #0]
 8003c64:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2224      	movs	r2, #36	@ 0x24
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	5499      	strb	r1, [r3, r2]
 8003c6e:	e009      	b.n	8003c84 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	2224      	movs	r2, #36	@ 0x24
 8003c74:	2100      	movs	r1, #0
 8003c76:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2200      	movs	r2, #0
 8003c82:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	785b      	ldrb	r3, [r3, #1]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d162      	bne.n	8003d52 <HAL_PCD_EP_DB_Transmit+0x342>
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	00db      	lsls	r3, r3, #3
 8003c92:	4a55      	ldr	r2, [pc, #340]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003c94:	4694      	mov	ip, r2
 8003c96:	4463      	add	r3, ip
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4951      	ldr	r1, [pc, #324]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ca2:	468c      	mov	ip, r1
 8003ca4:	4463      	add	r3, ip
 8003ca6:	0192      	lsls	r2, r2, #6
 8003ca8:	0992      	lsrs	r2, r2, #6
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cae:	2b3e      	cmp	r3, #62	@ 0x3e
 8003cb0:	d91e      	bls.n	8003cf0 <HAL_PCD_EP_DB_Transmit+0x2e0>
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	095b      	lsrs	r3, r3, #5
 8003cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	221f      	movs	r2, #31
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	d102      	bne.n	8003cc6 <HAL_PCD_EP_DB_Transmit+0x2b6>
 8003cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	4a46      	ldr	r2, [pc, #280]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003cce:	4694      	mov	ip, r2
 8003cd0:	4463      	add	r3, ip
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd6:	069b      	lsls	r3, r3, #26
 8003cd8:	431a      	orrs	r2, r3
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4941      	ldr	r1, [pc, #260]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003ce2:	468c      	mov	ip, r1
 8003ce4:	4463      	add	r3, ip
 8003ce6:	2180      	movs	r1, #128	@ 0x80
 8003ce8:	0609      	lsls	r1, r1, #24
 8003cea:	430a      	orrs	r2, r1
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e055      	b.n	8003d9c <HAL_PCD_EP_DB_Transmit+0x38c>
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d111      	bne.n	8003d1a <HAL_PCD_EP_DB_Transmit+0x30a>
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	4a3a      	ldr	r2, [pc, #232]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003cfe:	4694      	mov	ip, r2
 8003d00:	4463      	add	r3, ip
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4937      	ldr	r1, [pc, #220]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d0c:	468c      	mov	ip, r1
 8003d0e:	4463      	add	r3, ip
 8003d10:	2180      	movs	r1, #128	@ 0x80
 8003d12:	0609      	lsls	r1, r1, #24
 8003d14:	430a      	orrs	r2, r1
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e040      	b.n	8003d9c <HAL_PCD_EP_DB_Transmit+0x38c>
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	085b      	lsrs	r3, r3, #1
 8003d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d22:	2201      	movs	r2, #1
 8003d24:	4013      	ands	r3, r2
 8003d26:	d002      	beq.n	8003d2e <HAL_PCD_EP_DB_Transmit+0x31e>
 8003d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	4a2c      	ldr	r2, [pc, #176]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d36:	4694      	mov	ip, r2
 8003d38:	4463      	add	r3, ip
 8003d3a:	6819      	ldr	r1, [r3, #0]
 8003d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d3e:	069a      	lsls	r2, r3, #26
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	4828      	ldr	r0, [pc, #160]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d48:	4684      	mov	ip, r0
 8003d4a:	4463      	add	r3, ip
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	e024      	b.n	8003d9c <HAL_PCD_EP_DB_Transmit+0x38c>
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	785b      	ldrb	r3, [r3, #1]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d120      	bne.n	8003d9c <HAL_PCD_EP_DB_Transmit+0x38c>
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	4a21      	ldr	r2, [pc, #132]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d62:	4694      	mov	ip, r2
 8003d64:	4463      	add	r3, ip
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	491e      	ldr	r1, [pc, #120]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d70:	468c      	mov	ip, r1
 8003d72:	4463      	add	r3, ip
 8003d74:	0412      	lsls	r2, r2, #16
 8003d76:	0c12      	lsrs	r2, r2, #16
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	00db      	lsls	r3, r3, #3
 8003d80:	4a19      	ldr	r2, [pc, #100]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d82:	4694      	mov	ip, r2
 8003d84:	4463      	add	r3, ip
 8003d86:	6819      	ldr	r1, [r3, #0]
 8003d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8a:	041a      	lsls	r2, r3, #16
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	00db      	lsls	r3, r3, #3
 8003d92:	4815      	ldr	r0, [pc, #84]	@ (8003de8 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 8003d94:	4684      	mov	ip, r0
 8003d96:	4463      	add	r3, ip
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6818      	ldr	r0, [r3, #0]
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	6959      	ldr	r1, [r3, #20]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	891a      	ldrh	r2, [r3, #8]
 8003da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	f005 fb98 	bl	80094e0 <USB_WritePMA>
 8003db0:	e1cf      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	251e      	movs	r5, #30
 8003dbc:	197c      	adds	r4, r7, r5
 8003dbe:	0019      	movs	r1, r3
 8003dc0:	0010      	movs	r0, r2
 8003dc2:	f7fe fd39 	bl	8002838 <PCD_GET_EP_DBUF1_CNT>
 8003dc6:	0003      	movs	r3, r0
 8003dc8:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	699a      	ldr	r2, [r3, #24]
 8003dce:	197b      	adds	r3, r7, r5
 8003dd0:	881b      	ldrh	r3, [r3, #0]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d30e      	bcc.n	8003df4 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	699a      	ldr	r2, [r3, #24]
 8003dda:	197b      	adds	r3, r7, r5
 8003ddc:	881b      	ldrh	r3, [r3, #0]
 8003dde:	1ad2      	subs	r2, r2, r3
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	619a      	str	r2, [r3, #24]
 8003de4:	e009      	b.n	8003dfa <HAL_PCD_EP_DB_Transmit+0x3ea>
 8003de6:	46c0      	nop			@ (mov r8, r8)
 8003de8:	40009800 	.word	0x40009800
 8003dec:	07ff8f8f 	.word	0x07ff8f8f
 8003df0:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	2200      	movs	r2, #0
 8003df8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d000      	beq.n	8003e04 <HAL_PCD_EP_DB_Transmit+0x3f4>
 8003e02:	e0b2      	b.n	8003f6a <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	785b      	ldrb	r3, [r3, #1]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d121      	bne.n	8003e50 <HAL_PCD_EP_DB_Transmit+0x440>
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	4ab5      	ldr	r2, [pc, #724]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e14:	4694      	mov	ip, r2
 8003e16:	4463      	add	r3, ip
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	49b1      	ldr	r1, [pc, #708]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e22:	468c      	mov	ip, r1
 8003e24:	4463      	add	r3, ip
 8003e26:	0192      	lsls	r2, r2, #6
 8003e28:	0992      	lsrs	r2, r2, #6
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4aad      	ldr	r2, [pc, #692]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e34:	4694      	mov	ip, r2
 8003e36:	4463      	add	r3, ip
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	49a9      	ldr	r1, [pc, #676]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e42:	468c      	mov	ip, r1
 8003e44:	4463      	add	r3, ip
 8003e46:	2180      	movs	r1, #128	@ 0x80
 8003e48:	0609      	lsls	r1, r1, #24
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e020      	b.n	8003e92 <HAL_PCD_EP_DB_Transmit+0x482>
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	785b      	ldrb	r3, [r3, #1]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d11c      	bne.n	8003e92 <HAL_PCD_EP_DB_Transmit+0x482>
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	4aa2      	ldr	r2, [pc, #648]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e60:	4694      	mov	ip, r2
 8003e62:	4463      	add	r3, ip
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	499e      	ldr	r1, [pc, #632]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e6e:	468c      	mov	ip, r1
 8003e70:	4463      	add	r3, ip
 8003e72:	0412      	lsls	r2, r2, #16
 8003e74:	0c12      	lsrs	r2, r2, #16
 8003e76:	601a      	str	r2, [r3, #0]
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	4a9a      	ldr	r2, [pc, #616]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e80:	189a      	adds	r2, r3, r2
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	4997      	ldr	r1, [pc, #604]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003e8a:	468c      	mov	ip, r1
 8003e8c:	4463      	add	r3, ip
 8003e8e:	6812      	ldr	r2, [r2, #0]
 8003e90:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	785b      	ldrb	r3, [r3, #1]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d121      	bne.n	8003ede <HAL_PCD_EP_DB_Transmit+0x4ce>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4a91      	ldr	r2, [pc, #580]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003ea2:	4694      	mov	ip, r2
 8003ea4:	4463      	add	r3, ip
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	00db      	lsls	r3, r3, #3
 8003eae:	498e      	ldr	r1, [pc, #568]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003eb0:	468c      	mov	ip, r1
 8003eb2:	4463      	add	r3, ip
 8003eb4:	0192      	lsls	r2, r2, #6
 8003eb6:	0992      	lsrs	r2, r2, #6
 8003eb8:	605a      	str	r2, [r3, #4]
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	00db      	lsls	r3, r3, #3
 8003ec0:	4a89      	ldr	r2, [pc, #548]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003ec2:	4694      	mov	ip, r2
 8003ec4:	4463      	add	r3, ip
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	781b      	ldrb	r3, [r3, #0]
 8003ecc:	00db      	lsls	r3, r3, #3
 8003ece:	4986      	ldr	r1, [pc, #536]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003ed0:	468c      	mov	ip, r1
 8003ed2:	4463      	add	r3, ip
 8003ed4:	2180      	movs	r1, #128	@ 0x80
 8003ed6:	0609      	lsls	r1, r1, #24
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	605a      	str	r2, [r3, #4]
 8003edc:	e020      	b.n	8003f20 <HAL_PCD_EP_DB_Transmit+0x510>
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	785b      	ldrb	r3, [r3, #1]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d11c      	bne.n	8003f20 <HAL_PCD_EP_DB_Transmit+0x510>
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	00db      	lsls	r3, r3, #3
 8003eec:	4a7e      	ldr	r2, [pc, #504]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003eee:	4694      	mov	ip, r2
 8003ef0:	4463      	add	r3, ip
 8003ef2:	685a      	ldr	r2, [r3, #4]
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	00db      	lsls	r3, r3, #3
 8003efa:	497b      	ldr	r1, [pc, #492]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003efc:	468c      	mov	ip, r1
 8003efe:	4463      	add	r3, ip
 8003f00:	0412      	lsls	r2, r2, #16
 8003f02:	0c12      	lsrs	r2, r2, #16
 8003f04:	605a      	str	r2, [r3, #4]
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4a76      	ldr	r2, [pc, #472]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003f0e:	189a      	adds	r2, r3, r2
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4974      	ldr	r1, [pc, #464]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8003f18:	468c      	mov	ip, r1
 8003f1a:	4463      	add	r3, ip
 8003f1c:	6852      	ldr	r2, [r2, #4]
 8003f1e:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	781a      	ldrb	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	0011      	movs	r1, r2
 8003f28:	0018      	movs	r0, r3
 8003f2a:	f008 f889 	bl	800c040 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f2e:	1dbb      	adds	r3, r7, #6
 8003f30:	881a      	ldrh	r2, [r3, #0]
 8003f32:	2380      	movs	r3, #128	@ 0x80
 8003f34:	01db      	lsls	r3, r3, #7
 8003f36:	4013      	ands	r3, r2
 8003f38:	d000      	beq.n	8003f3c <HAL_PCD_EP_DB_Transmit+0x52c>
 8003f3a:	e10a      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	001a      	movs	r2, r3
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	18d3      	adds	r3, r2, r3
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a67      	ldr	r2, [pc, #412]	@ (80040ec <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8003f4e:	4013      	ands	r3, r2
 8003f50:	623b      	str	r3, [r7, #32]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	001a      	movs	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	18d3      	adds	r3, r2, r3
 8003f60:	6a3a      	ldr	r2, [r7, #32]
 8003f62:	4963      	ldr	r1, [pc, #396]	@ (80040f0 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8003f64:	430a      	orrs	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]
 8003f68:	e0f3      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f6a:	1dbb      	adds	r3, r7, #6
 8003f6c:	881a      	ldrh	r2, [r3, #0]
 8003f6e:	2380      	movs	r3, #128	@ 0x80
 8003f70:	01db      	lsls	r3, r3, #7
 8003f72:	4013      	ands	r3, r2
 8003f74:	d115      	bne.n	8003fa2 <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	001a      	movs	r2, r3
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	18d3      	adds	r3, r2, r3
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a59      	ldr	r2, [pc, #356]	@ (80040ec <HAL_PCD_EP_DB_Transmit+0x6dc>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	001a      	movs	r2, r3
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	18d3      	adds	r3, r2, r3
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	4954      	ldr	r1, [pc, #336]	@ (80040f0 <HAL_PCD_EP_DB_Transmit+0x6e0>)
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2224      	movs	r2, #36	@ 0x24
 8003fa6:	5c9b      	ldrb	r3, [r3, r2]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d000      	beq.n	8003fae <HAL_PCD_EP_DB_Transmit+0x59e>
 8003fac:	e0d1      	b.n	8004152 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	695a      	ldr	r2, [r3, #20]
 8003fb2:	211e      	movs	r1, #30
 8003fb4:	187b      	adds	r3, r7, r1
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	18d2      	adds	r2, r2, r3
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	69da      	ldr	r2, [r3, #28]
 8003fc2:	187b      	adds	r3, r7, r1
 8003fc4:	881b      	ldrh	r3, [r3, #0]
 8003fc6:	18d2      	adds	r2, r2, r3
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	6a1a      	ldr	r2, [r3, #32]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d309      	bcc.n	8003fec <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	6a1a      	ldr	r2, [r3, #32]
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	1ad2      	subs	r2, r2, r3
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	621a      	str	r2, [r3, #32]
 8003fea:	e016      	b.n	800401a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d108      	bne.n	8004006 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 8003ff4:	231e      	movs	r3, #30
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	881b      	ldrh	r3, [r3, #0]
 8003ffa:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2224      	movs	r2, #36	@ 0x24
 8004000:	2100      	movs	r1, #0
 8004002:	5499      	strb	r1, [r3, r2]
 8004004:	e009      	b.n	800401a <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	2200      	movs	r2, #0
 8004010:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	2224      	movs	r2, #36	@ 0x24
 8004016:	2100      	movs	r1, #0
 8004018:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	785b      	ldrb	r3, [r3, #1]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d168      	bne.n	80040f4 <HAL_PCD_EP_DB_Transmit+0x6e4>
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	4a2f      	ldr	r2, [pc, #188]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800402a:	4694      	mov	ip, r2
 800402c:	4463      	add	r3, ip
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	492c      	ldr	r1, [pc, #176]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004038:	468c      	mov	ip, r1
 800403a:	4463      	add	r3, ip
 800403c:	0192      	lsls	r2, r2, #6
 800403e:	0992      	lsrs	r2, r2, #6
 8004040:	605a      	str	r2, [r3, #4]
 8004042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004044:	2b3e      	cmp	r3, #62	@ 0x3e
 8004046:	d91e      	bls.n	8004086 <HAL_PCD_EP_DB_Transmit+0x676>
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	61bb      	str	r3, [r7, #24]
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	221f      	movs	r2, #31
 8004052:	4013      	ands	r3, r2
 8004054:	d102      	bne.n	800405c <HAL_PCD_EP_DB_Transmit+0x64c>
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	3b01      	subs	r3, #1
 800405a:	61bb      	str	r3, [r7, #24]
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4a21      	ldr	r2, [pc, #132]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004064:	4694      	mov	ip, r2
 8004066:	4463      	add	r3, ip
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	069b      	lsls	r3, r3, #26
 800406e:	431a      	orrs	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	491c      	ldr	r1, [pc, #112]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004078:	468c      	mov	ip, r1
 800407a:	4463      	add	r3, ip
 800407c:	2180      	movs	r1, #128	@ 0x80
 800407e:	0609      	lsls	r1, r1, #24
 8004080:	430a      	orrs	r2, r1
 8004082:	605a      	str	r2, [r3, #4]
 8004084:	e05b      	b.n	800413e <HAL_PCD_EP_DB_Transmit+0x72e>
 8004086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004088:	2b00      	cmp	r3, #0
 800408a:	d111      	bne.n	80040b0 <HAL_PCD_EP_DB_Transmit+0x6a0>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4a15      	ldr	r2, [pc, #84]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 8004094:	4694      	mov	ip, r2
 8004096:	4463      	add	r3, ip
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	4911      	ldr	r1, [pc, #68]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80040a2:	468c      	mov	ip, r1
 80040a4:	4463      	add	r3, ip
 80040a6:	2180      	movs	r1, #128	@ 0x80
 80040a8:	0609      	lsls	r1, r1, #24
 80040aa:	430a      	orrs	r2, r1
 80040ac:	605a      	str	r2, [r3, #4]
 80040ae:	e046      	b.n	800413e <HAL_PCD_EP_DB_Transmit+0x72e>
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	085b      	lsrs	r3, r3, #1
 80040b4:	61bb      	str	r3, [r7, #24]
 80040b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b8:	2201      	movs	r2, #1
 80040ba:	4013      	ands	r3, r2
 80040bc:	d002      	beq.n	80040c4 <HAL_PCD_EP_DB_Transmit+0x6b4>
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	3301      	adds	r3, #1
 80040c2:	61bb      	str	r3, [r7, #24]
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	781b      	ldrb	r3, [r3, #0]
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	4a07      	ldr	r2, [pc, #28]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80040cc:	4694      	mov	ip, r2
 80040ce:	4463      	add	r3, ip
 80040d0:	6859      	ldr	r1, [r3, #4]
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	069a      	lsls	r2, r3, #26
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	00db      	lsls	r3, r3, #3
 80040dc:	4802      	ldr	r0, [pc, #8]	@ (80040e8 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 80040de:	4684      	mov	ip, r0
 80040e0:	4463      	add	r3, ip
 80040e2:	430a      	orrs	r2, r1
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	e02a      	b.n	800413e <HAL_PCD_EP_DB_Transmit+0x72e>
 80040e8:	40009800 	.word	0x40009800
 80040ec:	07ff8f8f 	.word	0x07ff8f8f
 80040f0:	0000c080 	.word	0x0000c080
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	785b      	ldrb	r3, [r3, #1]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d120      	bne.n	800413e <HAL_PCD_EP_DB_Transmit+0x72e>
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	00db      	lsls	r3, r3, #3
 8004102:	4a25      	ldr	r2, [pc, #148]	@ (8004198 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004104:	4694      	mov	ip, r2
 8004106:	4463      	add	r3, ip
 8004108:	685a      	ldr	r2, [r3, #4]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	781b      	ldrb	r3, [r3, #0]
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	4921      	ldr	r1, [pc, #132]	@ (8004198 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004112:	468c      	mov	ip, r1
 8004114:	4463      	add	r3, ip
 8004116:	0412      	lsls	r2, r2, #16
 8004118:	0c12      	lsrs	r2, r2, #16
 800411a:	605a      	str	r2, [r3, #4]
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	4a1d      	ldr	r2, [pc, #116]	@ (8004198 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004124:	4694      	mov	ip, r2
 8004126:	4463      	add	r3, ip
 8004128:	6859      	ldr	r1, [r3, #4]
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	041a      	lsls	r2, r3, #16
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4818      	ldr	r0, [pc, #96]	@ (8004198 <HAL_PCD_EP_DB_Transmit+0x788>)
 8004136:	4684      	mov	ip, r0
 8004138:	4463      	add	r3, ip
 800413a:	430a      	orrs	r2, r1
 800413c:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6818      	ldr	r0, [r3, #0]
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	6959      	ldr	r1, [r3, #20]
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	895a      	ldrh	r2, [r3, #10]
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	b29b      	uxth	r3, r3
 800414e:	f005 f9c7 	bl	80094e0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	001a      	movs	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	18d3      	adds	r3, r2, r3
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a0e      	ldr	r2, [pc, #56]	@ (800419c <HAL_PCD_EP_DB_Transmit+0x78c>)
 8004164:	4013      	ands	r3, r2
 8004166:	633b      	str	r3, [r7, #48]	@ 0x30
 8004168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416a:	2210      	movs	r2, #16
 800416c:	4053      	eors	r3, r2
 800416e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004172:	2220      	movs	r2, #32
 8004174:	4053      	eors	r3, r2
 8004176:	633b      	str	r3, [r7, #48]	@ 0x30
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	001a      	movs	r2, r3
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	18d3      	adds	r3, r2, r3
 8004186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004188:	4905      	ldr	r1, [pc, #20]	@ (80041a0 <HAL_PCD_EP_DB_Transmit+0x790>)
 800418a:	430a      	orrs	r2, r1
 800418c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	0018      	movs	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	b00e      	add	sp, #56	@ 0x38
 8004196:	bdb0      	pop	{r4, r5, r7, pc}
 8004198:	40009800 	.word	0x40009800
 800419c:	07ff8fbf 	.word	0x07ff8fbf
 80041a0:	00008080 	.word	0x00008080

080041a4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80041a4:	b590      	push	{r4, r7, lr}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	0008      	movs	r0, r1
 80041ae:	0011      	movs	r1, r2
 80041b0:	607b      	str	r3, [r7, #4]
 80041b2:	240a      	movs	r4, #10
 80041b4:	193b      	adds	r3, r7, r4
 80041b6:	1c02      	adds	r2, r0, #0
 80041b8:	801a      	strh	r2, [r3, #0]
 80041ba:	2308      	movs	r3, #8
 80041bc:	18fb      	adds	r3, r7, r3
 80041be:	1c0a      	adds	r2, r1, #0
 80041c0:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80041c2:	0021      	movs	r1, r4
 80041c4:	187b      	adds	r3, r7, r1
 80041c6:	881b      	ldrh	r3, [r3, #0]
 80041c8:	2280      	movs	r2, #128	@ 0x80
 80041ca:	4013      	ands	r3, r2
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00d      	beq.n	80041ee <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041d2:	187b      	adds	r3, r7, r1
 80041d4:	881b      	ldrh	r3, [r3, #0]
 80041d6:	2207      	movs	r2, #7
 80041d8:	401a      	ands	r2, r3
 80041da:	0013      	movs	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	189b      	adds	r3, r3, r2
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	3310      	adds	r3, #16
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	18d3      	adds	r3, r2, r3
 80041e8:	3304      	adds	r3, #4
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	e00c      	b.n	8004208 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041ee:	230a      	movs	r3, #10
 80041f0:	18fb      	adds	r3, r7, r3
 80041f2:	881a      	ldrh	r2, [r3, #0]
 80041f4:	0013      	movs	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	189b      	adds	r3, r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	3351      	adds	r3, #81	@ 0x51
 80041fe:	33ff      	adds	r3, #255	@ 0xff
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	18d3      	adds	r3, r2, r3
 8004204:	3304      	adds	r3, #4
 8004206:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004208:	2308      	movs	r3, #8
 800420a:	18fb      	adds	r3, r7, r3
 800420c:	881b      	ldrh	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d107      	bne.n	8004222 <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	2200      	movs	r2, #0
 8004216:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	b29a      	uxth	r2, r3
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	80da      	strh	r2, [r3, #6]
 8004220:	e00b      	b.n	800423a <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2201      	movs	r2, #1
 8004226:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	b29a      	uxth	r2, r3
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	0c1b      	lsrs	r3, r3, #16
 8004234:	b29a      	uxth	r2, r3
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	0018      	movs	r0, r3
 800423e:	46bd      	mov	sp, r7
 8004240:	b007      	add	sp, #28
 8004242:	bd90      	pop	{r4, r7, pc}

08004244 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	23b5      	movs	r3, #181	@ 0xb5
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	2101      	movs	r1, #1
 800425a:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	23b3      	movs	r3, #179	@ 0xb3
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	2100      	movs	r1, #0
 8004264:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800426a:	2201      	movs	r2, #1
 800426c:	431a      	orrs	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004276:	2202      	movs	r2, #2
 8004278:	431a      	orrs	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	0018      	movs	r0, r3
 8004282:	46bd      	mov	sp, r7
 8004284:	b004      	add	sp, #16
 8004286:	bd80      	pop	{r7, pc}

08004288 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800428c:	4b04      	ldr	r3, [pc, #16]	@ (80042a0 <HAL_PWREx_EnableVddUSB+0x18>)
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	4b03      	ldr	r3, [pc, #12]	@ (80042a0 <HAL_PWREx_EnableVddUSB+0x18>)
 8004292:	2180      	movs	r1, #128	@ 0x80
 8004294:	00c9      	lsls	r1, r1, #3
 8004296:	430a      	orrs	r2, r1
 8004298:	605a      	str	r2, [r3, #4]
}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40007000 	.word	0x40007000

080042a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b084      	sub	sp, #16
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80042ac:	4b19      	ldr	r3, [pc, #100]	@ (8004314 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a19      	ldr	r2, [pc, #100]	@ (8004318 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80042b2:	4013      	ands	r3, r2
 80042b4:	0019      	movs	r1, r3
 80042b6:	4b17      	ldr	r3, [pc, #92]	@ (8004314 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	430a      	orrs	r2, r1
 80042bc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	2380      	movs	r3, #128	@ 0x80
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d11f      	bne.n	8004308 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80042c8:	4b14      	ldr	r3, [pc, #80]	@ (800431c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	0013      	movs	r3, r2
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	189b      	adds	r3, r3, r2
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	4912      	ldr	r1, [pc, #72]	@ (8004320 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80042d6:	0018      	movs	r0, r3
 80042d8:	f7fb ff1e 	bl	8000118 <__udivsi3>
 80042dc:	0003      	movs	r3, r0
 80042de:	3301      	adds	r3, #1
 80042e0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042e2:	e008      	b.n	80042f6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	3b01      	subs	r3, #1
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	e001      	b.n	80042f6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e009      	b.n	800430a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042f6:	4b07      	ldr	r3, [pc, #28]	@ (8004314 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80042f8:	695a      	ldr	r2, [r3, #20]
 80042fa:	2380      	movs	r3, #128	@ 0x80
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	401a      	ands	r2, r3
 8004300:	2380      	movs	r3, #128	@ 0x80
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	429a      	cmp	r2, r3
 8004306:	d0ed      	beq.n	80042e4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	0018      	movs	r0, r3
 800430c:	46bd      	mov	sp, r7
 800430e:	b004      	add	sp, #16
 8004310:	bd80      	pop	{r7, pc}
 8004312:	46c0      	nop			@ (mov r8, r8)
 8004314:	40007000 	.word	0x40007000
 8004318:	fffff9ff 	.word	0xfffff9ff
 800431c:	20000008 	.word	0x20000008
 8004320:	000f4240 	.word	0x000f4240

08004324 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004328:	4b03      	ldr	r3, [pc, #12]	@ (8004338 <LL_RCC_GetAPB1Prescaler+0x14>)
 800432a:	689a      	ldr	r2, [r3, #8]
 800432c:	23e0      	movs	r3, #224	@ 0xe0
 800432e:	01db      	lsls	r3, r3, #7
 8004330:	4013      	ands	r3, r2
}
 8004332:	0018      	movs	r0, r3
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40021000 	.word	0x40021000

0800433c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	f000 fb50 	bl	80049f0 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2201      	movs	r2, #1
 8004356:	4013      	ands	r3, r2
 8004358:	d100      	bne.n	800435c <HAL_RCC_OscConfig+0x20>
 800435a:	e07c      	b.n	8004456 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800435c:	4bc3      	ldr	r3, [pc, #780]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2238      	movs	r2, #56	@ 0x38
 8004362:	4013      	ands	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004366:	4bc1      	ldr	r3, [pc, #772]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	2203      	movs	r2, #3
 800436c:	4013      	ands	r3, r2
 800436e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	2b10      	cmp	r3, #16
 8004374:	d102      	bne.n	800437c <HAL_RCC_OscConfig+0x40>
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2b03      	cmp	r3, #3
 800437a:	d002      	beq.n	8004382 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b08      	cmp	r3, #8
 8004380:	d10b      	bne.n	800439a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004382:	4bba      	ldr	r3, [pc, #744]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	2380      	movs	r3, #128	@ 0x80
 8004388:	029b      	lsls	r3, r3, #10
 800438a:	4013      	ands	r3, r2
 800438c:	d062      	beq.n	8004454 <HAL_RCC_OscConfig+0x118>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d15e      	bne.n	8004454 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e32a      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	2380      	movs	r3, #128	@ 0x80
 80043a0:	025b      	lsls	r3, r3, #9
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_OscConfig+0x7a>
 80043a6:	4bb1      	ldr	r3, [pc, #708]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	4bb0      	ldr	r3, [pc, #704]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043ac:	2180      	movs	r1, #128	@ 0x80
 80043ae:	0249      	lsls	r1, r1, #9
 80043b0:	430a      	orrs	r2, r1
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	e020      	b.n	80043f8 <HAL_RCC_OscConfig+0xbc>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	23a0      	movs	r3, #160	@ 0xa0
 80043bc:	02db      	lsls	r3, r3, #11
 80043be:	429a      	cmp	r2, r3
 80043c0:	d10e      	bne.n	80043e0 <HAL_RCC_OscConfig+0xa4>
 80043c2:	4baa      	ldr	r3, [pc, #680]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	4ba9      	ldr	r3, [pc, #676]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043c8:	2180      	movs	r1, #128	@ 0x80
 80043ca:	02c9      	lsls	r1, r1, #11
 80043cc:	430a      	orrs	r2, r1
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	4ba6      	ldr	r3, [pc, #664]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	4ba5      	ldr	r3, [pc, #660]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043d6:	2180      	movs	r1, #128	@ 0x80
 80043d8:	0249      	lsls	r1, r1, #9
 80043da:	430a      	orrs	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]
 80043de:	e00b      	b.n	80043f8 <HAL_RCC_OscConfig+0xbc>
 80043e0:	4ba2      	ldr	r3, [pc, #648]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	4ba1      	ldr	r3, [pc, #644]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043e6:	49a2      	ldr	r1, [pc, #648]	@ (8004670 <HAL_RCC_OscConfig+0x334>)
 80043e8:	400a      	ands	r2, r1
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	4b9f      	ldr	r3, [pc, #636]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	4b9e      	ldr	r3, [pc, #632]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80043f2:	49a0      	ldr	r1, [pc, #640]	@ (8004674 <HAL_RCC_OscConfig+0x338>)
 80043f4:	400a      	ands	r2, r1
 80043f6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d014      	beq.n	800442a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004400:	f7fd f936 	bl	8001670 <HAL_GetTick>
 8004404:	0003      	movs	r3, r0
 8004406:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004408:	e008      	b.n	800441c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800440a:	f7fd f931 	bl	8001670 <HAL_GetTick>
 800440e:	0002      	movs	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b64      	cmp	r3, #100	@ 0x64
 8004416:	d901      	bls.n	800441c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e2e9      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800441c:	4b93      	ldr	r3, [pc, #588]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	2380      	movs	r3, #128	@ 0x80
 8004422:	029b      	lsls	r3, r3, #10
 8004424:	4013      	ands	r3, r2
 8004426:	d0f0      	beq.n	800440a <HAL_RCC_OscConfig+0xce>
 8004428:	e015      	b.n	8004456 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442a:	f7fd f921 	bl	8001670 <HAL_GetTick>
 800442e:	0003      	movs	r3, r0
 8004430:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7fd f91c 	bl	8001670 <HAL_GetTick>
 8004438:	0002      	movs	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	@ 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e2d4      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004446:	4b89      	ldr	r3, [pc, #548]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	2380      	movs	r3, #128	@ 0x80
 800444c:	029b      	lsls	r3, r3, #10
 800444e:	4013      	ands	r3, r2
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0xf8>
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004454:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2202      	movs	r2, #2
 800445c:	4013      	ands	r3, r2
 800445e:	d100      	bne.n	8004462 <HAL_RCC_OscConfig+0x126>
 8004460:	e099      	b.n	8004596 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004462:	4b82      	ldr	r3, [pc, #520]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	2238      	movs	r2, #56	@ 0x38
 8004468:	4013      	ands	r3, r2
 800446a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800446c:	4b7f      	ldr	r3, [pc, #508]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	2203      	movs	r2, #3
 8004472:	4013      	ands	r3, r2
 8004474:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004476:	69bb      	ldr	r3, [r7, #24]
 8004478:	2b10      	cmp	r3, #16
 800447a:	d102      	bne.n	8004482 <HAL_RCC_OscConfig+0x146>
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d002      	beq.n	8004488 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d135      	bne.n	80044f4 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004488:	4b78      	ldr	r3, [pc, #480]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	2380      	movs	r3, #128	@ 0x80
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4013      	ands	r3, r2
 8004492:	d005      	beq.n	80044a0 <HAL_RCC_OscConfig+0x164>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e2a7      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a0:	4b72      	ldr	r3, [pc, #456]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	4a74      	ldr	r2, [pc, #464]	@ (8004678 <HAL_RCC_OscConfig+0x33c>)
 80044a6:	4013      	ands	r3, r2
 80044a8:	0019      	movs	r1, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	021a      	lsls	r2, r3, #8
 80044b0:	4b6e      	ldr	r3, [pc, #440]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80044b2:	430a      	orrs	r2, r1
 80044b4:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d112      	bne.n	80044e2 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80044bc:	4b6b      	ldr	r3, [pc, #428]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a6e      	ldr	r2, [pc, #440]	@ (800467c <HAL_RCC_OscConfig+0x340>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	0019      	movs	r1, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	4b68      	ldr	r3, [pc, #416]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80044cc:	430a      	orrs	r2, r1
 80044ce:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80044d0:	4b66      	ldr	r3, [pc, #408]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	0adb      	lsrs	r3, r3, #11
 80044d6:	2207      	movs	r2, #7
 80044d8:	4013      	ands	r3, r2
 80044da:	4a69      	ldr	r2, [pc, #420]	@ (8004680 <HAL_RCC_OscConfig+0x344>)
 80044dc:	40da      	lsrs	r2, r3
 80044de:	4b69      	ldr	r3, [pc, #420]	@ (8004684 <HAL_RCC_OscConfig+0x348>)
 80044e0:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80044e2:	4b69      	ldr	r3, [pc, #420]	@ (8004688 <HAL_RCC_OscConfig+0x34c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	0018      	movs	r0, r3
 80044e8:	f7fd f866 	bl	80015b8 <HAL_InitTick>
 80044ec:	1e03      	subs	r3, r0, #0
 80044ee:	d051      	beq.n	8004594 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e27d      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d030      	beq.n	800455e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80044fc:	4b5b      	ldr	r3, [pc, #364]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a5e      	ldr	r2, [pc, #376]	@ (800467c <HAL_RCC_OscConfig+0x340>)
 8004502:	4013      	ands	r3, r2
 8004504:	0019      	movs	r1, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	4b58      	ldr	r3, [pc, #352]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 800450c:	430a      	orrs	r2, r1
 800450e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004510:	4b56      	ldr	r3, [pc, #344]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	4b55      	ldr	r3, [pc, #340]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004516:	2180      	movs	r1, #128	@ 0x80
 8004518:	0049      	lsls	r1, r1, #1
 800451a:	430a      	orrs	r2, r1
 800451c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800451e:	f7fd f8a7 	bl	8001670 <HAL_GetTick>
 8004522:	0003      	movs	r3, r0
 8004524:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004528:	f7fd f8a2 	bl	8001670 <HAL_GetTick>
 800452c:	0002      	movs	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e25a      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800453a:	4b4c      	ldr	r3, [pc, #304]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	2380      	movs	r3, #128	@ 0x80
 8004540:	00db      	lsls	r3, r3, #3
 8004542:	4013      	ands	r3, r2
 8004544:	d0f0      	beq.n	8004528 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004546:	4b49      	ldr	r3, [pc, #292]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	4a4b      	ldr	r2, [pc, #300]	@ (8004678 <HAL_RCC_OscConfig+0x33c>)
 800454c:	4013      	ands	r3, r2
 800454e:	0019      	movs	r1, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	021a      	lsls	r2, r3, #8
 8004556:	4b45      	ldr	r3, [pc, #276]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004558:	430a      	orrs	r2, r1
 800455a:	605a      	str	r2, [r3, #4]
 800455c:	e01b      	b.n	8004596 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800455e:	4b43      	ldr	r3, [pc, #268]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	4b42      	ldr	r3, [pc, #264]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004564:	4949      	ldr	r1, [pc, #292]	@ (800468c <HAL_RCC_OscConfig+0x350>)
 8004566:	400a      	ands	r2, r1
 8004568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800456a:	f7fd f881 	bl	8001670 <HAL_GetTick>
 800456e:	0003      	movs	r3, r0
 8004570:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004574:	f7fd f87c 	bl	8001670 <HAL_GetTick>
 8004578:	0002      	movs	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e234      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004586:	4b39      	ldr	r3, [pc, #228]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	2380      	movs	r3, #128	@ 0x80
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	4013      	ands	r3, r2
 8004590:	d1f0      	bne.n	8004574 <HAL_RCC_OscConfig+0x238>
 8004592:	e000      	b.n	8004596 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004594:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2208      	movs	r2, #8
 800459c:	4013      	ands	r3, r2
 800459e:	d047      	beq.n	8004630 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80045a0:	4b32      	ldr	r3, [pc, #200]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2238      	movs	r2, #56	@ 0x38
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b18      	cmp	r3, #24
 80045aa:	d10a      	bne.n	80045c2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80045ac:	4b2f      	ldr	r3, [pc, #188]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80045ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045b0:	2202      	movs	r2, #2
 80045b2:	4013      	ands	r3, r2
 80045b4:	d03c      	beq.n	8004630 <HAL_RCC_OscConfig+0x2f4>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d138      	bne.n	8004630 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e216      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d019      	beq.n	80045fe <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80045ca:	4b28      	ldr	r3, [pc, #160]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80045cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80045ce:	4b27      	ldr	r3, [pc, #156]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80045d0:	2101      	movs	r1, #1
 80045d2:	430a      	orrs	r2, r1
 80045d4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d6:	f7fd f84b 	bl	8001670 <HAL_GetTick>
 80045da:	0003      	movs	r3, r0
 80045dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045e0:	f7fd f846 	bl	8001670 <HAL_GetTick>
 80045e4:	0002      	movs	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e1fe      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045f2:	4b1e      	ldr	r3, [pc, #120]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 80045f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045f6:	2202      	movs	r2, #2
 80045f8:	4013      	ands	r3, r2
 80045fa:	d0f1      	beq.n	80045e0 <HAL_RCC_OscConfig+0x2a4>
 80045fc:	e018      	b.n	8004630 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80045fe:	4b1b      	ldr	r3, [pc, #108]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004600:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004602:	4b1a      	ldr	r3, [pc, #104]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004604:	2101      	movs	r1, #1
 8004606:	438a      	bics	r2, r1
 8004608:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800460a:	f7fd f831 	bl	8001670 <HAL_GetTick>
 800460e:	0003      	movs	r3, r0
 8004610:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004612:	e008      	b.n	8004626 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004614:	f7fd f82c 	bl	8001670 <HAL_GetTick>
 8004618:	0002      	movs	r2, r0
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	2b02      	cmp	r3, #2
 8004620:	d901      	bls.n	8004626 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004622:	2303      	movs	r3, #3
 8004624:	e1e4      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004626:	4b11      	ldr	r3, [pc, #68]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800462a:	2202      	movs	r2, #2
 800462c:	4013      	ands	r3, r2
 800462e:	d1f1      	bne.n	8004614 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2204      	movs	r2, #4
 8004636:	4013      	ands	r3, r2
 8004638:	d100      	bne.n	800463c <HAL_RCC_OscConfig+0x300>
 800463a:	e0c7      	b.n	80047cc <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463c:	231f      	movs	r3, #31
 800463e:	18fb      	adds	r3, r7, r3
 8004640:	2200      	movs	r2, #0
 8004642:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004644:	4b09      	ldr	r3, [pc, #36]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	2238      	movs	r2, #56	@ 0x38
 800464a:	4013      	ands	r3, r2
 800464c:	2b20      	cmp	r3, #32
 800464e:	d11f      	bne.n	8004690 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004650:	4b06      	ldr	r3, [pc, #24]	@ (800466c <HAL_RCC_OscConfig+0x330>)
 8004652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004654:	2202      	movs	r2, #2
 8004656:	4013      	ands	r3, r2
 8004658:	d100      	bne.n	800465c <HAL_RCC_OscConfig+0x320>
 800465a:	e0b7      	b.n	80047cc <HAL_RCC_OscConfig+0x490>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d000      	beq.n	8004666 <HAL_RCC_OscConfig+0x32a>
 8004664:	e0b2      	b.n	80047cc <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e1c2      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
 800466a:	46c0      	nop			@ (mov r8, r8)
 800466c:	40021000 	.word	0x40021000
 8004670:	fffeffff 	.word	0xfffeffff
 8004674:	fffbffff 	.word	0xfffbffff
 8004678:	ffff80ff 	.word	0xffff80ff
 800467c:	ffffc7ff 	.word	0xffffc7ff
 8004680:	00f42400 	.word	0x00f42400
 8004684:	20000008 	.word	0x20000008
 8004688:	2000000c 	.word	0x2000000c
 800468c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004690:	4bb5      	ldr	r3, [pc, #724]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004692:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004694:	2380      	movs	r3, #128	@ 0x80
 8004696:	055b      	lsls	r3, r3, #21
 8004698:	4013      	ands	r3, r2
 800469a:	d101      	bne.n	80046a0 <HAL_RCC_OscConfig+0x364>
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <HAL_RCC_OscConfig+0x366>
 80046a0:	2300      	movs	r3, #0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d011      	beq.n	80046ca <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80046a6:	4bb0      	ldr	r3, [pc, #704]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80046a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046aa:	4baf      	ldr	r3, [pc, #700]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80046ac:	2180      	movs	r1, #128	@ 0x80
 80046ae:	0549      	lsls	r1, r1, #21
 80046b0:	430a      	orrs	r2, r1
 80046b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80046b4:	4bac      	ldr	r3, [pc, #688]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80046b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046b8:	2380      	movs	r3, #128	@ 0x80
 80046ba:	055b      	lsls	r3, r3, #21
 80046bc:	4013      	ands	r3, r2
 80046be:	60fb      	str	r3, [r7, #12]
 80046c0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80046c2:	231f      	movs	r3, #31
 80046c4:	18fb      	adds	r3, r7, r3
 80046c6:	2201      	movs	r2, #1
 80046c8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ca:	4ba8      	ldr	r3, [pc, #672]	@ (800496c <HAL_RCC_OscConfig+0x630>)
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	2380      	movs	r3, #128	@ 0x80
 80046d0:	005b      	lsls	r3, r3, #1
 80046d2:	4013      	ands	r3, r2
 80046d4:	d11a      	bne.n	800470c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046d6:	4ba5      	ldr	r3, [pc, #660]	@ (800496c <HAL_RCC_OscConfig+0x630>)
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	4ba4      	ldr	r3, [pc, #656]	@ (800496c <HAL_RCC_OscConfig+0x630>)
 80046dc:	2180      	movs	r1, #128	@ 0x80
 80046de:	0049      	lsls	r1, r1, #1
 80046e0:	430a      	orrs	r2, r1
 80046e2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80046e4:	f7fc ffc4 	bl	8001670 <HAL_GetTick>
 80046e8:	0003      	movs	r3, r0
 80046ea:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ec:	e008      	b.n	8004700 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ee:	f7fc ffbf 	bl	8001670 <HAL_GetTick>
 80046f2:	0002      	movs	r2, r0
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d901      	bls.n	8004700 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e177      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004700:	4b9a      	ldr	r3, [pc, #616]	@ (800496c <HAL_RCC_OscConfig+0x630>)
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	2380      	movs	r3, #128	@ 0x80
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	4013      	ands	r3, r2
 800470a:	d0f0      	beq.n	80046ee <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d106      	bne.n	8004722 <HAL_RCC_OscConfig+0x3e6>
 8004714:	4b94      	ldr	r3, [pc, #592]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004716:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004718:	4b93      	ldr	r3, [pc, #588]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800471a:	2101      	movs	r1, #1
 800471c:	430a      	orrs	r2, r1
 800471e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004720:	e01c      	b.n	800475c <HAL_RCC_OscConfig+0x420>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	2b05      	cmp	r3, #5
 8004728:	d10c      	bne.n	8004744 <HAL_RCC_OscConfig+0x408>
 800472a:	4b8f      	ldr	r3, [pc, #572]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800472c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800472e:	4b8e      	ldr	r3, [pc, #568]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004730:	2104      	movs	r1, #4
 8004732:	430a      	orrs	r2, r1
 8004734:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004736:	4b8c      	ldr	r3, [pc, #560]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004738:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800473a:	4b8b      	ldr	r3, [pc, #556]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800473c:	2101      	movs	r1, #1
 800473e:	430a      	orrs	r2, r1
 8004740:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004742:	e00b      	b.n	800475c <HAL_RCC_OscConfig+0x420>
 8004744:	4b88      	ldr	r3, [pc, #544]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004746:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004748:	4b87      	ldr	r3, [pc, #540]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800474a:	2101      	movs	r1, #1
 800474c:	438a      	bics	r2, r1
 800474e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004750:	4b85      	ldr	r3, [pc, #532]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004752:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004754:	4b84      	ldr	r3, [pc, #528]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004756:	2104      	movs	r1, #4
 8004758:	438a      	bics	r2, r1
 800475a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d014      	beq.n	800478e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004764:	f7fc ff84 	bl	8001670 <HAL_GetTick>
 8004768:	0003      	movs	r3, r0
 800476a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800476c:	e009      	b.n	8004782 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800476e:	f7fc ff7f 	bl	8001670 <HAL_GetTick>
 8004772:	0002      	movs	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	4a7d      	ldr	r2, [pc, #500]	@ (8004970 <HAL_RCC_OscConfig+0x634>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e136      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004782:	4b79      	ldr	r3, [pc, #484]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004786:	2202      	movs	r2, #2
 8004788:	4013      	ands	r3, r2
 800478a:	d0f0      	beq.n	800476e <HAL_RCC_OscConfig+0x432>
 800478c:	e013      	b.n	80047b6 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478e:	f7fc ff6f 	bl	8001670 <HAL_GetTick>
 8004792:	0003      	movs	r3, r0
 8004794:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004796:	e009      	b.n	80047ac <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004798:	f7fc ff6a 	bl	8001670 <HAL_GetTick>
 800479c:	0002      	movs	r2, r0
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	4a73      	ldr	r2, [pc, #460]	@ (8004970 <HAL_RCC_OscConfig+0x634>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e121      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047ac:	4b6e      	ldr	r3, [pc, #440]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80047ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b0:	2202      	movs	r2, #2
 80047b2:	4013      	ands	r3, r2
 80047b4:	d1f0      	bne.n	8004798 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80047b6:	231f      	movs	r3, #31
 80047b8:	18fb      	adds	r3, r7, r3
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d105      	bne.n	80047cc <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80047c0:	4b69      	ldr	r3, [pc, #420]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80047c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047c4:	4b68      	ldr	r3, [pc, #416]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80047c6:	496b      	ldr	r1, [pc, #428]	@ (8004974 <HAL_RCC_OscConfig+0x638>)
 80047c8:	400a      	ands	r2, r1
 80047ca:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2220      	movs	r2, #32
 80047d2:	4013      	ands	r3, r2
 80047d4:	d039      	beq.n	800484a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d01b      	beq.n	8004816 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047de:	4b62      	ldr	r3, [pc, #392]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	4b61      	ldr	r3, [pc, #388]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80047e4:	2180      	movs	r1, #128	@ 0x80
 80047e6:	03c9      	lsls	r1, r1, #15
 80047e8:	430a      	orrs	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ec:	f7fc ff40 	bl	8001670 <HAL_GetTick>
 80047f0:	0003      	movs	r3, r0
 80047f2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80047f4:	e008      	b.n	8004808 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047f6:	f7fc ff3b 	bl	8001670 <HAL_GetTick>
 80047fa:	0002      	movs	r2, r0
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e0f3      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004808:	4b57      	ldr	r3, [pc, #348]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	2380      	movs	r3, #128	@ 0x80
 800480e:	041b      	lsls	r3, r3, #16
 8004810:	4013      	ands	r3, r2
 8004812:	d0f0      	beq.n	80047f6 <HAL_RCC_OscConfig+0x4ba>
 8004814:	e019      	b.n	800484a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004816:	4b54      	ldr	r3, [pc, #336]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	4b53      	ldr	r3, [pc, #332]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800481c:	4956      	ldr	r1, [pc, #344]	@ (8004978 <HAL_RCC_OscConfig+0x63c>)
 800481e:	400a      	ands	r2, r1
 8004820:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004822:	f7fc ff25 	bl	8001670 <HAL_GetTick>
 8004826:	0003      	movs	r3, r0
 8004828:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800482a:	e008      	b.n	800483e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800482c:	f7fc ff20 	bl	8001670 <HAL_GetTick>
 8004830:	0002      	movs	r2, r0
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d901      	bls.n	800483e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e0d8      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800483e:	4b4a      	ldr	r3, [pc, #296]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	2380      	movs	r3, #128	@ 0x80
 8004844:	041b      	lsls	r3, r3, #16
 8004846:	4013      	ands	r3, r2
 8004848:	d1f0      	bne.n	800482c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d100      	bne.n	8004854 <HAL_RCC_OscConfig+0x518>
 8004852:	e0cc      	b.n	80049ee <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004854:	4b44      	ldr	r3, [pc, #272]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	2238      	movs	r2, #56	@ 0x38
 800485a:	4013      	ands	r3, r2
 800485c:	2b10      	cmp	r3, #16
 800485e:	d100      	bne.n	8004862 <HAL_RCC_OscConfig+0x526>
 8004860:	e07b      	b.n	800495a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d156      	bne.n	8004918 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486a:	4b3f      	ldr	r3, [pc, #252]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	4b3e      	ldr	r3, [pc, #248]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004870:	4942      	ldr	r1, [pc, #264]	@ (800497c <HAL_RCC_OscConfig+0x640>)
 8004872:	400a      	ands	r2, r1
 8004874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004876:	f7fc fefb 	bl	8001670 <HAL_GetTick>
 800487a:	0003      	movs	r3, r0
 800487c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004880:	f7fc fef6 	bl	8001670 <HAL_GetTick>
 8004884:	0002      	movs	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e0ae      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004892:	4b35      	ldr	r3, [pc, #212]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	2380      	movs	r3, #128	@ 0x80
 8004898:	049b      	lsls	r3, r3, #18
 800489a:	4013      	ands	r3, r2
 800489c:	d1f0      	bne.n	8004880 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800489e:	4b32      	ldr	r3, [pc, #200]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	4a37      	ldr	r2, [pc, #220]	@ (8004980 <HAL_RCC_OscConfig+0x644>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	0019      	movs	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b0:	431a      	orrs	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b6:	021b      	lsls	r3, r3, #8
 80048b8:	431a      	orrs	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048c4:	431a      	orrs	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ca:	431a      	orrs	r2, r3
 80048cc:	4b26      	ldr	r3, [pc, #152]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80048ce:	430a      	orrs	r2, r1
 80048d0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048d2:	4b25      	ldr	r3, [pc, #148]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	4b24      	ldr	r3, [pc, #144]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80048d8:	2180      	movs	r1, #128	@ 0x80
 80048da:	0449      	lsls	r1, r1, #17
 80048dc:	430a      	orrs	r2, r1
 80048de:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80048e0:	4b21      	ldr	r3, [pc, #132]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80048e2:	68da      	ldr	r2, [r3, #12]
 80048e4:	4b20      	ldr	r3, [pc, #128]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 80048e6:	2180      	movs	r1, #128	@ 0x80
 80048e8:	0549      	lsls	r1, r1, #21
 80048ea:	430a      	orrs	r2, r1
 80048ec:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ee:	f7fc febf 	bl	8001670 <HAL_GetTick>
 80048f2:	0003      	movs	r3, r0
 80048f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048f8:	f7fc feba 	bl	8001670 <HAL_GetTick>
 80048fc:	0002      	movs	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e072      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800490a:	4b17      	ldr	r3, [pc, #92]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	2380      	movs	r3, #128	@ 0x80
 8004910:	049b      	lsls	r3, r3, #18
 8004912:	4013      	ands	r3, r2
 8004914:	d0f0      	beq.n	80048f8 <HAL_RCC_OscConfig+0x5bc>
 8004916:	e06a      	b.n	80049ee <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004918:	4b13      	ldr	r3, [pc, #76]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	4b12      	ldr	r3, [pc, #72]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800491e:	4917      	ldr	r1, [pc, #92]	@ (800497c <HAL_RCC_OscConfig+0x640>)
 8004920:	400a      	ands	r2, r1
 8004922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004924:	f7fc fea4 	bl	8001670 <HAL_GetTick>
 8004928:	0003      	movs	r3, r0
 800492a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800492c:	e008      	b.n	8004940 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800492e:	f7fc fe9f 	bl	8001670 <HAL_GetTick>
 8004932:	0002      	movs	r2, r0
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	1ad3      	subs	r3, r2, r3
 8004938:	2b02      	cmp	r3, #2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e057      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004940:	4b09      	ldr	r3, [pc, #36]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	2380      	movs	r3, #128	@ 0x80
 8004946:	049b      	lsls	r3, r3, #18
 8004948:	4013      	ands	r3, r2
 800494a:	d1f0      	bne.n	800492e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800494c:	4b06      	ldr	r3, [pc, #24]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	4b05      	ldr	r3, [pc, #20]	@ (8004968 <HAL_RCC_OscConfig+0x62c>)
 8004952:	490c      	ldr	r1, [pc, #48]	@ (8004984 <HAL_RCC_OscConfig+0x648>)
 8004954:	400a      	ands	r2, r1
 8004956:	60da      	str	r2, [r3, #12]
 8004958:	e049      	b.n	80049ee <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d112      	bne.n	8004988 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e044      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
 8004966:	46c0      	nop			@ (mov r8, r8)
 8004968:	40021000 	.word	0x40021000
 800496c:	40007000 	.word	0x40007000
 8004970:	00001388 	.word	0x00001388
 8004974:	efffffff 	.word	0xefffffff
 8004978:	ffbfffff 	.word	0xffbfffff
 800497c:	feffffff 	.word	0xfeffffff
 8004980:	11c1808c 	.word	0x11c1808c
 8004984:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004988:	4b1b      	ldr	r3, [pc, #108]	@ (80049f8 <HAL_RCC_OscConfig+0x6bc>)
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	2203      	movs	r2, #3
 8004992:	401a      	ands	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004998:	429a      	cmp	r2, r3
 800499a:	d126      	bne.n	80049ea <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	2270      	movs	r2, #112	@ 0x70
 80049a0:	401a      	ands	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d11f      	bne.n	80049ea <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	23fe      	movs	r3, #254	@ 0xfe
 80049ae:	01db      	lsls	r3, r3, #7
 80049b0:	401a      	ands	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d116      	bne.n	80049ea <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	23f8      	movs	r3, #248	@ 0xf8
 80049c0:	039b      	lsls	r3, r3, #14
 80049c2:	401a      	ands	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d10e      	bne.n	80049ea <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80049cc:	697a      	ldr	r2, [r7, #20]
 80049ce:	23e0      	movs	r3, #224	@ 0xe0
 80049d0:	051b      	lsls	r3, r3, #20
 80049d2:	401a      	ands	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80049d8:	429a      	cmp	r2, r3
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	0f5b      	lsrs	r3, r3, #29
 80049e0:	075a      	lsls	r2, r3, #29
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d001      	beq.n	80049ee <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	0018      	movs	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b008      	add	sp, #32
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40021000 	.word	0x40021000

080049fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0e9      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a10:	4b76      	ldr	r3, [pc, #472]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2207      	movs	r2, #7
 8004a16:	4013      	ands	r3, r2
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d91e      	bls.n	8004a5c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a1e:	4b73      	ldr	r3, [pc, #460]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2207      	movs	r2, #7
 8004a24:	4393      	bics	r3, r2
 8004a26:	0019      	movs	r1, r3
 8004a28:	4b70      	ldr	r3, [pc, #448]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004a2a:	683a      	ldr	r2, [r7, #0]
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a30:	f7fc fe1e 	bl	8001670 <HAL_GetTick>
 8004a34:	0003      	movs	r3, r0
 8004a36:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a38:	e009      	b.n	8004a4e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a3a:	f7fc fe19 	bl	8001670 <HAL_GetTick>
 8004a3e:	0002      	movs	r2, r0
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	4a6a      	ldr	r2, [pc, #424]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1f4>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e0ca      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a4e:	4b67      	ldr	r3, [pc, #412]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	2207      	movs	r2, #7
 8004a54:	4013      	ands	r3, r2
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d1ee      	bne.n	8004a3a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2202      	movs	r2, #2
 8004a62:	4013      	ands	r3, r2
 8004a64:	d015      	beq.n	8004a92 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2204      	movs	r2, #4
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	d006      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004a70:	4b60      	ldr	r3, [pc, #384]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	4b5f      	ldr	r3, [pc, #380]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004a76:	21e0      	movs	r1, #224	@ 0xe0
 8004a78:	01c9      	lsls	r1, r1, #7
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a7e:	4b5d      	ldr	r3, [pc, #372]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	4a5d      	ldr	r2, [pc, #372]	@ (8004bf8 <HAL_RCC_ClockConfig+0x1fc>)
 8004a84:	4013      	ands	r3, r2
 8004a86:	0019      	movs	r1, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	4b59      	ldr	r3, [pc, #356]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2201      	movs	r2, #1
 8004a98:	4013      	ands	r3, r2
 8004a9a:	d057      	beq.n	8004b4c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d107      	bne.n	8004ab4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004aa4:	4b53      	ldr	r3, [pc, #332]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	2380      	movs	r3, #128	@ 0x80
 8004aaa:	029b      	lsls	r3, r3, #10
 8004aac:	4013      	ands	r3, r2
 8004aae:	d12b      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e097      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d107      	bne.n	8004acc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004abc:	4b4d      	ldr	r3, [pc, #308]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	2380      	movs	r3, #128	@ 0x80
 8004ac2:	049b      	lsls	r3, r3, #18
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d11f      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e08b      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d107      	bne.n	8004ae4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ad4:	4b47      	ldr	r3, [pc, #284]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	2380      	movs	r3, #128	@ 0x80
 8004ada:	00db      	lsls	r3, r3, #3
 8004adc:	4013      	ands	r3, r2
 8004ade:	d113      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e07f      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b03      	cmp	r3, #3
 8004aea:	d106      	bne.n	8004afa <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004aec:	4b41      	ldr	r3, [pc, #260]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af0:	2202      	movs	r2, #2
 8004af2:	4013      	ands	r3, r2
 8004af4:	d108      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e074      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004afa:	4b3e      	ldr	r3, [pc, #248]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004afe:	2202      	movs	r2, #2
 8004b00:	4013      	ands	r3, r2
 8004b02:	d101      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e06d      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b08:	4b3a      	ldr	r3, [pc, #232]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2207      	movs	r2, #7
 8004b0e:	4393      	bics	r3, r2
 8004b10:	0019      	movs	r1, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	4b37      	ldr	r3, [pc, #220]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b1c:	f7fc fda8 	bl	8001670 <HAL_GetTick>
 8004b20:	0003      	movs	r3, r0
 8004b22:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b24:	e009      	b.n	8004b3a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b26:	f7fc fda3 	bl	8001670 <HAL_GetTick>
 8004b2a:	0002      	movs	r2, r0
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	4a2f      	ldr	r2, [pc, #188]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1f4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e054      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b3a:	4b2e      	ldr	r3, [pc, #184]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2238      	movs	r2, #56	@ 0x38
 8004b40:	401a      	ands	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	00db      	lsls	r3, r3, #3
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d1ec      	bne.n	8004b26 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b4c:	4b27      	ldr	r3, [pc, #156]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2207      	movs	r2, #7
 8004b52:	4013      	ands	r3, r2
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d21e      	bcs.n	8004b98 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5a:	4b24      	ldr	r3, [pc, #144]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2207      	movs	r2, #7
 8004b60:	4393      	bics	r3, r2
 8004b62:	0019      	movs	r1, r3
 8004b64:	4b21      	ldr	r3, [pc, #132]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004b6c:	f7fc fd80 	bl	8001670 <HAL_GetTick>
 8004b70:	0003      	movs	r3, r0
 8004b72:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004b74:	e009      	b.n	8004b8a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b76:	f7fc fd7b 	bl	8001670 <HAL_GetTick>
 8004b7a:	0002      	movs	r2, r0
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	4a1b      	ldr	r2, [pc, #108]	@ (8004bf0 <HAL_RCC_ClockConfig+0x1f4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e02c      	b.n	8004be4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004b8a:	4b18      	ldr	r3, [pc, #96]	@ (8004bec <HAL_RCC_ClockConfig+0x1f0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2207      	movs	r2, #7
 8004b90:	4013      	ands	r3, r2
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d1ee      	bne.n	8004b76 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2204      	movs	r2, #4
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d009      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba2:	4b14      	ldr	r3, [pc, #80]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <HAL_RCC_ClockConfig+0x200>)
 8004ba8:	4013      	ands	r3, r2
 8004baa:	0019      	movs	r1, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68da      	ldr	r2, [r3, #12]
 8004bb0:	4b10      	ldr	r3, [pc, #64]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004bb6:	f000 f829 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8004bba:	0001      	movs	r1, r0
 8004bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8004bf4 <HAL_RCC_ClockConfig+0x1f8>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	0a1b      	lsrs	r3, r3, #8
 8004bc2:	220f      	movs	r2, #15
 8004bc4:	401a      	ands	r2, r3
 8004bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004c00 <HAL_RCC_ClockConfig+0x204>)
 8004bc8:	0092      	lsls	r2, r2, #2
 8004bca:	58d3      	ldr	r3, [r2, r3]
 8004bcc:	221f      	movs	r2, #31
 8004bce:	4013      	ands	r3, r2
 8004bd0:	000a      	movs	r2, r1
 8004bd2:	40da      	lsrs	r2, r3
 8004bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c04 <HAL_RCC_ClockConfig+0x208>)
 8004bd6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <HAL_RCC_ClockConfig+0x20c>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	0018      	movs	r0, r3
 8004bde:	f7fc fceb 	bl	80015b8 <HAL_InitTick>
 8004be2:	0003      	movs	r3, r0
}
 8004be4:	0018      	movs	r0, r3
 8004be6:	46bd      	mov	sp, r7
 8004be8:	b004      	add	sp, #16
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	40022000 	.word	0x40022000
 8004bf0:	00001388 	.word	0x00001388
 8004bf4:	40021000 	.word	0x40021000
 8004bf8:	fffff0ff 	.word	0xfffff0ff
 8004bfc:	ffff8fff 	.word	0xffff8fff
 8004c00:	0800d69c 	.word	0x0800d69c
 8004c04:	20000008 	.word	0x20000008
 8004c08:	2000000c 	.word	0x2000000c

08004c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c12:	4b3c      	ldr	r3, [pc, #240]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	2238      	movs	r2, #56	@ 0x38
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d10f      	bne.n	8004c3c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004c1c:	4b39      	ldr	r3, [pc, #228]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	0adb      	lsrs	r3, r3, #11
 8004c22:	2207      	movs	r2, #7
 8004c24:	4013      	ands	r3, r2
 8004c26:	2201      	movs	r2, #1
 8004c28:	409a      	lsls	r2, r3
 8004c2a:	0013      	movs	r3, r2
 8004c2c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004c2e:	6839      	ldr	r1, [r7, #0]
 8004c30:	4835      	ldr	r0, [pc, #212]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004c32:	f7fb fa71 	bl	8000118 <__udivsi3>
 8004c36:	0003      	movs	r3, r0
 8004c38:	613b      	str	r3, [r7, #16]
 8004c3a:	e05d      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c3c:	4b31      	ldr	r3, [pc, #196]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	2238      	movs	r2, #56	@ 0x38
 8004c42:	4013      	ands	r3, r2
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d102      	bne.n	8004c4e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c48:	4b30      	ldr	r3, [pc, #192]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x100>)
 8004c4a:	613b      	str	r3, [r7, #16]
 8004c4c:	e054      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c4e:	4b2d      	ldr	r3, [pc, #180]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2238      	movs	r2, #56	@ 0x38
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b10      	cmp	r3, #16
 8004c58:	d138      	bne.n	8004ccc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	2203      	movs	r2, #3
 8004c60:	4013      	ands	r3, r2
 8004c62:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c64:	4b27      	ldr	r3, [pc, #156]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	091b      	lsrs	r3, r3, #4
 8004c6a:	2207      	movs	r2, #7
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	3301      	adds	r3, #1
 8004c70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d10d      	bne.n	8004c94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c78:	68b9      	ldr	r1, [r7, #8]
 8004c7a:	4824      	ldr	r0, [pc, #144]	@ (8004d0c <HAL_RCC_GetSysClockFreq+0x100>)
 8004c7c:	f7fb fa4c 	bl	8000118 <__udivsi3>
 8004c80:	0003      	movs	r3, r0
 8004c82:	0019      	movs	r1, r3
 8004c84:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	0a1b      	lsrs	r3, r3, #8
 8004c8a:	227f      	movs	r2, #127	@ 0x7f
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	434b      	muls	r3, r1
 8004c90:	617b      	str	r3, [r7, #20]
        break;
 8004c92:	e00d      	b.n	8004cb0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004c94:	68b9      	ldr	r1, [r7, #8]
 8004c96:	481c      	ldr	r0, [pc, #112]	@ (8004d08 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004c98:	f7fb fa3e 	bl	8000118 <__udivsi3>
 8004c9c:	0003      	movs	r3, r0
 8004c9e:	0019      	movs	r1, r3
 8004ca0:	4b18      	ldr	r3, [pc, #96]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	0a1b      	lsrs	r3, r3, #8
 8004ca6:	227f      	movs	r2, #127	@ 0x7f
 8004ca8:	4013      	ands	r3, r2
 8004caa:	434b      	muls	r3, r1
 8004cac:	617b      	str	r3, [r7, #20]
        break;
 8004cae:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004cb0:	4b14      	ldr	r3, [pc, #80]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	0f5b      	lsrs	r3, r3, #29
 8004cb6:	2207      	movs	r2, #7
 8004cb8:	4013      	ands	r3, r2
 8004cba:	3301      	adds	r3, #1
 8004cbc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004cbe:	6879      	ldr	r1, [r7, #4]
 8004cc0:	6978      	ldr	r0, [r7, #20]
 8004cc2:	f7fb fa29 	bl	8000118 <__udivsi3>
 8004cc6:	0003      	movs	r3, r0
 8004cc8:	613b      	str	r3, [r7, #16]
 8004cca:	e015      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2238      	movs	r2, #56	@ 0x38
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	2b20      	cmp	r3, #32
 8004cd6:	d103      	bne.n	8004ce0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004cd8:	2380      	movs	r3, #128	@ 0x80
 8004cda:	021b      	lsls	r3, r3, #8
 8004cdc:	613b      	str	r3, [r7, #16]
 8004cde:	e00b      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004ce0:	4b08      	ldr	r3, [pc, #32]	@ (8004d04 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	2238      	movs	r2, #56	@ 0x38
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	2b18      	cmp	r3, #24
 8004cea:	d103      	bne.n	8004cf4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004cec:	23fa      	movs	r3, #250	@ 0xfa
 8004cee:	01db      	lsls	r3, r3, #7
 8004cf0:	613b      	str	r3, [r7, #16]
 8004cf2:	e001      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004cf8:	693b      	ldr	r3, [r7, #16]
}
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	b006      	add	sp, #24
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	40021000 	.word	0x40021000
 8004d08:	00f42400 	.word	0x00f42400
 8004d0c:	007a1200 	.word	0x007a1200

08004d10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d14:	4b02      	ldr	r3, [pc, #8]	@ (8004d20 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d16:	681b      	ldr	r3, [r3, #0]
}
 8004d18:	0018      	movs	r0, r3
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	46c0      	nop			@ (mov r8, r8)
 8004d20:	20000008 	.word	0x20000008

08004d24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d24:	b5b0      	push	{r4, r5, r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004d28:	f7ff fff2 	bl	8004d10 <HAL_RCC_GetHCLKFreq>
 8004d2c:	0004      	movs	r4, r0
 8004d2e:	f7ff faf9 	bl	8004324 <LL_RCC_GetAPB1Prescaler>
 8004d32:	0003      	movs	r3, r0
 8004d34:	0b1a      	lsrs	r2, r3, #12
 8004d36:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d38:	0092      	lsls	r2, r2, #2
 8004d3a:	58d3      	ldr	r3, [r2, r3]
 8004d3c:	221f      	movs	r2, #31
 8004d3e:	4013      	ands	r3, r2
 8004d40:	40dc      	lsrs	r4, r3
 8004d42:	0023      	movs	r3, r4
}
 8004d44:	0018      	movs	r0, r3
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bdb0      	pop	{r4, r5, r7, pc}
 8004d4a:	46c0      	nop			@ (mov r8, r8)
 8004d4c:	0800d6dc 	.word	0x0800d6dc

08004d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004d58:	2313      	movs	r3, #19
 8004d5a:	18fb      	adds	r3, r7, r3
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d60:	2312      	movs	r3, #18
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	2200      	movs	r2, #0
 8004d66:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	2380      	movs	r3, #128	@ 0x80
 8004d6e:	029b      	lsls	r3, r3, #10
 8004d70:	4013      	ands	r3, r2
 8004d72:	d100      	bne.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004d74:	e0ad      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d76:	2011      	movs	r0, #17
 8004d78:	183b      	adds	r3, r7, r0
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d7e:	4b47      	ldr	r3, [pc, #284]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d82:	2380      	movs	r3, #128	@ 0x80
 8004d84:	055b      	lsls	r3, r3, #21
 8004d86:	4013      	ands	r3, r2
 8004d88:	d110      	bne.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d8a:	4b44      	ldr	r3, [pc, #272]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d8e:	4b43      	ldr	r3, [pc, #268]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d90:	2180      	movs	r1, #128	@ 0x80
 8004d92:	0549      	lsls	r1, r1, #21
 8004d94:	430a      	orrs	r2, r1
 8004d96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d98:	4b40      	ldr	r3, [pc, #256]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004d9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d9c:	2380      	movs	r3, #128	@ 0x80
 8004d9e:	055b      	lsls	r3, r3, #21
 8004da0:	4013      	ands	r3, r2
 8004da2:	60bb      	str	r3, [r7, #8]
 8004da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004da6:	183b      	adds	r3, r7, r0
 8004da8:	2201      	movs	r2, #1
 8004daa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dac:	4b3c      	ldr	r3, [pc, #240]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004db2:	2180      	movs	r1, #128	@ 0x80
 8004db4:	0049      	lsls	r1, r1, #1
 8004db6:	430a      	orrs	r2, r1
 8004db8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004dba:	f7fc fc59 	bl	8001670 <HAL_GetTick>
 8004dbe:	0003      	movs	r3, r0
 8004dc0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dc2:	e00b      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dc4:	f7fc fc54 	bl	8001670 <HAL_GetTick>
 8004dc8:	0002      	movs	r2, r0
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d904      	bls.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004dd2:	2313      	movs	r3, #19
 8004dd4:	18fb      	adds	r3, r7, r3
 8004dd6:	2203      	movs	r2, #3
 8004dd8:	701a      	strb	r2, [r3, #0]
        break;
 8004dda:	e005      	b.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ddc:	4b30      	ldr	r3, [pc, #192]	@ (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	2380      	movs	r3, #128	@ 0x80
 8004de2:	005b      	lsls	r3, r3, #1
 8004de4:	4013      	ands	r3, r2
 8004de6:	d0ed      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004de8:	2313      	movs	r3, #19
 8004dea:	18fb      	adds	r3, r7, r3
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d15e      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004df2:	4b2a      	ldr	r3, [pc, #168]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004df4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004df6:	23c0      	movs	r3, #192	@ 0xc0
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d019      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d014      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e0e:	4b23      	ldr	r3, [pc, #140]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e12:	4a24      	ldr	r2, [pc, #144]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004e14:	4013      	ands	r3, r2
 8004e16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e18:	4b20      	ldr	r3, [pc, #128]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e1e:	2180      	movs	r1, #128	@ 0x80
 8004e20:	0249      	lsls	r1, r1, #9
 8004e22:	430a      	orrs	r2, r1
 8004e24:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e26:	4b1d      	ldr	r3, [pc, #116]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e2c:	491e      	ldr	r1, [pc, #120]	@ (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004e2e:	400a      	ands	r2, r1
 8004e30:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e32:	4b1a      	ldr	r3, [pc, #104]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	d016      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e40:	f7fc fc16 	bl	8001670 <HAL_GetTick>
 8004e44:	0003      	movs	r3, r0
 8004e46:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e48:	e00c      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e4a:	f7fc fc11 	bl	8001670 <HAL_GetTick>
 8004e4e:	0002      	movs	r2, r0
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	4a15      	ldr	r2, [pc, #84]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d904      	bls.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004e5a:	2313      	movs	r3, #19
 8004e5c:	18fb      	adds	r3, r7, r3
 8004e5e:	2203      	movs	r2, #3
 8004e60:	701a      	strb	r2, [r3, #0]
            break;
 8004e62:	e004      	b.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e64:	4b0d      	ldr	r3, [pc, #52]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e68:	2202      	movs	r2, #2
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	d0ed      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004e6e:	2313      	movs	r3, #19
 8004e70:	18fb      	adds	r3, r7, r3
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10a      	bne.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e78:	4b08      	ldr	r3, [pc, #32]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7c:	4a09      	ldr	r2, [pc, #36]	@ (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004e7e:	4013      	ands	r3, r2
 8004e80:	0019      	movs	r1, r3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e86:	4b05      	ldr	r3, [pc, #20]	@ (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e8c:	e016      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e8e:	2312      	movs	r3, #18
 8004e90:	18fb      	adds	r3, r7, r3
 8004e92:	2213      	movs	r2, #19
 8004e94:	18ba      	adds	r2, r7, r2
 8004e96:	7812      	ldrb	r2, [r2, #0]
 8004e98:	701a      	strb	r2, [r3, #0]
 8004e9a:	e00f      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40007000 	.word	0x40007000
 8004ea4:	fffffcff 	.word	0xfffffcff
 8004ea8:	fffeffff 	.word	0xfffeffff
 8004eac:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb0:	2312      	movs	r3, #18
 8004eb2:	18fb      	adds	r3, r7, r3
 8004eb4:	2213      	movs	r2, #19
 8004eb6:	18ba      	adds	r2, r7, r2
 8004eb8:	7812      	ldrb	r2, [r2, #0]
 8004eba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ebc:	2311      	movs	r3, #17
 8004ebe:	18fb      	adds	r3, r7, r3
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d105      	bne.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ec6:	4bb6      	ldr	r3, [pc, #728]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ec8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004eca:	4bb5      	ldr	r3, [pc, #724]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ecc:	49b5      	ldr	r1, [pc, #724]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004ece:	400a      	ands	r2, r1
 8004ed0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	4013      	ands	r3, r2
 8004eda:	d009      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004edc:	4bb0      	ldr	r3, [pc, #704]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee0:	2203      	movs	r2, #3
 8004ee2:	4393      	bics	r3, r2
 8004ee4:	0019      	movs	r1, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	4bad      	ldr	r3, [pc, #692]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eec:	430a      	orrs	r2, r1
 8004eee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2202      	movs	r2, #2
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	d009      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004efa:	4ba9      	ldr	r3, [pc, #676]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efe:	220c      	movs	r2, #12
 8004f00:	4393      	bics	r3, r2
 8004f02:	0019      	movs	r1, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	4ba5      	ldr	r3, [pc, #660]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	2204      	movs	r2, #4
 8004f14:	4013      	ands	r3, r2
 8004f16:	d009      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f18:	4ba1      	ldr	r3, [pc, #644]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1c:	2230      	movs	r2, #48	@ 0x30
 8004f1e:	4393      	bics	r3, r2
 8004f20:	0019      	movs	r1, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	68da      	ldr	r2, [r3, #12]
 8004f26:	4b9e      	ldr	r3, [pc, #632]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2210      	movs	r2, #16
 8004f32:	4013      	ands	r3, r2
 8004f34:	d009      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f36:	4b9a      	ldr	r3, [pc, #616]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f3a:	4a9b      	ldr	r2, [pc, #620]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	0019      	movs	r1, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	691a      	ldr	r2, [r3, #16]
 8004f44:	4b96      	ldr	r3, [pc, #600]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f46:	430a      	orrs	r2, r1
 8004f48:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	2380      	movs	r3, #128	@ 0x80
 8004f50:	015b      	lsls	r3, r3, #5
 8004f52:	4013      	ands	r3, r2
 8004f54:	d009      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004f56:	4b92      	ldr	r3, [pc, #584]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f5a:	4a94      	ldr	r2, [pc, #592]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	0019      	movs	r1, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	695a      	ldr	r2, [r3, #20]
 8004f64:	4b8e      	ldr	r3, [pc, #568]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f66:	430a      	orrs	r2, r1
 8004f68:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	2380      	movs	r3, #128	@ 0x80
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	4013      	ands	r3, r2
 8004f74:	d009      	beq.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f76:	4b8a      	ldr	r3, [pc, #552]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7a:	4a8d      	ldr	r2, [pc, #564]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	0019      	movs	r1, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f84:	4b86      	ldr	r3, [pc, #536]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f86:	430a      	orrs	r2, r1
 8004f88:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	2380      	movs	r3, #128	@ 0x80
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	4013      	ands	r3, r2
 8004f94:	d009      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f96:	4b82      	ldr	r3, [pc, #520]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9a:	4a86      	ldr	r2, [pc, #536]	@ (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	0019      	movs	r1, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa4:	4b7e      	ldr	r3, [pc, #504]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	d009      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fb4:	4b7a      	ldr	r3, [pc, #488]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb8:	4a7f      	ldr	r2, [pc, #508]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004fba:	4013      	ands	r3, r2
 8004fbc:	0019      	movs	r1, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	4b77      	ldr	r3, [pc, #476]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2240      	movs	r2, #64	@ 0x40
 8004fce:	4013      	ands	r3, r2
 8004fd0:	d009      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fd2:	4b73      	ldr	r3, [pc, #460]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd6:	4a79      	ldr	r2, [pc, #484]	@ (80051bc <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	0019      	movs	r1, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	4b6f      	ldr	r3, [pc, #444]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	2380      	movs	r3, #128	@ 0x80
 8004fec:	01db      	lsls	r3, r3, #7
 8004fee:	4013      	ands	r3, r2
 8004ff0:	d015      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ff2:	4b6b      	ldr	r3, [pc, #428]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	0899      	lsrs	r1, r3, #2
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ffe:	4b68      	ldr	r3, [pc, #416]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005000:	430a      	orrs	r2, r1
 8005002:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005008:	2380      	movs	r3, #128	@ 0x80
 800500a:	05db      	lsls	r3, r3, #23
 800500c:	429a      	cmp	r2, r3
 800500e:	d106      	bne.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005010:	4b63      	ldr	r3, [pc, #396]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005012:	68da      	ldr	r2, [r3, #12]
 8005014:	4b62      	ldr	r3, [pc, #392]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005016:	2180      	movs	r1, #128	@ 0x80
 8005018:	0249      	lsls	r1, r1, #9
 800501a:	430a      	orrs	r2, r1
 800501c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	2380      	movs	r3, #128	@ 0x80
 8005024:	031b      	lsls	r3, r3, #12
 8005026:	4013      	ands	r3, r2
 8005028:	d009      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800502a:	4b5d      	ldr	r3, [pc, #372]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800502c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800502e:	2240      	movs	r2, #64	@ 0x40
 8005030:	4393      	bics	r3, r2
 8005032:	0019      	movs	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005038:	4b59      	ldr	r3, [pc, #356]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800503a:	430a      	orrs	r2, r1
 800503c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	2380      	movs	r3, #128	@ 0x80
 8005044:	039b      	lsls	r3, r3, #14
 8005046:	4013      	ands	r3, r2
 8005048:	d016      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800504a:	4b55      	ldr	r3, [pc, #340]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800504c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800504e:	4a5c      	ldr	r2, [pc, #368]	@ (80051c0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005050:	4013      	ands	r3, r2
 8005052:	0019      	movs	r1, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005058:	4b51      	ldr	r3, [pc, #324]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800505a:	430a      	orrs	r2, r1
 800505c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005062:	2380      	movs	r3, #128	@ 0x80
 8005064:	03db      	lsls	r3, r3, #15
 8005066:	429a      	cmp	r2, r3
 8005068:	d106      	bne.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800506a:	4b4d      	ldr	r3, [pc, #308]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	4b4c      	ldr	r3, [pc, #304]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005070:	2180      	movs	r1, #128	@ 0x80
 8005072:	0449      	lsls	r1, r1, #17
 8005074:	430a      	orrs	r2, r1
 8005076:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	2380      	movs	r3, #128	@ 0x80
 800507e:	03db      	lsls	r3, r3, #15
 8005080:	4013      	ands	r3, r2
 8005082:	d016      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005084:	4b46      	ldr	r3, [pc, #280]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005088:	4a4e      	ldr	r2, [pc, #312]	@ (80051c4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800508a:	4013      	ands	r3, r2
 800508c:	0019      	movs	r1, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005092:	4b43      	ldr	r3, [pc, #268]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005094:	430a      	orrs	r2, r1
 8005096:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800509c:	2380      	movs	r3, #128	@ 0x80
 800509e:	045b      	lsls	r3, r3, #17
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d106      	bne.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80050a4:	4b3e      	ldr	r3, [pc, #248]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050a6:	68da      	ldr	r2, [r3, #12]
 80050a8:	4b3d      	ldr	r3, [pc, #244]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050aa:	2180      	movs	r1, #128	@ 0x80
 80050ac:	0449      	lsls	r1, r1, #17
 80050ae:	430a      	orrs	r2, r1
 80050b0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	2380      	movs	r3, #128	@ 0x80
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	4013      	ands	r3, r2
 80050bc:	d014      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80050be:	4b38      	ldr	r3, [pc, #224]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050c2:	2203      	movs	r2, #3
 80050c4:	4393      	bics	r3, r2
 80050c6:	0019      	movs	r1, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a1a      	ldr	r2, [r3, #32]
 80050cc:	4b34      	ldr	r3, [pc, #208]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050ce:	430a      	orrs	r2, r1
 80050d0:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d106      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80050da:	4b31      	ldr	r3, [pc, #196]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	4b30      	ldr	r3, [pc, #192]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050e0:	2180      	movs	r1, #128	@ 0x80
 80050e2:	0249      	lsls	r1, r1, #9
 80050e4:	430a      	orrs	r2, r1
 80050e6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	2380      	movs	r3, #128	@ 0x80
 80050ee:	019b      	lsls	r3, r3, #6
 80050f0:	4013      	ands	r3, r2
 80050f2:	d014      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80050f4:	4b2a      	ldr	r3, [pc, #168]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80050f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f8:	220c      	movs	r2, #12
 80050fa:	4393      	bics	r3, r2
 80050fc:	0019      	movs	r1, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005102:	4b27      	ldr	r3, [pc, #156]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005104:	430a      	orrs	r2, r1
 8005106:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510c:	2b04      	cmp	r3, #4
 800510e:	d106      	bne.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005110:	4b23      	ldr	r3, [pc, #140]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005112:	68da      	ldr	r2, [r3, #12]
 8005114:	4b22      	ldr	r3, [pc, #136]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005116:	2180      	movs	r1, #128	@ 0x80
 8005118:	0249      	lsls	r1, r1, #9
 800511a:	430a      	orrs	r2, r1
 800511c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	2380      	movs	r3, #128	@ 0x80
 8005124:	045b      	lsls	r3, r3, #17
 8005126:	4013      	ands	r3, r2
 8005128:	d016      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800512a:	4b1d      	ldr	r3, [pc, #116]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800512c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800512e:	4a22      	ldr	r2, [pc, #136]	@ (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005130:	4013      	ands	r3, r2
 8005132:	0019      	movs	r1, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005138:	4b19      	ldr	r3, [pc, #100]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800513a:	430a      	orrs	r2, r1
 800513c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005142:	2380      	movs	r3, #128	@ 0x80
 8005144:	019b      	lsls	r3, r3, #6
 8005146:	429a      	cmp	r2, r3
 8005148:	d106      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800514a:	4b15      	ldr	r3, [pc, #84]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800514c:	68da      	ldr	r2, [r3, #12]
 800514e:	4b14      	ldr	r3, [pc, #80]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005150:	2180      	movs	r1, #128	@ 0x80
 8005152:	0449      	lsls	r1, r1, #17
 8005154:	430a      	orrs	r2, r1
 8005156:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	2380      	movs	r3, #128	@ 0x80
 800515e:	049b      	lsls	r3, r3, #18
 8005160:	4013      	ands	r3, r2
 8005162:	d016      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005164:	4b0e      	ldr	r3, [pc, #56]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005168:	4a10      	ldr	r2, [pc, #64]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800516a:	4013      	ands	r3, r2
 800516c:	0019      	movs	r1, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005172:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005174:	430a      	orrs	r2, r1
 8005176:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800517c:	2380      	movs	r3, #128	@ 0x80
 800517e:	005b      	lsls	r3, r3, #1
 8005180:	429a      	cmp	r2, r3
 8005182:	d106      	bne.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005184:	4b06      	ldr	r3, [pc, #24]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	4b05      	ldr	r3, [pc, #20]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800518a:	2180      	movs	r1, #128	@ 0x80
 800518c:	0449      	lsls	r1, r1, #17
 800518e:	430a      	orrs	r2, r1
 8005190:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005192:	2312      	movs	r3, #18
 8005194:	18fb      	adds	r3, r7, r3
 8005196:	781b      	ldrb	r3, [r3, #0]
}
 8005198:	0018      	movs	r0, r3
 800519a:	46bd      	mov	sp, r7
 800519c:	b006      	add	sp, #24
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40021000 	.word	0x40021000
 80051a4:	efffffff 	.word	0xefffffff
 80051a8:	fffff3ff 	.word	0xfffff3ff
 80051ac:	fffffcff 	.word	0xfffffcff
 80051b0:	fff3ffff 	.word	0xfff3ffff
 80051b4:	ffcfffff 	.word	0xffcfffff
 80051b8:	ffffcfff 	.word	0xffffcfff
 80051bc:	ffff3fff 	.word	0xffff3fff
 80051c0:	ffbfffff 	.word	0xffbfffff
 80051c4:	feffffff 	.word	0xfeffffff

080051c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e0a8      	b.n	800532c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d109      	bne.n	80051f6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	2382      	movs	r3, #130	@ 0x82
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d009      	beq.n	8005202 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	61da      	str	r2, [r3, #28]
 80051f4:	e005      	b.n	8005202 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	225d      	movs	r2, #93	@ 0x5d
 800520c:	5c9b      	ldrb	r3, [r3, r2]
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d107      	bne.n	8005224 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	225c      	movs	r2, #92	@ 0x5c
 8005218:	2100      	movs	r1, #0
 800521a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	0018      	movs	r0, r3
 8005220:	f7fb febe 	bl	8000fa0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	225d      	movs	r2, #93	@ 0x5d
 8005228:	2102      	movs	r1, #2
 800522a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2140      	movs	r1, #64	@ 0x40
 8005238:	438a      	bics	r2, r1
 800523a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	23e0      	movs	r3, #224	@ 0xe0
 8005242:	00db      	lsls	r3, r3, #3
 8005244:	429a      	cmp	r2, r3
 8005246:	d902      	bls.n	800524e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005248:	2300      	movs	r3, #0
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	e002      	b.n	8005254 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800524e:	2380      	movs	r3, #128	@ 0x80
 8005250:	015b      	lsls	r3, r3, #5
 8005252:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	23f0      	movs	r3, #240	@ 0xf0
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	429a      	cmp	r2, r3
 800525e:	d008      	beq.n	8005272 <HAL_SPI_Init+0xaa>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68da      	ldr	r2, [r3, #12]
 8005264:	23e0      	movs	r3, #224	@ 0xe0
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	429a      	cmp	r2, r3
 800526a:	d002      	beq.n	8005272 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	2382      	movs	r3, #130	@ 0x82
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	401a      	ands	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6899      	ldr	r1, [r3, #8]
 8005280:	2384      	movs	r3, #132	@ 0x84
 8005282:	021b      	lsls	r3, r3, #8
 8005284:	400b      	ands	r3, r1
 8005286:	431a      	orrs	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	2102      	movs	r1, #2
 800528e:	400b      	ands	r3, r1
 8005290:	431a      	orrs	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	2101      	movs	r1, #1
 8005298:	400b      	ands	r3, r1
 800529a:	431a      	orrs	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6999      	ldr	r1, [r3, #24]
 80052a0:	2380      	movs	r3, #128	@ 0x80
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	400b      	ands	r3, r1
 80052a6:	431a      	orrs	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	69db      	ldr	r3, [r3, #28]
 80052ac:	2138      	movs	r1, #56	@ 0x38
 80052ae:	400b      	ands	r3, r1
 80052b0:	431a      	orrs	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	2180      	movs	r1, #128	@ 0x80
 80052b8:	400b      	ands	r3, r1
 80052ba:	431a      	orrs	r2, r3
 80052bc:	0011      	movs	r1, r2
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052c2:	2380      	movs	r3, #128	@ 0x80
 80052c4:	019b      	lsls	r3, r3, #6
 80052c6:	401a      	ands	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	0c1b      	lsrs	r3, r3, #16
 80052d6:	2204      	movs	r2, #4
 80052d8:	401a      	ands	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052de:	2110      	movs	r1, #16
 80052e0:	400b      	ands	r3, r1
 80052e2:	431a      	orrs	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052e8:	2108      	movs	r1, #8
 80052ea:	400b      	ands	r3, r1
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68d9      	ldr	r1, [r3, #12]
 80052f2:	23f0      	movs	r3, #240	@ 0xf0
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	400b      	ands	r3, r1
 80052f8:	431a      	orrs	r2, r3
 80052fa:	0011      	movs	r1, r2
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	2380      	movs	r3, #128	@ 0x80
 8005300:	015b      	lsls	r3, r3, #5
 8005302:	401a      	ands	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	69da      	ldr	r2, [r3, #28]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4907      	ldr	r1, [pc, #28]	@ (8005334 <HAL_SPI_Init+0x16c>)
 8005318:	400a      	ands	r2, r1
 800531a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	225d      	movs	r2, #93	@ 0x5d
 8005326:	2101      	movs	r1, #1
 8005328:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	0018      	movs	r0, r3
 800532e:	46bd      	mov	sp, r7
 8005330:	b004      	add	sp, #16
 8005332:	bd80      	pop	{r7, pc}
 8005334:	fffff7ff 	.word	0xfffff7ff

08005338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e04a      	b.n	80053e0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	223d      	movs	r2, #61	@ 0x3d
 800534e:	5c9b      	ldrb	r3, [r3, r2]
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d107      	bne.n	8005366 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	223c      	movs	r2, #60	@ 0x3c
 800535a:	2100      	movs	r1, #0
 800535c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	0018      	movs	r0, r3
 8005362:	f7fb fe97 	bl	8001094 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	223d      	movs	r2, #61	@ 0x3d
 800536a:	2102      	movs	r1, #2
 800536c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	3304      	adds	r3, #4
 8005376:	0019      	movs	r1, r3
 8005378:	0010      	movs	r0, r2
 800537a:	f000 fb5b 	bl	8005a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2248      	movs	r2, #72	@ 0x48
 8005382:	2101      	movs	r1, #1
 8005384:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	223e      	movs	r2, #62	@ 0x3e
 800538a:	2101      	movs	r1, #1
 800538c:	5499      	strb	r1, [r3, r2]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	223f      	movs	r2, #63	@ 0x3f
 8005392:	2101      	movs	r1, #1
 8005394:	5499      	strb	r1, [r3, r2]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2240      	movs	r2, #64	@ 0x40
 800539a:	2101      	movs	r1, #1
 800539c:	5499      	strb	r1, [r3, r2]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2241      	movs	r2, #65	@ 0x41
 80053a2:	2101      	movs	r1, #1
 80053a4:	5499      	strb	r1, [r3, r2]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2242      	movs	r2, #66	@ 0x42
 80053aa:	2101      	movs	r1, #1
 80053ac:	5499      	strb	r1, [r3, r2]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2243      	movs	r2, #67	@ 0x43
 80053b2:	2101      	movs	r1, #1
 80053b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2244      	movs	r2, #68	@ 0x44
 80053ba:	2101      	movs	r1, #1
 80053bc:	5499      	strb	r1, [r3, r2]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2245      	movs	r2, #69	@ 0x45
 80053c2:	2101      	movs	r1, #1
 80053c4:	5499      	strb	r1, [r3, r2]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2246      	movs	r2, #70	@ 0x46
 80053ca:	2101      	movs	r1, #1
 80053cc:	5499      	strb	r1, [r3, r2]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2247      	movs	r2, #71	@ 0x47
 80053d2:	2101      	movs	r1, #1
 80053d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	223d      	movs	r2, #61	@ 0x3d
 80053da:	2101      	movs	r1, #1
 80053dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053de:	2300      	movs	r3, #0
}
 80053e0:	0018      	movs	r0, r3
 80053e2:	46bd      	mov	sp, r7
 80053e4:	b002      	add	sp, #8
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e04a      	b.n	8005490 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	223d      	movs	r2, #61	@ 0x3d
 80053fe:	5c9b      	ldrb	r3, [r3, r2]
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d107      	bne.n	8005416 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	223c      	movs	r2, #60	@ 0x3c
 800540a:	2100      	movs	r1, #0
 800540c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	0018      	movs	r0, r3
 8005412:	f000 f841 	bl	8005498 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	223d      	movs	r2, #61	@ 0x3d
 800541a:	2102      	movs	r1, #2
 800541c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	3304      	adds	r3, #4
 8005426:	0019      	movs	r1, r3
 8005428:	0010      	movs	r0, r2
 800542a:	f000 fb03 	bl	8005a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2248      	movs	r2, #72	@ 0x48
 8005432:	2101      	movs	r1, #1
 8005434:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	223e      	movs	r2, #62	@ 0x3e
 800543a:	2101      	movs	r1, #1
 800543c:	5499      	strb	r1, [r3, r2]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	223f      	movs	r2, #63	@ 0x3f
 8005442:	2101      	movs	r1, #1
 8005444:	5499      	strb	r1, [r3, r2]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2240      	movs	r2, #64	@ 0x40
 800544a:	2101      	movs	r1, #1
 800544c:	5499      	strb	r1, [r3, r2]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2241      	movs	r2, #65	@ 0x41
 8005452:	2101      	movs	r1, #1
 8005454:	5499      	strb	r1, [r3, r2]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2242      	movs	r2, #66	@ 0x42
 800545a:	2101      	movs	r1, #1
 800545c:	5499      	strb	r1, [r3, r2]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2243      	movs	r2, #67	@ 0x43
 8005462:	2101      	movs	r1, #1
 8005464:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2244      	movs	r2, #68	@ 0x44
 800546a:	2101      	movs	r1, #1
 800546c:	5499      	strb	r1, [r3, r2]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2245      	movs	r2, #69	@ 0x45
 8005472:	2101      	movs	r1, #1
 8005474:	5499      	strb	r1, [r3, r2]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2246      	movs	r2, #70	@ 0x46
 800547a:	2101      	movs	r1, #1
 800547c:	5499      	strb	r1, [r3, r2]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2247      	movs	r2, #71	@ 0x47
 8005482:	2101      	movs	r1, #1
 8005484:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	223d      	movs	r2, #61	@ 0x3d
 800548a:	2101      	movs	r1, #1
 800548c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	0018      	movs	r0, r3
 8005492:	46bd      	mov	sp, r7
 8005494:	b002      	add	sp, #8
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80054a0:	46c0      	nop			@ (mov r8, r8)
 80054a2:	46bd      	mov	sp, r7
 80054a4:	b002      	add	sp, #8
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d108      	bne.n	80054ca <HAL_TIM_PWM_Start+0x22>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	223e      	movs	r2, #62	@ 0x3e
 80054bc:	5c9b      	ldrb	r3, [r3, r2]
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	3b01      	subs	r3, #1
 80054c2:	1e5a      	subs	r2, r3, #1
 80054c4:	4193      	sbcs	r3, r2
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	e037      	b.n	800553a <HAL_TIM_PWM_Start+0x92>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b04      	cmp	r3, #4
 80054ce:	d108      	bne.n	80054e2 <HAL_TIM_PWM_Start+0x3a>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	223f      	movs	r2, #63	@ 0x3f
 80054d4:	5c9b      	ldrb	r3, [r3, r2]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	3b01      	subs	r3, #1
 80054da:	1e5a      	subs	r2, r3, #1
 80054dc:	4193      	sbcs	r3, r2
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	e02b      	b.n	800553a <HAL_TIM_PWM_Start+0x92>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b08      	cmp	r3, #8
 80054e6:	d108      	bne.n	80054fa <HAL_TIM_PWM_Start+0x52>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2240      	movs	r2, #64	@ 0x40
 80054ec:	5c9b      	ldrb	r3, [r3, r2]
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	3b01      	subs	r3, #1
 80054f2:	1e5a      	subs	r2, r3, #1
 80054f4:	4193      	sbcs	r3, r2
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	e01f      	b.n	800553a <HAL_TIM_PWM_Start+0x92>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b0c      	cmp	r3, #12
 80054fe:	d108      	bne.n	8005512 <HAL_TIM_PWM_Start+0x6a>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2241      	movs	r2, #65	@ 0x41
 8005504:	5c9b      	ldrb	r3, [r3, r2]
 8005506:	b2db      	uxtb	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	1e5a      	subs	r2, r3, #1
 800550c:	4193      	sbcs	r3, r2
 800550e:	b2db      	uxtb	r3, r3
 8005510:	e013      	b.n	800553a <HAL_TIM_PWM_Start+0x92>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b10      	cmp	r3, #16
 8005516:	d108      	bne.n	800552a <HAL_TIM_PWM_Start+0x82>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2242      	movs	r2, #66	@ 0x42
 800551c:	5c9b      	ldrb	r3, [r3, r2]
 800551e:	b2db      	uxtb	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	1e5a      	subs	r2, r3, #1
 8005524:	4193      	sbcs	r3, r2
 8005526:	b2db      	uxtb	r3, r3
 8005528:	e007      	b.n	800553a <HAL_TIM_PWM_Start+0x92>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2243      	movs	r2, #67	@ 0x43
 800552e:	5c9b      	ldrb	r3, [r3, r2]
 8005530:	b2db      	uxtb	r3, r3
 8005532:	3b01      	subs	r3, #1
 8005534:	1e5a      	subs	r2, r3, #1
 8005536:	4193      	sbcs	r3, r2
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e090      	b.n	8005664 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d104      	bne.n	8005552 <HAL_TIM_PWM_Start+0xaa>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	223e      	movs	r2, #62	@ 0x3e
 800554c:	2102      	movs	r1, #2
 800554e:	5499      	strb	r1, [r3, r2]
 8005550:	e023      	b.n	800559a <HAL_TIM_PWM_Start+0xf2>
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b04      	cmp	r3, #4
 8005556:	d104      	bne.n	8005562 <HAL_TIM_PWM_Start+0xba>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	223f      	movs	r2, #63	@ 0x3f
 800555c:	2102      	movs	r1, #2
 800555e:	5499      	strb	r1, [r3, r2]
 8005560:	e01b      	b.n	800559a <HAL_TIM_PWM_Start+0xf2>
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b08      	cmp	r3, #8
 8005566:	d104      	bne.n	8005572 <HAL_TIM_PWM_Start+0xca>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2240      	movs	r2, #64	@ 0x40
 800556c:	2102      	movs	r1, #2
 800556e:	5499      	strb	r1, [r3, r2]
 8005570:	e013      	b.n	800559a <HAL_TIM_PWM_Start+0xf2>
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	2b0c      	cmp	r3, #12
 8005576:	d104      	bne.n	8005582 <HAL_TIM_PWM_Start+0xda>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2241      	movs	r2, #65	@ 0x41
 800557c:	2102      	movs	r1, #2
 800557e:	5499      	strb	r1, [r3, r2]
 8005580:	e00b      	b.n	800559a <HAL_TIM_PWM_Start+0xf2>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b10      	cmp	r3, #16
 8005586:	d104      	bne.n	8005592 <HAL_TIM_PWM_Start+0xea>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2242      	movs	r2, #66	@ 0x42
 800558c:	2102      	movs	r1, #2
 800558e:	5499      	strb	r1, [r3, r2]
 8005590:	e003      	b.n	800559a <HAL_TIM_PWM_Start+0xf2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2243      	movs	r2, #67	@ 0x43
 8005596:	2102      	movs	r1, #2
 8005598:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6839      	ldr	r1, [r7, #0]
 80055a0:	2201      	movs	r2, #1
 80055a2:	0018      	movs	r0, r3
 80055a4:	f000 fe3e 	bl	8006224 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a2f      	ldr	r2, [pc, #188]	@ (800566c <HAL_TIM_PWM_Start+0x1c4>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d00e      	beq.n	80055d0 <HAL_TIM_PWM_Start+0x128>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005670 <HAL_TIM_PWM_Start+0x1c8>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d009      	beq.n	80055d0 <HAL_TIM_PWM_Start+0x128>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005674 <HAL_TIM_PWM_Start+0x1cc>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d004      	beq.n	80055d0 <HAL_TIM_PWM_Start+0x128>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a2b      	ldr	r2, [pc, #172]	@ (8005678 <HAL_TIM_PWM_Start+0x1d0>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d101      	bne.n	80055d4 <HAL_TIM_PWM_Start+0x12c>
 80055d0:	2301      	movs	r3, #1
 80055d2:	e000      	b.n	80055d6 <HAL_TIM_PWM_Start+0x12e>
 80055d4:	2300      	movs	r3, #0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d008      	beq.n	80055ec <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2180      	movs	r1, #128	@ 0x80
 80055e6:	0209      	lsls	r1, r1, #8
 80055e8:	430a      	orrs	r2, r1
 80055ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1e      	ldr	r2, [pc, #120]	@ (800566c <HAL_TIM_PWM_Start+0x1c4>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d014      	beq.n	8005620 <HAL_TIM_PWM_Start+0x178>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	2380      	movs	r3, #128	@ 0x80
 80055fc:	05db      	lsls	r3, r3, #23
 80055fe:	429a      	cmp	r2, r3
 8005600:	d00e      	beq.n	8005620 <HAL_TIM_PWM_Start+0x178>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a1d      	ldr	r2, [pc, #116]	@ (800567c <HAL_TIM_PWM_Start+0x1d4>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d009      	beq.n	8005620 <HAL_TIM_PWM_Start+0x178>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a1b      	ldr	r2, [pc, #108]	@ (8005680 <HAL_TIM_PWM_Start+0x1d8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d004      	beq.n	8005620 <HAL_TIM_PWM_Start+0x178>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a15      	ldr	r2, [pc, #84]	@ (8005670 <HAL_TIM_PWM_Start+0x1c8>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d116      	bne.n	800564e <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	4a17      	ldr	r2, [pc, #92]	@ (8005684 <HAL_TIM_PWM_Start+0x1dc>)
 8005628:	4013      	ands	r3, r2
 800562a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2b06      	cmp	r3, #6
 8005630:	d016      	beq.n	8005660 <HAL_TIM_PWM_Start+0x1b8>
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	2380      	movs	r3, #128	@ 0x80
 8005636:	025b      	lsls	r3, r3, #9
 8005638:	429a      	cmp	r2, r3
 800563a:	d011      	beq.n	8005660 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2101      	movs	r1, #1
 8005648:	430a      	orrs	r2, r1
 800564a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564c:	e008      	b.n	8005660 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2101      	movs	r1, #1
 800565a:	430a      	orrs	r2, r1
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e000      	b.n	8005662 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005660:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	0018      	movs	r0, r3
 8005666:	46bd      	mov	sp, r7
 8005668:	b004      	add	sp, #16
 800566a:	bd80      	pop	{r7, pc}
 800566c:	40012c00 	.word	0x40012c00
 8005670:	40014000 	.word	0x40014000
 8005674:	40014400 	.word	0x40014400
 8005678:	40014800 	.word	0x40014800
 800567c:	40000400 	.word	0x40000400
 8005680:	40000800 	.word	0x40000800
 8005684:	00010007 	.word	0x00010007

08005688 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b086      	sub	sp, #24
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005694:	2317      	movs	r3, #23
 8005696:	18fb      	adds	r3, r7, r3
 8005698:	2200      	movs	r2, #0
 800569a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	223c      	movs	r2, #60	@ 0x3c
 80056a0:	5c9b      	ldrb	r3, [r3, r2]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d101      	bne.n	80056aa <HAL_TIM_PWM_ConfigChannel+0x22>
 80056a6:	2302      	movs	r3, #2
 80056a8:	e0e5      	b.n	8005876 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	223c      	movs	r2, #60	@ 0x3c
 80056ae:	2101      	movs	r1, #1
 80056b0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b14      	cmp	r3, #20
 80056b6:	d900      	bls.n	80056ba <HAL_TIM_PWM_ConfigChannel+0x32>
 80056b8:	e0d1      	b.n	800585e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	009a      	lsls	r2, r3, #2
 80056be:	4b70      	ldr	r3, [pc, #448]	@ (8005880 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80056c0:	18d3      	adds	r3, r2, r3
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	0011      	movs	r1, r2
 80056ce:	0018      	movs	r0, r3
 80056d0:	f000 fa48 	bl	8005b64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699a      	ldr	r2, [r3, #24]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2108      	movs	r1, #8
 80056e0:	430a      	orrs	r2, r1
 80056e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699a      	ldr	r2, [r3, #24]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2104      	movs	r1, #4
 80056f0:	438a      	bics	r2, r1
 80056f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6999      	ldr	r1, [r3, #24]
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	691a      	ldr	r2, [r3, #16]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	619a      	str	r2, [r3, #24]
      break;
 8005706:	e0af      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	0011      	movs	r1, r2
 8005710:	0018      	movs	r0, r3
 8005712:	f000 fab1 	bl	8005c78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	699a      	ldr	r2, [r3, #24]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2180      	movs	r1, #128	@ 0x80
 8005722:	0109      	lsls	r1, r1, #4
 8005724:	430a      	orrs	r2, r1
 8005726:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699a      	ldr	r2, [r3, #24]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4954      	ldr	r1, [pc, #336]	@ (8005884 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005734:	400a      	ands	r2, r1
 8005736:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6999      	ldr	r1, [r3, #24]
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	021a      	lsls	r2, r3, #8
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	430a      	orrs	r2, r1
 800574a:	619a      	str	r2, [r3, #24]
      break;
 800574c:	e08c      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	0011      	movs	r1, r2
 8005756:	0018      	movs	r0, r3
 8005758:	f000 fb12 	bl	8005d80 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	69da      	ldr	r2, [r3, #28]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2108      	movs	r1, #8
 8005768:	430a      	orrs	r2, r1
 800576a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	69da      	ldr	r2, [r3, #28]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2104      	movs	r1, #4
 8005778:	438a      	bics	r2, r1
 800577a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	69d9      	ldr	r1, [r3, #28]
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	691a      	ldr	r2, [r3, #16]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	430a      	orrs	r2, r1
 800578c:	61da      	str	r2, [r3, #28]
      break;
 800578e:	e06b      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68ba      	ldr	r2, [r7, #8]
 8005796:	0011      	movs	r1, r2
 8005798:	0018      	movs	r0, r3
 800579a:	f000 fb79 	bl	8005e90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	69da      	ldr	r2, [r3, #28]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2180      	movs	r1, #128	@ 0x80
 80057aa:	0109      	lsls	r1, r1, #4
 80057ac:	430a      	orrs	r2, r1
 80057ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	69da      	ldr	r2, [r3, #28]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4932      	ldr	r1, [pc, #200]	@ (8005884 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80057bc:	400a      	ands	r2, r1
 80057be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	69d9      	ldr	r1, [r3, #28]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	021a      	lsls	r2, r3, #8
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	61da      	str	r2, [r3, #28]
      break;
 80057d4:	e048      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	0011      	movs	r1, r2
 80057de:	0018      	movs	r0, r3
 80057e0:	f000 fbc0 	bl	8005f64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2108      	movs	r1, #8
 80057f0:	430a      	orrs	r2, r1
 80057f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2104      	movs	r1, #4
 8005800:	438a      	bics	r2, r1
 8005802:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	691a      	ldr	r2, [r3, #16]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005816:	e027      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	0011      	movs	r1, r2
 8005820:	0018      	movs	r0, r3
 8005822:	f000 fbff 	bl	8006024 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2180      	movs	r1, #128	@ 0x80
 8005832:	0109      	lsls	r1, r1, #4
 8005834:	430a      	orrs	r2, r1
 8005836:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4910      	ldr	r1, [pc, #64]	@ (8005884 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005844:	400a      	ands	r2, r1
 8005846:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	021a      	lsls	r2, r3, #8
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800585c:	e004      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800585e:	2317      	movs	r3, #23
 8005860:	18fb      	adds	r3, r7, r3
 8005862:	2201      	movs	r2, #1
 8005864:	701a      	strb	r2, [r3, #0]
      break;
 8005866:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	223c      	movs	r2, #60	@ 0x3c
 800586c:	2100      	movs	r1, #0
 800586e:	5499      	strb	r1, [r3, r2]

  return status;
 8005870:	2317      	movs	r3, #23
 8005872:	18fb      	adds	r3, r7, r3
 8005874:	781b      	ldrb	r3, [r3, #0]
}
 8005876:	0018      	movs	r0, r3
 8005878:	46bd      	mov	sp, r7
 800587a:	b006      	add	sp, #24
 800587c:	bd80      	pop	{r7, pc}
 800587e:	46c0      	nop			@ (mov r8, r8)
 8005880:	0800d6fc 	.word	0x0800d6fc
 8005884:	fffffbff 	.word	0xfffffbff

08005888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005892:	230f      	movs	r3, #15
 8005894:	18fb      	adds	r3, r7, r3
 8005896:	2200      	movs	r2, #0
 8005898:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	223c      	movs	r2, #60	@ 0x3c
 800589e:	5c9b      	ldrb	r3, [r3, r2]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d101      	bne.n	80058a8 <HAL_TIM_ConfigClockSource+0x20>
 80058a4:	2302      	movs	r3, #2
 80058a6:	e0bc      	b.n	8005a22 <HAL_TIM_ConfigClockSource+0x19a>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	223c      	movs	r2, #60	@ 0x3c
 80058ac:	2101      	movs	r1, #1
 80058ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	223d      	movs	r2, #61	@ 0x3d
 80058b4:	2102      	movs	r1, #2
 80058b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	4a5a      	ldr	r2, [pc, #360]	@ (8005a2c <HAL_TIM_ConfigClockSource+0x1a4>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4a59      	ldr	r2, [pc, #356]	@ (8005a30 <HAL_TIM_ConfigClockSource+0x1a8>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	68ba      	ldr	r2, [r7, #8]
 80058d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2280      	movs	r2, #128	@ 0x80
 80058de:	0192      	lsls	r2, r2, #6
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d040      	beq.n	8005966 <HAL_TIM_ConfigClockSource+0xde>
 80058e4:	2280      	movs	r2, #128	@ 0x80
 80058e6:	0192      	lsls	r2, r2, #6
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d900      	bls.n	80058ee <HAL_TIM_ConfigClockSource+0x66>
 80058ec:	e088      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 80058ee:	2280      	movs	r2, #128	@ 0x80
 80058f0:	0152      	lsls	r2, r2, #5
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d100      	bne.n	80058f8 <HAL_TIM_ConfigClockSource+0x70>
 80058f6:	e088      	b.n	8005a0a <HAL_TIM_ConfigClockSource+0x182>
 80058f8:	2280      	movs	r2, #128	@ 0x80
 80058fa:	0152      	lsls	r2, r2, #5
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d900      	bls.n	8005902 <HAL_TIM_ConfigClockSource+0x7a>
 8005900:	e07e      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 8005902:	2b70      	cmp	r3, #112	@ 0x70
 8005904:	d018      	beq.n	8005938 <HAL_TIM_ConfigClockSource+0xb0>
 8005906:	d900      	bls.n	800590a <HAL_TIM_ConfigClockSource+0x82>
 8005908:	e07a      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 800590a:	2b60      	cmp	r3, #96	@ 0x60
 800590c:	d04f      	beq.n	80059ae <HAL_TIM_ConfigClockSource+0x126>
 800590e:	d900      	bls.n	8005912 <HAL_TIM_ConfigClockSource+0x8a>
 8005910:	e076      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 8005912:	2b50      	cmp	r3, #80	@ 0x50
 8005914:	d03b      	beq.n	800598e <HAL_TIM_ConfigClockSource+0x106>
 8005916:	d900      	bls.n	800591a <HAL_TIM_ConfigClockSource+0x92>
 8005918:	e072      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 800591a:	2b40      	cmp	r3, #64	@ 0x40
 800591c:	d057      	beq.n	80059ce <HAL_TIM_ConfigClockSource+0x146>
 800591e:	d900      	bls.n	8005922 <HAL_TIM_ConfigClockSource+0x9a>
 8005920:	e06e      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 8005922:	2b30      	cmp	r3, #48	@ 0x30
 8005924:	d063      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x166>
 8005926:	d86b      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 8005928:	2b20      	cmp	r3, #32
 800592a:	d060      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x166>
 800592c:	d868      	bhi.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
 800592e:	2b00      	cmp	r3, #0
 8005930:	d05d      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x166>
 8005932:	2b10      	cmp	r3, #16
 8005934:	d05b      	beq.n	80059ee <HAL_TIM_ConfigClockSource+0x166>
 8005936:	e063      	b.n	8005a00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005948:	f000 fc4c 	bl	80061e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2277      	movs	r2, #119	@ 0x77
 8005958:	4313      	orrs	r3, r2
 800595a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	609a      	str	r2, [r3, #8]
      break;
 8005964:	e052      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005976:	f000 fc35 	bl	80061e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2180      	movs	r1, #128	@ 0x80
 8005986:	01c9      	lsls	r1, r1, #7
 8005988:	430a      	orrs	r2, r1
 800598a:	609a      	str	r2, [r3, #8]
      break;
 800598c:	e03e      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800599a:	001a      	movs	r2, r3
 800599c:	f000 fba6 	bl	80060ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2150      	movs	r1, #80	@ 0x50
 80059a6:	0018      	movs	r0, r3
 80059a8:	f000 fc00 	bl	80061ac <TIM_ITRx_SetConfig>
      break;
 80059ac:	e02e      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ba:	001a      	movs	r2, r3
 80059bc:	f000 fbc4 	bl	8006148 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2160      	movs	r1, #96	@ 0x60
 80059c6:	0018      	movs	r0, r3
 80059c8:	f000 fbf0 	bl	80061ac <TIM_ITRx_SetConfig>
      break;
 80059cc:	e01e      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059da:	001a      	movs	r2, r3
 80059dc:	f000 fb86 	bl	80060ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2140      	movs	r1, #64	@ 0x40
 80059e6:	0018      	movs	r0, r3
 80059e8:	f000 fbe0 	bl	80061ac <TIM_ITRx_SetConfig>
      break;
 80059ec:	e00e      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	0019      	movs	r1, r3
 80059f8:	0010      	movs	r0, r2
 80059fa:	f000 fbd7 	bl	80061ac <TIM_ITRx_SetConfig>
      break;
 80059fe:	e005      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005a00:	230f      	movs	r3, #15
 8005a02:	18fb      	adds	r3, r7, r3
 8005a04:	2201      	movs	r2, #1
 8005a06:	701a      	strb	r2, [r3, #0]
      break;
 8005a08:	e000      	b.n	8005a0c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005a0a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	223d      	movs	r2, #61	@ 0x3d
 8005a10:	2101      	movs	r1, #1
 8005a12:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	223c      	movs	r2, #60	@ 0x3c
 8005a18:	2100      	movs	r1, #0
 8005a1a:	5499      	strb	r1, [r3, r2]

  return status;
 8005a1c:	230f      	movs	r3, #15
 8005a1e:	18fb      	adds	r3, r7, r3
 8005a20:	781b      	ldrb	r3, [r3, #0]
}
 8005a22:	0018      	movs	r0, r3
 8005a24:	46bd      	mov	sp, r7
 8005a26:	b004      	add	sp, #16
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	46c0      	nop			@ (mov r8, r8)
 8005a2c:	ffceff88 	.word	0xffceff88
 8005a30:	ffff00ff 	.word	0xffff00ff

08005a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a3f      	ldr	r2, [pc, #252]	@ (8005b44 <TIM_Base_SetConfig+0x110>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00c      	beq.n	8005a66 <TIM_Base_SetConfig+0x32>
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	2380      	movs	r3, #128	@ 0x80
 8005a50:	05db      	lsls	r3, r3, #23
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d007      	beq.n	8005a66 <TIM_Base_SetConfig+0x32>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a3b      	ldr	r2, [pc, #236]	@ (8005b48 <TIM_Base_SetConfig+0x114>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d003      	beq.n	8005a66 <TIM_Base_SetConfig+0x32>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a3a      	ldr	r2, [pc, #232]	@ (8005b4c <TIM_Base_SetConfig+0x118>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d108      	bne.n	8005a78 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2270      	movs	r2, #112	@ 0x70
 8005a6a:	4393      	bics	r3, r2
 8005a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a32      	ldr	r2, [pc, #200]	@ (8005b44 <TIM_Base_SetConfig+0x110>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d01c      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	2380      	movs	r3, #128	@ 0x80
 8005a84:	05db      	lsls	r3, r3, #23
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d017      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b48 <TIM_Base_SetConfig+0x114>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d013      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a2d      	ldr	r2, [pc, #180]	@ (8005b4c <TIM_Base_SetConfig+0x118>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00f      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b50 <TIM_Base_SetConfig+0x11c>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00b      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a2b      	ldr	r2, [pc, #172]	@ (8005b54 <TIM_Base_SetConfig+0x120>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d007      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a2a      	ldr	r2, [pc, #168]	@ (8005b58 <TIM_Base_SetConfig+0x124>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d003      	beq.n	8005aba <TIM_Base_SetConfig+0x86>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a29      	ldr	r2, [pc, #164]	@ (8005b5c <TIM_Base_SetConfig+0x128>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d108      	bne.n	8005acc <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	4a28      	ldr	r2, [pc, #160]	@ (8005b60 <TIM_Base_SetConfig+0x12c>)
 8005abe:	4013      	ands	r3, r2
 8005ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2280      	movs	r2, #128	@ 0x80
 8005ad0:	4393      	bics	r3, r2
 8005ad2:	001a      	movs	r2, r3
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a13      	ldr	r2, [pc, #76]	@ (8005b44 <TIM_Base_SetConfig+0x110>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d00b      	beq.n	8005b12 <TIM_Base_SetConfig+0xde>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a15      	ldr	r2, [pc, #84]	@ (8005b54 <TIM_Base_SetConfig+0x120>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d007      	beq.n	8005b12 <TIM_Base_SetConfig+0xde>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a14      	ldr	r2, [pc, #80]	@ (8005b58 <TIM_Base_SetConfig+0x124>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d003      	beq.n	8005b12 <TIM_Base_SetConfig+0xde>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a13      	ldr	r2, [pc, #76]	@ (8005b5c <TIM_Base_SetConfig+0x128>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d103      	bne.n	8005b1a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	691a      	ldr	r2, [r3, #16]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2201      	movs	r2, #1
 8005b26:	4013      	ands	r3, r2
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d106      	bne.n	8005b3a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	691b      	ldr	r3, [r3, #16]
 8005b30:	2201      	movs	r2, #1
 8005b32:	4393      	bics	r3, r2
 8005b34:	001a      	movs	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	611a      	str	r2, [r3, #16]
  }
}
 8005b3a:	46c0      	nop			@ (mov r8, r8)
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	b004      	add	sp, #16
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	46c0      	nop			@ (mov r8, r8)
 8005b44:	40012c00 	.word	0x40012c00
 8005b48:	40000400 	.word	0x40000400
 8005b4c:	40000800 	.word	0x40000800
 8005b50:	40002000 	.word	0x40002000
 8005b54:	40014000 	.word	0x40014000
 8005b58:	40014400 	.word	0x40014400
 8005b5c:	40014800 	.word	0x40014800
 8005b60:	fffffcff 	.word	0xfffffcff

08005b64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a1b      	ldr	r3, [r3, #32]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	4393      	bics	r3, r2
 8005b7c:	001a      	movs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4a32      	ldr	r2, [pc, #200]	@ (8005c5c <TIM_OC1_SetConfig+0xf8>)
 8005b92:	4013      	ands	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2203      	movs	r2, #3
 8005b9a:	4393      	bics	r3, r2
 8005b9c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	2202      	movs	r2, #2
 8005bac:	4393      	bics	r3, r2
 8005bae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a28      	ldr	r2, [pc, #160]	@ (8005c60 <TIM_OC1_SetConfig+0xfc>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00b      	beq.n	8005bda <TIM_OC1_SetConfig+0x76>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a27      	ldr	r2, [pc, #156]	@ (8005c64 <TIM_OC1_SetConfig+0x100>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d007      	beq.n	8005bda <TIM_OC1_SetConfig+0x76>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a26      	ldr	r2, [pc, #152]	@ (8005c68 <TIM_OC1_SetConfig+0x104>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_OC1_SetConfig+0x76>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a25      	ldr	r2, [pc, #148]	@ (8005c6c <TIM_OC1_SetConfig+0x108>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d10c      	bne.n	8005bf4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	2208      	movs	r2, #8
 8005bde:	4393      	bics	r3, r2
 8005be0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	2204      	movs	r2, #4
 8005bf0:	4393      	bics	r3, r2
 8005bf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8005c60 <TIM_OC1_SetConfig+0xfc>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d00b      	beq.n	8005c14 <TIM_OC1_SetConfig+0xb0>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a19      	ldr	r2, [pc, #100]	@ (8005c64 <TIM_OC1_SetConfig+0x100>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d007      	beq.n	8005c14 <TIM_OC1_SetConfig+0xb0>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	4a18      	ldr	r2, [pc, #96]	@ (8005c68 <TIM_OC1_SetConfig+0x104>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d003      	beq.n	8005c14 <TIM_OC1_SetConfig+0xb0>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a17      	ldr	r2, [pc, #92]	@ (8005c6c <TIM_OC1_SetConfig+0x108>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d111      	bne.n	8005c38 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4a16      	ldr	r2, [pc, #88]	@ (8005c70 <TIM_OC1_SetConfig+0x10c>)
 8005c18:	4013      	ands	r3, r2
 8005c1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	4a15      	ldr	r2, [pc, #84]	@ (8005c74 <TIM_OC1_SetConfig+0x110>)
 8005c20:	4013      	ands	r3, r2
 8005c22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	693a      	ldr	r2, [r7, #16]
 8005c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	621a      	str	r2, [r3, #32]
}
 8005c52:	46c0      	nop			@ (mov r8, r8)
 8005c54:	46bd      	mov	sp, r7
 8005c56:	b006      	add	sp, #24
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	46c0      	nop			@ (mov r8, r8)
 8005c5c:	fffeff8f 	.word	0xfffeff8f
 8005c60:	40012c00 	.word	0x40012c00
 8005c64:	40014000 	.word	0x40014000
 8005c68:	40014400 	.word	0x40014400
 8005c6c:	40014800 	.word	0x40014800
 8005c70:	fffffeff 	.word	0xfffffeff
 8005c74:	fffffdff 	.word	0xfffffdff

08005c78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b086      	sub	sp, #24
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a1b      	ldr	r3, [r3, #32]
 8005c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	2210      	movs	r2, #16
 8005c8e:	4393      	bics	r3, r2
 8005c90:	001a      	movs	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	4a2e      	ldr	r2, [pc, #184]	@ (8005d60 <TIM_OC2_SetConfig+0xe8>)
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	4a2d      	ldr	r2, [pc, #180]	@ (8005d64 <TIM_OC2_SetConfig+0xec>)
 8005cae:	4013      	ands	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	021b      	lsls	r3, r3, #8
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	2220      	movs	r2, #32
 8005cc2:	4393      	bics	r3, r2
 8005cc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	011b      	lsls	r3, r3, #4
 8005ccc:	697a      	ldr	r2, [r7, #20]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a24      	ldr	r2, [pc, #144]	@ (8005d68 <TIM_OC2_SetConfig+0xf0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d10d      	bne.n	8005cf6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2280      	movs	r2, #128	@ 0x80
 8005cde:	4393      	bics	r3, r2
 8005ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	2240      	movs	r2, #64	@ 0x40
 8005cf2:	4393      	bics	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d68 <TIM_OC2_SetConfig+0xf0>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00b      	beq.n	8005d16 <TIM_OC2_SetConfig+0x9e>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a1a      	ldr	r2, [pc, #104]	@ (8005d6c <TIM_OC2_SetConfig+0xf4>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d007      	beq.n	8005d16 <TIM_OC2_SetConfig+0x9e>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a19      	ldr	r2, [pc, #100]	@ (8005d70 <TIM_OC2_SetConfig+0xf8>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d003      	beq.n	8005d16 <TIM_OC2_SetConfig+0x9e>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a18      	ldr	r2, [pc, #96]	@ (8005d74 <TIM_OC2_SetConfig+0xfc>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d113      	bne.n	8005d3e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	4a17      	ldr	r2, [pc, #92]	@ (8005d78 <TIM_OC2_SetConfig+0x100>)
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	4a16      	ldr	r2, [pc, #88]	@ (8005d7c <TIM_OC2_SetConfig+0x104>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	697a      	ldr	r2, [r7, #20]
 8005d56:	621a      	str	r2, [r3, #32]
}
 8005d58:	46c0      	nop			@ (mov r8, r8)
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	b006      	add	sp, #24
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	feff8fff 	.word	0xfeff8fff
 8005d64:	fffffcff 	.word	0xfffffcff
 8005d68:	40012c00 	.word	0x40012c00
 8005d6c:	40014000 	.word	0x40014000
 8005d70:	40014400 	.word	0x40014400
 8005d74:	40014800 	.word	0x40014800
 8005d78:	fffffbff 	.word	0xfffffbff
 8005d7c:	fffff7ff 	.word	0xfffff7ff

08005d80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	4a33      	ldr	r2, [pc, #204]	@ (8005e64 <TIM_OC3_SetConfig+0xe4>)
 8005d96:	401a      	ands	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69db      	ldr	r3, [r3, #28]
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4a2f      	ldr	r2, [pc, #188]	@ (8005e68 <TIM_OC3_SetConfig+0xe8>)
 8005dac:	4013      	ands	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2203      	movs	r2, #3
 8005db4:	4393      	bics	r3, r2
 8005db6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	4a29      	ldr	r2, [pc, #164]	@ (8005e6c <TIM_OC3_SetConfig+0xec>)
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	021b      	lsls	r3, r3, #8
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a25      	ldr	r2, [pc, #148]	@ (8005e70 <TIM_OC3_SetConfig+0xf0>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d10d      	bne.n	8005dfa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	4a24      	ldr	r2, [pc, #144]	@ (8005e74 <TIM_OC3_SetConfig+0xf4>)
 8005de2:	4013      	ands	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	021b      	lsls	r3, r3, #8
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	4a20      	ldr	r2, [pc, #128]	@ (8005e78 <TIM_OC3_SetConfig+0xf8>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a1c      	ldr	r2, [pc, #112]	@ (8005e70 <TIM_OC3_SetConfig+0xf0>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d00b      	beq.n	8005e1a <TIM_OC3_SetConfig+0x9a>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a1d      	ldr	r2, [pc, #116]	@ (8005e7c <TIM_OC3_SetConfig+0xfc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d007      	beq.n	8005e1a <TIM_OC3_SetConfig+0x9a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005e80 <TIM_OC3_SetConfig+0x100>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d003      	beq.n	8005e1a <TIM_OC3_SetConfig+0x9a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a1b      	ldr	r2, [pc, #108]	@ (8005e84 <TIM_OC3_SetConfig+0x104>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d113      	bne.n	8005e42 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8005e88 <TIM_OC3_SetConfig+0x108>)
 8005e1e:	4013      	ands	r3, r2
 8005e20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	4a19      	ldr	r2, [pc, #100]	@ (8005e8c <TIM_OC3_SetConfig+0x10c>)
 8005e26:	4013      	ands	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	011b      	lsls	r3, r3, #4
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	4313      	orrs	r3, r2
 8005e34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	011b      	lsls	r3, r3, #4
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685a      	ldr	r2, [r3, #4]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	621a      	str	r2, [r3, #32]
}
 8005e5c:	46c0      	nop			@ (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	b006      	add	sp, #24
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	fffffeff 	.word	0xfffffeff
 8005e68:	fffeff8f 	.word	0xfffeff8f
 8005e6c:	fffffdff 	.word	0xfffffdff
 8005e70:	40012c00 	.word	0x40012c00
 8005e74:	fffff7ff 	.word	0xfffff7ff
 8005e78:	fffffbff 	.word	0xfffffbff
 8005e7c:	40014000 	.word	0x40014000
 8005e80:	40014400 	.word	0x40014400
 8005e84:	40014800 	.word	0x40014800
 8005e88:	ffffefff 	.word	0xffffefff
 8005e8c:	ffffdfff 	.word	0xffffdfff

08005e90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	4a26      	ldr	r2, [pc, #152]	@ (8005f40 <TIM_OC4_SetConfig+0xb0>)
 8005ea6:	401a      	ands	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	4a22      	ldr	r2, [pc, #136]	@ (8005f44 <TIM_OC4_SetConfig+0xb4>)
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4a21      	ldr	r2, [pc, #132]	@ (8005f48 <TIM_OC4_SetConfig+0xb8>)
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	021b      	lsls	r3, r3, #8
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	4a1d      	ldr	r2, [pc, #116]	@ (8005f4c <TIM_OC4_SetConfig+0xbc>)
 8005ed8:	4013      	ands	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	031b      	lsls	r3, r3, #12
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a19      	ldr	r2, [pc, #100]	@ (8005f50 <TIM_OC4_SetConfig+0xc0>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00b      	beq.n	8005f08 <TIM_OC4_SetConfig+0x78>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a18      	ldr	r2, [pc, #96]	@ (8005f54 <TIM_OC4_SetConfig+0xc4>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d007      	beq.n	8005f08 <TIM_OC4_SetConfig+0x78>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a17      	ldr	r2, [pc, #92]	@ (8005f58 <TIM_OC4_SetConfig+0xc8>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d003      	beq.n	8005f08 <TIM_OC4_SetConfig+0x78>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a16      	ldr	r2, [pc, #88]	@ (8005f5c <TIM_OC4_SetConfig+0xcc>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d109      	bne.n	8005f1c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	4a15      	ldr	r2, [pc, #84]	@ (8005f60 <TIM_OC4_SetConfig+0xd0>)
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	695b      	ldr	r3, [r3, #20]
 8005f14:	019b      	lsls	r3, r3, #6
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	685a      	ldr	r2, [r3, #4]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	621a      	str	r2, [r3, #32]
}
 8005f36:	46c0      	nop			@ (mov r8, r8)
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	b006      	add	sp, #24
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	46c0      	nop			@ (mov r8, r8)
 8005f40:	ffffefff 	.word	0xffffefff
 8005f44:	feff8fff 	.word	0xfeff8fff
 8005f48:	fffffcff 	.word	0xfffffcff
 8005f4c:	ffffdfff 	.word	0xffffdfff
 8005f50:	40012c00 	.word	0x40012c00
 8005f54:	40014000 	.word	0x40014000
 8005f58:	40014400 	.word	0x40014400
 8005f5c:	40014800 	.word	0x40014800
 8005f60:	ffffbfff 	.word	0xffffbfff

08005f64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a1b      	ldr	r3, [r3, #32]
 8005f72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	4a23      	ldr	r2, [pc, #140]	@ (8006008 <TIM_OC5_SetConfig+0xa4>)
 8005f7a:	401a      	ands	r2, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800600c <TIM_OC5_SetConfig+0xa8>)
 8005f90:	4013      	ands	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8006010 <TIM_OC5_SetConfig+0xac>)
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	041b      	lsls	r3, r3, #16
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a17      	ldr	r2, [pc, #92]	@ (8006014 <TIM_OC5_SetConfig+0xb0>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d00b      	beq.n	8005fd2 <TIM_OC5_SetConfig+0x6e>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a16      	ldr	r2, [pc, #88]	@ (8006018 <TIM_OC5_SetConfig+0xb4>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d007      	beq.n	8005fd2 <TIM_OC5_SetConfig+0x6e>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a15      	ldr	r2, [pc, #84]	@ (800601c <TIM_OC5_SetConfig+0xb8>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d003      	beq.n	8005fd2 <TIM_OC5_SetConfig+0x6e>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a14      	ldr	r2, [pc, #80]	@ (8006020 <TIM_OC5_SetConfig+0xbc>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d109      	bne.n	8005fe6 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8006008 <TIM_OC5_SetConfig+0xa4>)
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	68fa      	ldr	r2, [r7, #12]
 8005ff0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685a      	ldr	r2, [r3, #4]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	621a      	str	r2, [r3, #32]
}
 8006000:	46c0      	nop			@ (mov r8, r8)
 8006002:	46bd      	mov	sp, r7
 8006004:	b006      	add	sp, #24
 8006006:	bd80      	pop	{r7, pc}
 8006008:	fffeffff 	.word	0xfffeffff
 800600c:	fffeff8f 	.word	0xfffeff8f
 8006010:	fffdffff 	.word	0xfffdffff
 8006014:	40012c00 	.word	0x40012c00
 8006018:	40014000 	.word	0x40014000
 800601c:	40014400 	.word	0x40014400
 8006020:	40014800 	.word	0x40014800

08006024 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	4a24      	ldr	r2, [pc, #144]	@ (80060cc <TIM_OC6_SetConfig+0xa8>)
 800603a:	401a      	ands	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800604a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4a20      	ldr	r2, [pc, #128]	@ (80060d0 <TIM_OC6_SetConfig+0xac>)
 8006050:	4013      	ands	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	021b      	lsls	r3, r3, #8
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	4a1c      	ldr	r2, [pc, #112]	@ (80060d4 <TIM_OC6_SetConfig+0xb0>)
 8006064:	4013      	ands	r3, r2
 8006066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	051b      	lsls	r3, r3, #20
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	4313      	orrs	r3, r2
 8006072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a18      	ldr	r2, [pc, #96]	@ (80060d8 <TIM_OC6_SetConfig+0xb4>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d00b      	beq.n	8006094 <TIM_OC6_SetConfig+0x70>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a17      	ldr	r2, [pc, #92]	@ (80060dc <TIM_OC6_SetConfig+0xb8>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d007      	beq.n	8006094 <TIM_OC6_SetConfig+0x70>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a16      	ldr	r2, [pc, #88]	@ (80060e0 <TIM_OC6_SetConfig+0xbc>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d003      	beq.n	8006094 <TIM_OC6_SetConfig+0x70>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a15      	ldr	r2, [pc, #84]	@ (80060e4 <TIM_OC6_SetConfig+0xc0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d109      	bne.n	80060a8 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	4a14      	ldr	r2, [pc, #80]	@ (80060e8 <TIM_OC6_SetConfig+0xc4>)
 8006098:	4013      	ands	r3, r2
 800609a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	029b      	lsls	r3, r3, #10
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	621a      	str	r2, [r3, #32]
}
 80060c2:	46c0      	nop			@ (mov r8, r8)
 80060c4:	46bd      	mov	sp, r7
 80060c6:	b006      	add	sp, #24
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	46c0      	nop			@ (mov r8, r8)
 80060cc:	ffefffff 	.word	0xffefffff
 80060d0:	feff8fff 	.word	0xfeff8fff
 80060d4:	ffdfffff 	.word	0xffdfffff
 80060d8:	40012c00 	.word	0x40012c00
 80060dc:	40014000 	.word	0x40014000
 80060e0:	40014400 	.word	0x40014400
 80060e4:	40014800 	.word	0x40014800
 80060e8:	fffbffff 	.word	0xfffbffff

080060ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a1b      	ldr	r3, [r3, #32]
 80060fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	2201      	movs	r2, #1
 8006104:	4393      	bics	r3, r2
 8006106:	001a      	movs	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	22f0      	movs	r2, #240	@ 0xf0
 8006116:	4393      	bics	r3, r2
 8006118:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	011b      	lsls	r3, r3, #4
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	4313      	orrs	r3, r2
 8006122:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	220a      	movs	r2, #10
 8006128:	4393      	bics	r3, r2
 800612a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	621a      	str	r2, [r3, #32]
}
 8006140:	46c0      	nop			@ (mov r8, r8)
 8006142:	46bd      	mov	sp, r7
 8006144:	b006      	add	sp, #24
 8006146:	bd80      	pop	{r7, pc}

08006148 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b086      	sub	sp, #24
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	2210      	movs	r2, #16
 8006160:	4393      	bics	r3, r2
 8006162:	001a      	movs	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	699b      	ldr	r3, [r3, #24]
 800616c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	4a0d      	ldr	r2, [pc, #52]	@ (80061a8 <TIM_TI2_ConfigInputStage+0x60>)
 8006172:	4013      	ands	r3, r2
 8006174:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	031b      	lsls	r3, r3, #12
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	4313      	orrs	r3, r2
 800617e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	22a0      	movs	r2, #160	@ 0xa0
 8006184:	4393      	bics	r3, r2
 8006186:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	011b      	lsls	r3, r3, #4
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	4313      	orrs	r3, r2
 8006190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	621a      	str	r2, [r3, #32]
}
 800619e:	46c0      	nop			@ (mov r8, r8)
 80061a0:	46bd      	mov	sp, r7
 80061a2:	b006      	add	sp, #24
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	46c0      	nop			@ (mov r8, r8)
 80061a8:	ffff0fff 	.word	0xffff0fff

080061ac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4a08      	ldr	r2, [pc, #32]	@ (80061e0 <TIM_ITRx_SetConfig+0x34>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061c4:	683a      	ldr	r2, [r7, #0]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	2207      	movs	r2, #7
 80061cc:	4313      	orrs	r3, r2
 80061ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	609a      	str	r2, [r3, #8]
}
 80061d6:	46c0      	nop			@ (mov r8, r8)
 80061d8:	46bd      	mov	sp, r7
 80061da:	b004      	add	sp, #16
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	46c0      	nop			@ (mov r8, r8)
 80061e0:	ffcfff8f 	.word	0xffcfff8f

080061e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
 80061f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	4a09      	ldr	r2, [pc, #36]	@ (8006220 <TIM_ETR_SetConfig+0x3c>)
 80061fc:	4013      	ands	r3, r2
 80061fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	021a      	lsls	r2, r3, #8
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	431a      	orrs	r2, r3
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	4313      	orrs	r3, r2
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	609a      	str	r2, [r3, #8]
}
 8006218:	46c0      	nop			@ (mov r8, r8)
 800621a:	46bd      	mov	sp, r7
 800621c:	b006      	add	sp, #24
 800621e:	bd80      	pop	{r7, pc}
 8006220:	ffff00ff 	.word	0xffff00ff

08006224 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	221f      	movs	r2, #31
 8006234:	4013      	ands	r3, r2
 8006236:	2201      	movs	r2, #1
 8006238:	409a      	lsls	r2, r3
 800623a:	0013      	movs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	43d2      	mvns	r2, r2
 8006246:	401a      	ands	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6a1a      	ldr	r2, [r3, #32]
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	211f      	movs	r1, #31
 8006254:	400b      	ands	r3, r1
 8006256:	6879      	ldr	r1, [r7, #4]
 8006258:	4099      	lsls	r1, r3
 800625a:	000b      	movs	r3, r1
 800625c:	431a      	orrs	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	621a      	str	r2, [r3, #32]
}
 8006262:	46c0      	nop			@ (mov r8, r8)
 8006264:	46bd      	mov	sp, r7
 8006266:	b006      	add	sp, #24
 8006268:	bd80      	pop	{r7, pc}
	...

0800626c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	223c      	movs	r2, #60	@ 0x3c
 800627a:	5c9b      	ldrb	r3, [r3, r2]
 800627c:	2b01      	cmp	r3, #1
 800627e:	d101      	bne.n	8006284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006280:	2302      	movs	r3, #2
 8006282:	e05a      	b.n	800633a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	223c      	movs	r2, #60	@ 0x3c
 8006288:	2101      	movs	r1, #1
 800628a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	223d      	movs	r2, #61	@ 0x3d
 8006290:	2102      	movs	r1, #2
 8006292:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a26      	ldr	r2, [pc, #152]	@ (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d108      	bne.n	80062c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	4a25      	ldr	r2, [pc, #148]	@ (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062b2:	4013      	ands	r3, r2
 80062b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	4313      	orrs	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2270      	movs	r2, #112	@ 0x70
 80062c4:	4393      	bics	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a19      	ldr	r2, [pc, #100]	@ (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d014      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	2380      	movs	r3, #128	@ 0x80
 80062ea:	05db      	lsls	r3, r3, #23
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d00e      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a15      	ldr	r2, [pc, #84]	@ (800634c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d009      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a14      	ldr	r2, [pc, #80]	@ (8006350 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d004      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a12      	ldr	r2, [pc, #72]	@ (8006354 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d10c      	bne.n	8006328 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2280      	movs	r2, #128	@ 0x80
 8006312:	4393      	bics	r3, r2
 8006314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	4313      	orrs	r3, r2
 800631e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	223d      	movs	r2, #61	@ 0x3d
 800632c:	2101      	movs	r1, #1
 800632e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	223c      	movs	r2, #60	@ 0x3c
 8006334:	2100      	movs	r1, #0
 8006336:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	0018      	movs	r0, r3
 800633c:	46bd      	mov	sp, r7
 800633e:	b004      	add	sp, #16
 8006340:	bd80      	pop	{r7, pc}
 8006342:	46c0      	nop			@ (mov r8, r8)
 8006344:	40012c00 	.word	0x40012c00
 8006348:	ff0fffff 	.word	0xff0fffff
 800634c:	40000400 	.word	0x40000400
 8006350:	40000800 	.word	0x40000800
 8006354:	40014000 	.word	0x40014000

08006358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b082      	sub	sp, #8
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e046      	b.n	80063f8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2288      	movs	r2, #136	@ 0x88
 800636e:	589b      	ldr	r3, [r3, r2]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d107      	bne.n	8006384 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2284      	movs	r2, #132	@ 0x84
 8006378:	2100      	movs	r1, #0
 800637a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	0018      	movs	r0, r3
 8006380:	f7fa ff20 	bl	80011c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2288      	movs	r2, #136	@ 0x88
 8006388:	2124      	movs	r1, #36	@ 0x24
 800638a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2101      	movs	r1, #1
 8006398:	438a      	bics	r2, r1
 800639a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d003      	beq.n	80063ac <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	0018      	movs	r0, r3
 80063a8:	f000 fec4 	bl	8007134 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	0018      	movs	r0, r3
 80063b0:	f000 fb6a 	bl	8006a88 <UART_SetConfig>
 80063b4:	0003      	movs	r3, r0
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e01c      	b.n	80063f8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	490d      	ldr	r1, [pc, #52]	@ (8006400 <HAL_UART_Init+0xa8>)
 80063ca:	400a      	ands	r2, r1
 80063cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	689a      	ldr	r2, [r3, #8]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	212a      	movs	r1, #42	@ 0x2a
 80063da:	438a      	bics	r2, r1
 80063dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2101      	movs	r1, #1
 80063ea:	430a      	orrs	r2, r1
 80063ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	0018      	movs	r0, r3
 80063f2:	f000 ff53 	bl	800729c <UART_CheckIdleState>
 80063f6:	0003      	movs	r3, r0
}
 80063f8:	0018      	movs	r0, r3
 80063fa:	46bd      	mov	sp, r7
 80063fc:	b002      	add	sp, #8
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	ffffb7ff 	.word	0xffffb7ff

08006404 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006404:	b5b0      	push	{r4, r5, r7, lr}
 8006406:	b0aa      	sub	sp, #168	@ 0xa8
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	69db      	ldr	r3, [r3, #28]
 8006412:	22a4      	movs	r2, #164	@ 0xa4
 8006414:	18b9      	adds	r1, r7, r2
 8006416:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	20a0      	movs	r0, #160	@ 0xa0
 8006420:	1839      	adds	r1, r7, r0
 8006422:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	249c      	movs	r4, #156	@ 0x9c
 800642c:	1939      	adds	r1, r7, r4
 800642e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006430:	0011      	movs	r1, r2
 8006432:	18bb      	adds	r3, r7, r2
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4aa2      	ldr	r2, [pc, #648]	@ (80066c0 <HAL_UART_IRQHandler+0x2bc>)
 8006438:	4013      	ands	r3, r2
 800643a:	2298      	movs	r2, #152	@ 0x98
 800643c:	18bd      	adds	r5, r7, r2
 800643e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8006440:	18bb      	adds	r3, r7, r2
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d11a      	bne.n	800647e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006448:	187b      	adds	r3, r7, r1
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2220      	movs	r2, #32
 800644e:	4013      	ands	r3, r2
 8006450:	d015      	beq.n	800647e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006452:	183b      	adds	r3, r7, r0
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2220      	movs	r2, #32
 8006458:	4013      	ands	r3, r2
 800645a:	d105      	bne.n	8006468 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800645c:	193b      	adds	r3, r7, r4
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	2380      	movs	r3, #128	@ 0x80
 8006462:	055b      	lsls	r3, r3, #21
 8006464:	4013      	ands	r3, r2
 8006466:	d00a      	beq.n	800647e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800646c:	2b00      	cmp	r3, #0
 800646e:	d100      	bne.n	8006472 <HAL_UART_IRQHandler+0x6e>
 8006470:	e2dc      	b.n	8006a2c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	0010      	movs	r0, r2
 800647a:	4798      	blx	r3
      }
      return;
 800647c:	e2d6      	b.n	8006a2c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800647e:	2398      	movs	r3, #152	@ 0x98
 8006480:	18fb      	adds	r3, r7, r3
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d100      	bne.n	800648a <HAL_UART_IRQHandler+0x86>
 8006488:	e122      	b.n	80066d0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800648a:	239c      	movs	r3, #156	@ 0x9c
 800648c:	18fb      	adds	r3, r7, r3
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a8c      	ldr	r2, [pc, #560]	@ (80066c4 <HAL_UART_IRQHandler+0x2c0>)
 8006492:	4013      	ands	r3, r2
 8006494:	d106      	bne.n	80064a4 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006496:	23a0      	movs	r3, #160	@ 0xa0
 8006498:	18fb      	adds	r3, r7, r3
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a8a      	ldr	r2, [pc, #552]	@ (80066c8 <HAL_UART_IRQHandler+0x2c4>)
 800649e:	4013      	ands	r3, r2
 80064a0:	d100      	bne.n	80064a4 <HAL_UART_IRQHandler+0xa0>
 80064a2:	e115      	b.n	80066d0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80064a4:	23a4      	movs	r3, #164	@ 0xa4
 80064a6:	18fb      	adds	r3, r7, r3
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2201      	movs	r2, #1
 80064ac:	4013      	ands	r3, r2
 80064ae:	d012      	beq.n	80064d6 <HAL_UART_IRQHandler+0xd2>
 80064b0:	23a0      	movs	r3, #160	@ 0xa0
 80064b2:	18fb      	adds	r3, r7, r3
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	2380      	movs	r3, #128	@ 0x80
 80064b8:	005b      	lsls	r3, r3, #1
 80064ba:	4013      	ands	r3, r2
 80064bc:	d00b      	beq.n	80064d6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	2201      	movs	r2, #1
 80064c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2290      	movs	r2, #144	@ 0x90
 80064ca:	589b      	ldr	r3, [r3, r2]
 80064cc:	2201      	movs	r2, #1
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2190      	movs	r1, #144	@ 0x90
 80064d4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064d6:	23a4      	movs	r3, #164	@ 0xa4
 80064d8:	18fb      	adds	r3, r7, r3
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2202      	movs	r2, #2
 80064de:	4013      	ands	r3, r2
 80064e0:	d011      	beq.n	8006506 <HAL_UART_IRQHandler+0x102>
 80064e2:	239c      	movs	r3, #156	@ 0x9c
 80064e4:	18fb      	adds	r3, r7, r3
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2201      	movs	r2, #1
 80064ea:	4013      	ands	r3, r2
 80064ec:	d00b      	beq.n	8006506 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2202      	movs	r2, #2
 80064f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2290      	movs	r2, #144	@ 0x90
 80064fa:	589b      	ldr	r3, [r3, r2]
 80064fc:	2204      	movs	r2, #4
 80064fe:	431a      	orrs	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2190      	movs	r1, #144	@ 0x90
 8006504:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006506:	23a4      	movs	r3, #164	@ 0xa4
 8006508:	18fb      	adds	r3, r7, r3
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2204      	movs	r2, #4
 800650e:	4013      	ands	r3, r2
 8006510:	d011      	beq.n	8006536 <HAL_UART_IRQHandler+0x132>
 8006512:	239c      	movs	r3, #156	@ 0x9c
 8006514:	18fb      	adds	r3, r7, r3
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2201      	movs	r2, #1
 800651a:	4013      	ands	r3, r2
 800651c:	d00b      	beq.n	8006536 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2204      	movs	r2, #4
 8006524:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2290      	movs	r2, #144	@ 0x90
 800652a:	589b      	ldr	r3, [r3, r2]
 800652c:	2202      	movs	r2, #2
 800652e:	431a      	orrs	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2190      	movs	r1, #144	@ 0x90
 8006534:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006536:	23a4      	movs	r3, #164	@ 0xa4
 8006538:	18fb      	adds	r3, r7, r3
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2208      	movs	r2, #8
 800653e:	4013      	ands	r3, r2
 8006540:	d017      	beq.n	8006572 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006542:	23a0      	movs	r3, #160	@ 0xa0
 8006544:	18fb      	adds	r3, r7, r3
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2220      	movs	r2, #32
 800654a:	4013      	ands	r3, r2
 800654c:	d105      	bne.n	800655a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800654e:	239c      	movs	r3, #156	@ 0x9c
 8006550:	18fb      	adds	r3, r7, r3
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a5b      	ldr	r2, [pc, #364]	@ (80066c4 <HAL_UART_IRQHandler+0x2c0>)
 8006556:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006558:	d00b      	beq.n	8006572 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2208      	movs	r2, #8
 8006560:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2290      	movs	r2, #144	@ 0x90
 8006566:	589b      	ldr	r3, [r3, r2]
 8006568:	2208      	movs	r2, #8
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2190      	movs	r1, #144	@ 0x90
 8006570:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006572:	23a4      	movs	r3, #164	@ 0xa4
 8006574:	18fb      	adds	r3, r7, r3
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	2380      	movs	r3, #128	@ 0x80
 800657a:	011b      	lsls	r3, r3, #4
 800657c:	4013      	ands	r3, r2
 800657e:	d013      	beq.n	80065a8 <HAL_UART_IRQHandler+0x1a4>
 8006580:	23a0      	movs	r3, #160	@ 0xa0
 8006582:	18fb      	adds	r3, r7, r3
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	04db      	lsls	r3, r3, #19
 800658a:	4013      	ands	r3, r2
 800658c:	d00c      	beq.n	80065a8 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2280      	movs	r2, #128	@ 0x80
 8006594:	0112      	lsls	r2, r2, #4
 8006596:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2290      	movs	r2, #144	@ 0x90
 800659c:	589b      	ldr	r3, [r3, r2]
 800659e:	2220      	movs	r2, #32
 80065a0:	431a      	orrs	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2190      	movs	r1, #144	@ 0x90
 80065a6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2290      	movs	r2, #144	@ 0x90
 80065ac:	589b      	ldr	r3, [r3, r2]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d100      	bne.n	80065b4 <HAL_UART_IRQHandler+0x1b0>
 80065b2:	e23d      	b.n	8006a30 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80065b4:	23a4      	movs	r3, #164	@ 0xa4
 80065b6:	18fb      	adds	r3, r7, r3
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2220      	movs	r2, #32
 80065bc:	4013      	ands	r3, r2
 80065be:	d015      	beq.n	80065ec <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80065c0:	23a0      	movs	r3, #160	@ 0xa0
 80065c2:	18fb      	adds	r3, r7, r3
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2220      	movs	r2, #32
 80065c8:	4013      	ands	r3, r2
 80065ca:	d106      	bne.n	80065da <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80065cc:	239c      	movs	r3, #156	@ 0x9c
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	2380      	movs	r3, #128	@ 0x80
 80065d4:	055b      	lsls	r3, r3, #21
 80065d6:	4013      	ands	r3, r2
 80065d8:	d008      	beq.n	80065ec <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d004      	beq.n	80065ec <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	0010      	movs	r0, r2
 80065ea:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2290      	movs	r2, #144	@ 0x90
 80065f0:	589b      	ldr	r3, [r3, r2]
 80065f2:	2194      	movs	r1, #148	@ 0x94
 80065f4:	187a      	adds	r2, r7, r1
 80065f6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	2240      	movs	r2, #64	@ 0x40
 8006600:	4013      	ands	r3, r2
 8006602:	2b40      	cmp	r3, #64	@ 0x40
 8006604:	d004      	beq.n	8006610 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006606:	187b      	adds	r3, r7, r1
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2228      	movs	r2, #40	@ 0x28
 800660c:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800660e:	d04c      	beq.n	80066aa <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	0018      	movs	r0, r3
 8006614:	f000 ff5c 	bl	80074d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	2240      	movs	r2, #64	@ 0x40
 8006620:	4013      	ands	r3, r2
 8006622:	2b40      	cmp	r3, #64	@ 0x40
 8006624:	d13c      	bne.n	80066a0 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006626:	f3ef 8310 	mrs	r3, PRIMASK
 800662a:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800662c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800662e:	2090      	movs	r0, #144	@ 0x90
 8006630:	183a      	adds	r2, r7, r0
 8006632:	6013      	str	r3, [r2, #0]
 8006634:	2301      	movs	r3, #1
 8006636:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006638:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800663a:	f383 8810 	msr	PRIMASK, r3
}
 800663e:	46c0      	nop			@ (mov r8, r8)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689a      	ldr	r2, [r3, #8]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2140      	movs	r1, #64	@ 0x40
 800664c:	438a      	bics	r2, r1
 800664e:	609a      	str	r2, [r3, #8]
 8006650:	183b      	adds	r3, r7, r0
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006656:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006658:	f383 8810 	msr	PRIMASK, r3
}
 800665c:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2280      	movs	r2, #128	@ 0x80
 8006662:	589b      	ldr	r3, [r3, r2]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d016      	beq.n	8006696 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2280      	movs	r2, #128	@ 0x80
 800666c:	589b      	ldr	r3, [r3, r2]
 800666e:	4a17      	ldr	r2, [pc, #92]	@ (80066cc <HAL_UART_IRQHandler+0x2c8>)
 8006670:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2280      	movs	r2, #128	@ 0x80
 8006676:	589b      	ldr	r3, [r3, r2]
 8006678:	0018      	movs	r0, r3
 800667a:	f7fb fa03 	bl	8001a84 <HAL_DMA_Abort_IT>
 800667e:	1e03      	subs	r3, r0, #0
 8006680:	d01c      	beq.n	80066bc <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2280      	movs	r2, #128	@ 0x80
 8006686:	589b      	ldr	r3, [r3, r2]
 8006688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	2180      	movs	r1, #128	@ 0x80
 800668e:	5852      	ldr	r2, [r2, r1]
 8006690:	0010      	movs	r0, r2
 8006692:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006694:	e012      	b.n	80066bc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	0018      	movs	r0, r3
 800669a:	f000 f9e1 	bl	8006a60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800669e:	e00d      	b.n	80066bc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	0018      	movs	r0, r3
 80066a4:	f000 f9dc 	bl	8006a60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a8:	e008      	b.n	80066bc <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	0018      	movs	r0, r3
 80066ae:	f000 f9d7 	bl	8006a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2290      	movs	r2, #144	@ 0x90
 80066b6:	2100      	movs	r1, #0
 80066b8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80066ba:	e1b9      	b.n	8006a30 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066bc:	46c0      	nop			@ (mov r8, r8)
    return;
 80066be:	e1b7      	b.n	8006a30 <HAL_UART_IRQHandler+0x62c>
 80066c0:	0000080f 	.word	0x0000080f
 80066c4:	10000001 	.word	0x10000001
 80066c8:	04000120 	.word	0x04000120
 80066cc:	0800759d 	.word	0x0800759d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d000      	beq.n	80066da <HAL_UART_IRQHandler+0x2d6>
 80066d8:	e13e      	b.n	8006958 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066da:	23a4      	movs	r3, #164	@ 0xa4
 80066dc:	18fb      	adds	r3, r7, r3
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2210      	movs	r2, #16
 80066e2:	4013      	ands	r3, r2
 80066e4:	d100      	bne.n	80066e8 <HAL_UART_IRQHandler+0x2e4>
 80066e6:	e137      	b.n	8006958 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066e8:	23a0      	movs	r3, #160	@ 0xa0
 80066ea:	18fb      	adds	r3, r7, r3
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2210      	movs	r2, #16
 80066f0:	4013      	ands	r3, r2
 80066f2:	d100      	bne.n	80066f6 <HAL_UART_IRQHandler+0x2f2>
 80066f4:	e130      	b.n	8006958 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2210      	movs	r2, #16
 80066fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	2240      	movs	r2, #64	@ 0x40
 8006706:	4013      	ands	r3, r2
 8006708:	2b40      	cmp	r3, #64	@ 0x40
 800670a:	d000      	beq.n	800670e <HAL_UART_IRQHandler+0x30a>
 800670c:	e0a4      	b.n	8006858 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2280      	movs	r2, #128	@ 0x80
 8006712:	589b      	ldr	r3, [r3, r2]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	217e      	movs	r1, #126	@ 0x7e
 800671a:	187b      	adds	r3, r7, r1
 800671c:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800671e:	187b      	adds	r3, r7, r1
 8006720:	881b      	ldrh	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d100      	bne.n	8006728 <HAL_UART_IRQHandler+0x324>
 8006726:	e185      	b.n	8006a34 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	225c      	movs	r2, #92	@ 0x5c
 800672c:	5a9b      	ldrh	r3, [r3, r2]
 800672e:	187a      	adds	r2, r7, r1
 8006730:	8812      	ldrh	r2, [r2, #0]
 8006732:	429a      	cmp	r2, r3
 8006734:	d300      	bcc.n	8006738 <HAL_UART_IRQHandler+0x334>
 8006736:	e17d      	b.n	8006a34 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	187a      	adds	r2, r7, r1
 800673c:	215e      	movs	r1, #94	@ 0x5e
 800673e:	8812      	ldrh	r2, [r2, #0]
 8006740:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2280      	movs	r2, #128	@ 0x80
 8006746:	589b      	ldr	r3, [r3, r2]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2220      	movs	r2, #32
 800674e:	4013      	ands	r3, r2
 8006750:	d170      	bne.n	8006834 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006752:	f3ef 8310 	mrs	r3, PRIMASK
 8006756:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800675a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800675c:	2301      	movs	r3, #1
 800675e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006762:	f383 8810 	msr	PRIMASK, r3
}
 8006766:	46c0      	nop			@ (mov r8, r8)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	49b4      	ldr	r1, [pc, #720]	@ (8006a44 <HAL_UART_IRQHandler+0x640>)
 8006774:	400a      	ands	r2, r1
 8006776:	601a      	str	r2, [r3, #0]
 8006778:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800677a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800677c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677e:	f383 8810 	msr	PRIMASK, r3
}
 8006782:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006784:	f3ef 8310 	mrs	r3, PRIMASK
 8006788:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800678a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678c:	677b      	str	r3, [r7, #116]	@ 0x74
 800678e:	2301      	movs	r3, #1
 8006790:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006794:	f383 8810 	msr	PRIMASK, r3
}
 8006798:	46c0      	nop			@ (mov r8, r8)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	689a      	ldr	r2, [r3, #8]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2101      	movs	r1, #1
 80067a6:	438a      	bics	r2, r1
 80067a8:	609a      	str	r2, [r3, #8]
 80067aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067ac:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067b0:	f383 8810 	msr	PRIMASK, r3
}
 80067b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067b6:	f3ef 8310 	mrs	r3, PRIMASK
 80067ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80067bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067be:	673b      	str	r3, [r7, #112]	@ 0x70
 80067c0:	2301      	movs	r3, #1
 80067c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067c6:	f383 8810 	msr	PRIMASK, r3
}
 80067ca:	46c0      	nop			@ (mov r8, r8)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689a      	ldr	r2, [r3, #8]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2140      	movs	r1, #64	@ 0x40
 80067d8:	438a      	bics	r2, r1
 80067da:	609a      	str	r2, [r3, #8]
 80067dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80067de:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067e2:	f383 8810 	msr	PRIMASK, r3
}
 80067e6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	228c      	movs	r2, #140	@ 0x8c
 80067ec:	2120      	movs	r1, #32
 80067ee:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f6:	f3ef 8310 	mrs	r3, PRIMASK
 80067fa:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80067fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006800:	2301      	movs	r3, #1
 8006802:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006804:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006806:	f383 8810 	msr	PRIMASK, r3
}
 800680a:	46c0      	nop			@ (mov r8, r8)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2110      	movs	r1, #16
 8006818:	438a      	bics	r2, r1
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800681e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006820:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006822:	f383 8810 	msr	PRIMASK, r3
}
 8006826:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2280      	movs	r2, #128	@ 0x80
 800682c:	589b      	ldr	r3, [r3, r2]
 800682e:	0018      	movs	r0, r3
 8006830:	f7fb f8c8 	bl	80019c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2202      	movs	r2, #2
 8006838:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	225c      	movs	r2, #92	@ 0x5c
 800683e:	5a9a      	ldrh	r2, [r3, r2]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	215e      	movs	r1, #94	@ 0x5e
 8006844:	5a5b      	ldrh	r3, [r3, r1]
 8006846:	b29b      	uxth	r3, r3
 8006848:	1ad3      	subs	r3, r2, r3
 800684a:	b29a      	uxth	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	0011      	movs	r1, r2
 8006850:	0018      	movs	r0, r3
 8006852:	f000 f90d 	bl	8006a70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006856:	e0ed      	b.n	8006a34 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	225c      	movs	r2, #92	@ 0x5c
 800685c:	5a99      	ldrh	r1, [r3, r2]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	225e      	movs	r2, #94	@ 0x5e
 8006862:	5a9b      	ldrh	r3, [r3, r2]
 8006864:	b29a      	uxth	r2, r3
 8006866:	208e      	movs	r0, #142	@ 0x8e
 8006868:	183b      	adds	r3, r7, r0
 800686a:	1a8a      	subs	r2, r1, r2
 800686c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	225e      	movs	r2, #94	@ 0x5e
 8006872:	5a9b      	ldrh	r3, [r3, r2]
 8006874:	b29b      	uxth	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d100      	bne.n	800687c <HAL_UART_IRQHandler+0x478>
 800687a:	e0dd      	b.n	8006a38 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800687c:	183b      	adds	r3, r7, r0
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d100      	bne.n	8006886 <HAL_UART_IRQHandler+0x482>
 8006884:	e0d8      	b.n	8006a38 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006886:	f3ef 8310 	mrs	r3, PRIMASK
 800688a:	60fb      	str	r3, [r7, #12]
  return(result);
 800688c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800688e:	2488      	movs	r4, #136	@ 0x88
 8006890:	193a      	adds	r2, r7, r4
 8006892:	6013      	str	r3, [r2, #0]
 8006894:	2301      	movs	r3, #1
 8006896:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	f383 8810 	msr	PRIMASK, r3
}
 800689e:	46c0      	nop			@ (mov r8, r8)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4967      	ldr	r1, [pc, #412]	@ (8006a48 <HAL_UART_IRQHandler+0x644>)
 80068ac:	400a      	ands	r2, r1
 80068ae:	601a      	str	r2, [r3, #0]
 80068b0:	193b      	adds	r3, r7, r4
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f383 8810 	msr	PRIMASK, r3
}
 80068bc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068be:	f3ef 8310 	mrs	r3, PRIMASK
 80068c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80068c4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80068c6:	2484      	movs	r4, #132	@ 0x84
 80068c8:	193a      	adds	r2, r7, r4
 80068ca:	6013      	str	r3, [r2, #0]
 80068cc:	2301      	movs	r3, #1
 80068ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	f383 8810 	msr	PRIMASK, r3
}
 80068d6:	46c0      	nop			@ (mov r8, r8)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689a      	ldr	r2, [r3, #8]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	495a      	ldr	r1, [pc, #360]	@ (8006a4c <HAL_UART_IRQHandler+0x648>)
 80068e4:	400a      	ands	r2, r1
 80068e6:	609a      	str	r2, [r3, #8]
 80068e8:	193b      	adds	r3, r7, r4
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	f383 8810 	msr	PRIMASK, r3
}
 80068f4:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	228c      	movs	r2, #140	@ 0x8c
 80068fa:	2120      	movs	r1, #32
 80068fc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800690a:	f3ef 8310 	mrs	r3, PRIMASK
 800690e:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006912:	2480      	movs	r4, #128	@ 0x80
 8006914:	193a      	adds	r2, r7, r4
 8006916:	6013      	str	r3, [r2, #0]
 8006918:	2301      	movs	r3, #1
 800691a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800691c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691e:	f383 8810 	msr	PRIMASK, r3
}
 8006922:	46c0      	nop			@ (mov r8, r8)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	2110      	movs	r1, #16
 8006930:	438a      	bics	r2, r1
 8006932:	601a      	str	r2, [r3, #0]
 8006934:	193b      	adds	r3, r7, r4
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800693a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693c:	f383 8810 	msr	PRIMASK, r3
}
 8006940:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2202      	movs	r2, #2
 8006946:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006948:	183b      	adds	r3, r7, r0
 800694a:	881a      	ldrh	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	0011      	movs	r1, r2
 8006950:	0018      	movs	r0, r3
 8006952:	f000 f88d 	bl	8006a70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006956:	e06f      	b.n	8006a38 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006958:	23a4      	movs	r3, #164	@ 0xa4
 800695a:	18fb      	adds	r3, r7, r3
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	2380      	movs	r3, #128	@ 0x80
 8006960:	035b      	lsls	r3, r3, #13
 8006962:	4013      	ands	r3, r2
 8006964:	d010      	beq.n	8006988 <HAL_UART_IRQHandler+0x584>
 8006966:	239c      	movs	r3, #156	@ 0x9c
 8006968:	18fb      	adds	r3, r7, r3
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	2380      	movs	r3, #128	@ 0x80
 800696e:	03db      	lsls	r3, r3, #15
 8006970:	4013      	ands	r3, r2
 8006972:	d009      	beq.n	8006988 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2280      	movs	r2, #128	@ 0x80
 800697a:	0352      	lsls	r2, r2, #13
 800697c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	0018      	movs	r0, r3
 8006982:	f000 fe4e 	bl	8007622 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006986:	e05a      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006988:	23a4      	movs	r3, #164	@ 0xa4
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2280      	movs	r2, #128	@ 0x80
 8006990:	4013      	ands	r3, r2
 8006992:	d016      	beq.n	80069c2 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006994:	23a0      	movs	r3, #160	@ 0xa0
 8006996:	18fb      	adds	r3, r7, r3
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2280      	movs	r2, #128	@ 0x80
 800699c:	4013      	ands	r3, r2
 800699e:	d106      	bne.n	80069ae <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80069a0:	239c      	movs	r3, #156	@ 0x9c
 80069a2:	18fb      	adds	r3, r7, r3
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	2380      	movs	r3, #128	@ 0x80
 80069a8:	041b      	lsls	r3, r3, #16
 80069aa:	4013      	ands	r3, r2
 80069ac:	d009      	beq.n	80069c2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d042      	beq.n	8006a3c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	0010      	movs	r0, r2
 80069be:	4798      	blx	r3
    }
    return;
 80069c0:	e03c      	b.n	8006a3c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069c2:	23a4      	movs	r3, #164	@ 0xa4
 80069c4:	18fb      	adds	r3, r7, r3
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2240      	movs	r2, #64	@ 0x40
 80069ca:	4013      	ands	r3, r2
 80069cc:	d00a      	beq.n	80069e4 <HAL_UART_IRQHandler+0x5e0>
 80069ce:	23a0      	movs	r3, #160	@ 0xa0
 80069d0:	18fb      	adds	r3, r7, r3
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2240      	movs	r2, #64	@ 0x40
 80069d6:	4013      	ands	r3, r2
 80069d8:	d004      	beq.n	80069e4 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	0018      	movs	r0, r3
 80069de:	f000 fdf4 	bl	80075ca <UART_EndTransmit_IT>
    return;
 80069e2:	e02c      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80069e4:	23a4      	movs	r3, #164	@ 0xa4
 80069e6:	18fb      	adds	r3, r7, r3
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	2380      	movs	r3, #128	@ 0x80
 80069ec:	041b      	lsls	r3, r3, #16
 80069ee:	4013      	ands	r3, r2
 80069f0:	d00b      	beq.n	8006a0a <HAL_UART_IRQHandler+0x606>
 80069f2:	23a0      	movs	r3, #160	@ 0xa0
 80069f4:	18fb      	adds	r3, r7, r3
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	2380      	movs	r3, #128	@ 0x80
 80069fa:	05db      	lsls	r3, r3, #23
 80069fc:	4013      	ands	r3, r2
 80069fe:	d004      	beq.n	8006a0a <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	0018      	movs	r0, r3
 8006a04:	f000 fe1d 	bl	8007642 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a08:	e019      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006a0a:	23a4      	movs	r3, #164	@ 0xa4
 8006a0c:	18fb      	adds	r3, r7, r3
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	2380      	movs	r3, #128	@ 0x80
 8006a12:	045b      	lsls	r3, r3, #17
 8006a14:	4013      	ands	r3, r2
 8006a16:	d012      	beq.n	8006a3e <HAL_UART_IRQHandler+0x63a>
 8006a18:	23a0      	movs	r3, #160	@ 0xa0
 8006a1a:	18fb      	adds	r3, r7, r3
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	da0d      	bge.n	8006a3e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	0018      	movs	r0, r3
 8006a26:	f000 fe04 	bl	8007632 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a2a:	e008      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
      return;
 8006a2c:	46c0      	nop			@ (mov r8, r8)
 8006a2e:	e006      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
    return;
 8006a30:	46c0      	nop			@ (mov r8, r8)
 8006a32:	e004      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
      return;
 8006a34:	46c0      	nop			@ (mov r8, r8)
 8006a36:	e002      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
      return;
 8006a38:	46c0      	nop			@ (mov r8, r8)
 8006a3a:	e000      	b.n	8006a3e <HAL_UART_IRQHandler+0x63a>
    return;
 8006a3c:	46c0      	nop			@ (mov r8, r8)
  }
}
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b02a      	add	sp, #168	@ 0xa8
 8006a42:	bdb0      	pop	{r4, r5, r7, pc}
 8006a44:	fffffeff 	.word	0xfffffeff
 8006a48:	fffffedf 	.word	0xfffffedf
 8006a4c:	effffffe 	.word	0xeffffffe

08006a50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a58:	46c0      	nop			@ (mov r8, r8)
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	b002      	add	sp, #8
 8006a5e:	bd80      	pop	{r7, pc}

08006a60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a68:	46c0      	nop			@ (mov r8, r8)
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	b002      	add	sp, #8
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	000a      	movs	r2, r1
 8006a7a:	1cbb      	adds	r3, r7, #2
 8006a7c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a7e:	46c0      	nop			@ (mov r8, r8)
 8006a80:	46bd      	mov	sp, r7
 8006a82:	b002      	add	sp, #8
 8006a84:	bd80      	pop	{r7, pc}
	...

08006a88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a88:	b5b0      	push	{r4, r5, r7, lr}
 8006a8a:	b090      	sub	sp, #64	@ 0x40
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a90:	231a      	movs	r3, #26
 8006a92:	2220      	movs	r2, #32
 8006a94:	189b      	adds	r3, r3, r2
 8006a96:	19db      	adds	r3, r3, r7
 8006a98:	2200      	movs	r2, #0
 8006a9a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	431a      	orrs	r2, r3
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	431a      	orrs	r2, r3
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	69db      	ldr	r3, [r3, #28]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4ac1      	ldr	r2, [pc, #772]	@ (8006dc0 <UART_SetConfig+0x338>)
 8006abc:	4013      	ands	r3, r2
 8006abe:	0019      	movs	r1, r3
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac6:	430b      	orrs	r3, r1
 8006ac8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	4abc      	ldr	r2, [pc, #752]	@ (8006dc4 <UART_SetConfig+0x33c>)
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad8:	68d9      	ldr	r1, [r3, #12]
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	0003      	movs	r3, r0
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae6:	699b      	ldr	r3, [r3, #24]
 8006ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4ab6      	ldr	r2, [pc, #728]	@ (8006dc8 <UART_SetConfig+0x340>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d009      	beq.n	8006b08 <UART_SetConfig+0x80>
 8006af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4ab4      	ldr	r2, [pc, #720]	@ (8006dcc <UART_SetConfig+0x344>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d004      	beq.n	8006b08 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b04:	4313      	orrs	r3, r2
 8006b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	4ab0      	ldr	r2, [pc, #704]	@ (8006dd0 <UART_SetConfig+0x348>)
 8006b10:	4013      	ands	r3, r2
 8006b12:	0019      	movs	r1, r3
 8006b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b1a:	430b      	orrs	r3, r1
 8006b1c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b24:	220f      	movs	r2, #15
 8006b26:	4393      	bics	r3, r2
 8006b28:	0018      	movs	r0, r3
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	0003      	movs	r3, r0
 8006b34:	430b      	orrs	r3, r1
 8006b36:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4aa5      	ldr	r2, [pc, #660]	@ (8006dd4 <UART_SetConfig+0x34c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d131      	bne.n	8006ba6 <UART_SetConfig+0x11e>
 8006b42:	4ba5      	ldr	r3, [pc, #660]	@ (8006dd8 <UART_SetConfig+0x350>)
 8006b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b46:	2203      	movs	r2, #3
 8006b48:	4013      	ands	r3, r2
 8006b4a:	2b03      	cmp	r3, #3
 8006b4c:	d01d      	beq.n	8006b8a <UART_SetConfig+0x102>
 8006b4e:	d823      	bhi.n	8006b98 <UART_SetConfig+0x110>
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d00c      	beq.n	8006b6e <UART_SetConfig+0xe6>
 8006b54:	d820      	bhi.n	8006b98 <UART_SetConfig+0x110>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d002      	beq.n	8006b60 <UART_SetConfig+0xd8>
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d00e      	beq.n	8006b7c <UART_SetConfig+0xf4>
 8006b5e:	e01b      	b.n	8006b98 <UART_SetConfig+0x110>
 8006b60:	231b      	movs	r3, #27
 8006b62:	2220      	movs	r2, #32
 8006b64:	189b      	adds	r3, r3, r2
 8006b66:	19db      	adds	r3, r3, r7
 8006b68:	2200      	movs	r2, #0
 8006b6a:	701a      	strb	r2, [r3, #0]
 8006b6c:	e154      	b.n	8006e18 <UART_SetConfig+0x390>
 8006b6e:	231b      	movs	r3, #27
 8006b70:	2220      	movs	r2, #32
 8006b72:	189b      	adds	r3, r3, r2
 8006b74:	19db      	adds	r3, r3, r7
 8006b76:	2202      	movs	r2, #2
 8006b78:	701a      	strb	r2, [r3, #0]
 8006b7a:	e14d      	b.n	8006e18 <UART_SetConfig+0x390>
 8006b7c:	231b      	movs	r3, #27
 8006b7e:	2220      	movs	r2, #32
 8006b80:	189b      	adds	r3, r3, r2
 8006b82:	19db      	adds	r3, r3, r7
 8006b84:	2204      	movs	r2, #4
 8006b86:	701a      	strb	r2, [r3, #0]
 8006b88:	e146      	b.n	8006e18 <UART_SetConfig+0x390>
 8006b8a:	231b      	movs	r3, #27
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	189b      	adds	r3, r3, r2
 8006b90:	19db      	adds	r3, r3, r7
 8006b92:	2208      	movs	r2, #8
 8006b94:	701a      	strb	r2, [r3, #0]
 8006b96:	e13f      	b.n	8006e18 <UART_SetConfig+0x390>
 8006b98:	231b      	movs	r3, #27
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	189b      	adds	r3, r3, r2
 8006b9e:	19db      	adds	r3, r3, r7
 8006ba0:	2210      	movs	r2, #16
 8006ba2:	701a      	strb	r2, [r3, #0]
 8006ba4:	e138      	b.n	8006e18 <UART_SetConfig+0x390>
 8006ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a8c      	ldr	r2, [pc, #560]	@ (8006ddc <UART_SetConfig+0x354>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d131      	bne.n	8006c14 <UART_SetConfig+0x18c>
 8006bb0:	4b89      	ldr	r3, [pc, #548]	@ (8006dd8 <UART_SetConfig+0x350>)
 8006bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb4:	220c      	movs	r2, #12
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	2b0c      	cmp	r3, #12
 8006bba:	d01d      	beq.n	8006bf8 <UART_SetConfig+0x170>
 8006bbc:	d823      	bhi.n	8006c06 <UART_SetConfig+0x17e>
 8006bbe:	2b08      	cmp	r3, #8
 8006bc0:	d00c      	beq.n	8006bdc <UART_SetConfig+0x154>
 8006bc2:	d820      	bhi.n	8006c06 <UART_SetConfig+0x17e>
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <UART_SetConfig+0x146>
 8006bc8:	2b04      	cmp	r3, #4
 8006bca:	d00e      	beq.n	8006bea <UART_SetConfig+0x162>
 8006bcc:	e01b      	b.n	8006c06 <UART_SetConfig+0x17e>
 8006bce:	231b      	movs	r3, #27
 8006bd0:	2220      	movs	r2, #32
 8006bd2:	189b      	adds	r3, r3, r2
 8006bd4:	19db      	adds	r3, r3, r7
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	701a      	strb	r2, [r3, #0]
 8006bda:	e11d      	b.n	8006e18 <UART_SetConfig+0x390>
 8006bdc:	231b      	movs	r3, #27
 8006bde:	2220      	movs	r2, #32
 8006be0:	189b      	adds	r3, r3, r2
 8006be2:	19db      	adds	r3, r3, r7
 8006be4:	2202      	movs	r2, #2
 8006be6:	701a      	strb	r2, [r3, #0]
 8006be8:	e116      	b.n	8006e18 <UART_SetConfig+0x390>
 8006bea:	231b      	movs	r3, #27
 8006bec:	2220      	movs	r2, #32
 8006bee:	189b      	adds	r3, r3, r2
 8006bf0:	19db      	adds	r3, r3, r7
 8006bf2:	2204      	movs	r2, #4
 8006bf4:	701a      	strb	r2, [r3, #0]
 8006bf6:	e10f      	b.n	8006e18 <UART_SetConfig+0x390>
 8006bf8:	231b      	movs	r3, #27
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	189b      	adds	r3, r3, r2
 8006bfe:	19db      	adds	r3, r3, r7
 8006c00:	2208      	movs	r2, #8
 8006c02:	701a      	strb	r2, [r3, #0]
 8006c04:	e108      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c06:	231b      	movs	r3, #27
 8006c08:	2220      	movs	r2, #32
 8006c0a:	189b      	adds	r3, r3, r2
 8006c0c:	19db      	adds	r3, r3, r7
 8006c0e:	2210      	movs	r2, #16
 8006c10:	701a      	strb	r2, [r3, #0]
 8006c12:	e101      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a71      	ldr	r2, [pc, #452]	@ (8006de0 <UART_SetConfig+0x358>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d131      	bne.n	8006c82 <UART_SetConfig+0x1fa>
 8006c1e:	4b6e      	ldr	r3, [pc, #440]	@ (8006dd8 <UART_SetConfig+0x350>)
 8006c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c22:	2230      	movs	r2, #48	@ 0x30
 8006c24:	4013      	ands	r3, r2
 8006c26:	2b30      	cmp	r3, #48	@ 0x30
 8006c28:	d01d      	beq.n	8006c66 <UART_SetConfig+0x1de>
 8006c2a:	d823      	bhi.n	8006c74 <UART_SetConfig+0x1ec>
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	d00c      	beq.n	8006c4a <UART_SetConfig+0x1c2>
 8006c30:	d820      	bhi.n	8006c74 <UART_SetConfig+0x1ec>
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d002      	beq.n	8006c3c <UART_SetConfig+0x1b4>
 8006c36:	2b10      	cmp	r3, #16
 8006c38:	d00e      	beq.n	8006c58 <UART_SetConfig+0x1d0>
 8006c3a:	e01b      	b.n	8006c74 <UART_SetConfig+0x1ec>
 8006c3c:	231b      	movs	r3, #27
 8006c3e:	2220      	movs	r2, #32
 8006c40:	189b      	adds	r3, r3, r2
 8006c42:	19db      	adds	r3, r3, r7
 8006c44:	2200      	movs	r2, #0
 8006c46:	701a      	strb	r2, [r3, #0]
 8006c48:	e0e6      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c4a:	231b      	movs	r3, #27
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	189b      	adds	r3, r3, r2
 8006c50:	19db      	adds	r3, r3, r7
 8006c52:	2202      	movs	r2, #2
 8006c54:	701a      	strb	r2, [r3, #0]
 8006c56:	e0df      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c58:	231b      	movs	r3, #27
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	189b      	adds	r3, r3, r2
 8006c5e:	19db      	adds	r3, r3, r7
 8006c60:	2204      	movs	r2, #4
 8006c62:	701a      	strb	r2, [r3, #0]
 8006c64:	e0d8      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c66:	231b      	movs	r3, #27
 8006c68:	2220      	movs	r2, #32
 8006c6a:	189b      	adds	r3, r3, r2
 8006c6c:	19db      	adds	r3, r3, r7
 8006c6e:	2208      	movs	r2, #8
 8006c70:	701a      	strb	r2, [r3, #0]
 8006c72:	e0d1      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c74:	231b      	movs	r3, #27
 8006c76:	2220      	movs	r2, #32
 8006c78:	189b      	adds	r3, r3, r2
 8006c7a:	19db      	adds	r3, r3, r7
 8006c7c:	2210      	movs	r2, #16
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	e0ca      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a57      	ldr	r2, [pc, #348]	@ (8006de4 <UART_SetConfig+0x35c>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d106      	bne.n	8006c9a <UART_SetConfig+0x212>
 8006c8c:	231b      	movs	r3, #27
 8006c8e:	2220      	movs	r2, #32
 8006c90:	189b      	adds	r3, r3, r2
 8006c92:	19db      	adds	r3, r3, r7
 8006c94:	2200      	movs	r2, #0
 8006c96:	701a      	strb	r2, [r3, #0]
 8006c98:	e0be      	b.n	8006e18 <UART_SetConfig+0x390>
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a52      	ldr	r2, [pc, #328]	@ (8006de8 <UART_SetConfig+0x360>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d106      	bne.n	8006cb2 <UART_SetConfig+0x22a>
 8006ca4:	231b      	movs	r3, #27
 8006ca6:	2220      	movs	r2, #32
 8006ca8:	189b      	adds	r3, r3, r2
 8006caa:	19db      	adds	r3, r3, r7
 8006cac:	2200      	movs	r2, #0
 8006cae:	701a      	strb	r2, [r3, #0]
 8006cb0:	e0b2      	b.n	8006e18 <UART_SetConfig+0x390>
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a4d      	ldr	r2, [pc, #308]	@ (8006dec <UART_SetConfig+0x364>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d106      	bne.n	8006cca <UART_SetConfig+0x242>
 8006cbc:	231b      	movs	r3, #27
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	189b      	adds	r3, r3, r2
 8006cc2:	19db      	adds	r3, r3, r7
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	701a      	strb	r2, [r3, #0]
 8006cc8:	e0a6      	b.n	8006e18 <UART_SetConfig+0x390>
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a3e      	ldr	r2, [pc, #248]	@ (8006dc8 <UART_SetConfig+0x340>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d13e      	bne.n	8006d52 <UART_SetConfig+0x2ca>
 8006cd4:	4b40      	ldr	r3, [pc, #256]	@ (8006dd8 <UART_SetConfig+0x350>)
 8006cd6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006cd8:	23c0      	movs	r3, #192	@ 0xc0
 8006cda:	011b      	lsls	r3, r3, #4
 8006cdc:	4013      	ands	r3, r2
 8006cde:	22c0      	movs	r2, #192	@ 0xc0
 8006ce0:	0112      	lsls	r2, r2, #4
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d027      	beq.n	8006d36 <UART_SetConfig+0x2ae>
 8006ce6:	22c0      	movs	r2, #192	@ 0xc0
 8006ce8:	0112      	lsls	r2, r2, #4
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d82a      	bhi.n	8006d44 <UART_SetConfig+0x2bc>
 8006cee:	2280      	movs	r2, #128	@ 0x80
 8006cf0:	0112      	lsls	r2, r2, #4
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d011      	beq.n	8006d1a <UART_SetConfig+0x292>
 8006cf6:	2280      	movs	r2, #128	@ 0x80
 8006cf8:	0112      	lsls	r2, r2, #4
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d822      	bhi.n	8006d44 <UART_SetConfig+0x2bc>
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d004      	beq.n	8006d0c <UART_SetConfig+0x284>
 8006d02:	2280      	movs	r2, #128	@ 0x80
 8006d04:	00d2      	lsls	r2, r2, #3
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d00e      	beq.n	8006d28 <UART_SetConfig+0x2a0>
 8006d0a:	e01b      	b.n	8006d44 <UART_SetConfig+0x2bc>
 8006d0c:	231b      	movs	r3, #27
 8006d0e:	2220      	movs	r2, #32
 8006d10:	189b      	adds	r3, r3, r2
 8006d12:	19db      	adds	r3, r3, r7
 8006d14:	2200      	movs	r2, #0
 8006d16:	701a      	strb	r2, [r3, #0]
 8006d18:	e07e      	b.n	8006e18 <UART_SetConfig+0x390>
 8006d1a:	231b      	movs	r3, #27
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	189b      	adds	r3, r3, r2
 8006d20:	19db      	adds	r3, r3, r7
 8006d22:	2202      	movs	r2, #2
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	e077      	b.n	8006e18 <UART_SetConfig+0x390>
 8006d28:	231b      	movs	r3, #27
 8006d2a:	2220      	movs	r2, #32
 8006d2c:	189b      	adds	r3, r3, r2
 8006d2e:	19db      	adds	r3, r3, r7
 8006d30:	2204      	movs	r2, #4
 8006d32:	701a      	strb	r2, [r3, #0]
 8006d34:	e070      	b.n	8006e18 <UART_SetConfig+0x390>
 8006d36:	231b      	movs	r3, #27
 8006d38:	2220      	movs	r2, #32
 8006d3a:	189b      	adds	r3, r3, r2
 8006d3c:	19db      	adds	r3, r3, r7
 8006d3e:	2208      	movs	r2, #8
 8006d40:	701a      	strb	r2, [r3, #0]
 8006d42:	e069      	b.n	8006e18 <UART_SetConfig+0x390>
 8006d44:	231b      	movs	r3, #27
 8006d46:	2220      	movs	r2, #32
 8006d48:	189b      	adds	r3, r3, r2
 8006d4a:	19db      	adds	r3, r3, r7
 8006d4c:	2210      	movs	r2, #16
 8006d4e:	701a      	strb	r2, [r3, #0]
 8006d50:	e062      	b.n	8006e18 <UART_SetConfig+0x390>
 8006d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a1d      	ldr	r2, [pc, #116]	@ (8006dcc <UART_SetConfig+0x344>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d157      	bne.n	8006e0c <UART_SetConfig+0x384>
 8006d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8006dd8 <UART_SetConfig+0x350>)
 8006d5e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006d60:	23c0      	movs	r3, #192	@ 0xc0
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	4013      	ands	r3, r2
 8006d66:	22c0      	movs	r2, #192	@ 0xc0
 8006d68:	0092      	lsls	r2, r2, #2
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d040      	beq.n	8006df0 <UART_SetConfig+0x368>
 8006d6e:	22c0      	movs	r2, #192	@ 0xc0
 8006d70:	0092      	lsls	r2, r2, #2
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d843      	bhi.n	8006dfe <UART_SetConfig+0x376>
 8006d76:	2280      	movs	r2, #128	@ 0x80
 8006d78:	0092      	lsls	r2, r2, #2
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d011      	beq.n	8006da2 <UART_SetConfig+0x31a>
 8006d7e:	2280      	movs	r2, #128	@ 0x80
 8006d80:	0092      	lsls	r2, r2, #2
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d83b      	bhi.n	8006dfe <UART_SetConfig+0x376>
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d004      	beq.n	8006d94 <UART_SetConfig+0x30c>
 8006d8a:	2280      	movs	r2, #128	@ 0x80
 8006d8c:	0052      	lsls	r2, r2, #1
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00e      	beq.n	8006db0 <UART_SetConfig+0x328>
 8006d92:	e034      	b.n	8006dfe <UART_SetConfig+0x376>
 8006d94:	231b      	movs	r3, #27
 8006d96:	2220      	movs	r2, #32
 8006d98:	189b      	adds	r3, r3, r2
 8006d9a:	19db      	adds	r3, r3, r7
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	701a      	strb	r2, [r3, #0]
 8006da0:	e03a      	b.n	8006e18 <UART_SetConfig+0x390>
 8006da2:	231b      	movs	r3, #27
 8006da4:	2220      	movs	r2, #32
 8006da6:	189b      	adds	r3, r3, r2
 8006da8:	19db      	adds	r3, r3, r7
 8006daa:	2202      	movs	r2, #2
 8006dac:	701a      	strb	r2, [r3, #0]
 8006dae:	e033      	b.n	8006e18 <UART_SetConfig+0x390>
 8006db0:	231b      	movs	r3, #27
 8006db2:	2220      	movs	r2, #32
 8006db4:	189b      	adds	r3, r3, r2
 8006db6:	19db      	adds	r3, r3, r7
 8006db8:	2204      	movs	r2, #4
 8006dba:	701a      	strb	r2, [r3, #0]
 8006dbc:	e02c      	b.n	8006e18 <UART_SetConfig+0x390>
 8006dbe:	46c0      	nop			@ (mov r8, r8)
 8006dc0:	cfff69f3 	.word	0xcfff69f3
 8006dc4:	ffffcfff 	.word	0xffffcfff
 8006dc8:	40008000 	.word	0x40008000
 8006dcc:	40008400 	.word	0x40008400
 8006dd0:	11fff4ff 	.word	0x11fff4ff
 8006dd4:	40013800 	.word	0x40013800
 8006dd8:	40021000 	.word	0x40021000
 8006ddc:	40004400 	.word	0x40004400
 8006de0:	40004800 	.word	0x40004800
 8006de4:	40004c00 	.word	0x40004c00
 8006de8:	40005000 	.word	0x40005000
 8006dec:	40013c00 	.word	0x40013c00
 8006df0:	231b      	movs	r3, #27
 8006df2:	2220      	movs	r2, #32
 8006df4:	189b      	adds	r3, r3, r2
 8006df6:	19db      	adds	r3, r3, r7
 8006df8:	2208      	movs	r2, #8
 8006dfa:	701a      	strb	r2, [r3, #0]
 8006dfc:	e00c      	b.n	8006e18 <UART_SetConfig+0x390>
 8006dfe:	231b      	movs	r3, #27
 8006e00:	2220      	movs	r2, #32
 8006e02:	189b      	adds	r3, r3, r2
 8006e04:	19db      	adds	r3, r3, r7
 8006e06:	2210      	movs	r2, #16
 8006e08:	701a      	strb	r2, [r3, #0]
 8006e0a:	e005      	b.n	8006e18 <UART_SetConfig+0x390>
 8006e0c:	231b      	movs	r3, #27
 8006e0e:	2220      	movs	r2, #32
 8006e10:	189b      	adds	r3, r3, r2
 8006e12:	19db      	adds	r3, r3, r7
 8006e14:	2210      	movs	r2, #16
 8006e16:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4ac1      	ldr	r2, [pc, #772]	@ (8007124 <UART_SetConfig+0x69c>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d005      	beq.n	8006e2e <UART_SetConfig+0x3a6>
 8006e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4ac0      	ldr	r2, [pc, #768]	@ (8007128 <UART_SetConfig+0x6a0>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d000      	beq.n	8006e2e <UART_SetConfig+0x3a6>
 8006e2c:	e093      	b.n	8006f56 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e2e:	231b      	movs	r3, #27
 8006e30:	2220      	movs	r2, #32
 8006e32:	189b      	adds	r3, r3, r2
 8006e34:	19db      	adds	r3, r3, r7
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	2b08      	cmp	r3, #8
 8006e3a:	d015      	beq.n	8006e68 <UART_SetConfig+0x3e0>
 8006e3c:	dc18      	bgt.n	8006e70 <UART_SetConfig+0x3e8>
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	d00d      	beq.n	8006e5e <UART_SetConfig+0x3d6>
 8006e42:	dc15      	bgt.n	8006e70 <UART_SetConfig+0x3e8>
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d002      	beq.n	8006e4e <UART_SetConfig+0x3c6>
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d005      	beq.n	8006e58 <UART_SetConfig+0x3d0>
 8006e4c:	e010      	b.n	8006e70 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e4e:	f7fd ff69 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8006e52:	0003      	movs	r3, r0
 8006e54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e56:	e014      	b.n	8006e82 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e58:	4bb4      	ldr	r3, [pc, #720]	@ (800712c <UART_SetConfig+0x6a4>)
 8006e5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e5c:	e011      	b.n	8006e82 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e5e:	f7fd fed5 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8006e62:	0003      	movs	r3, r0
 8006e64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e66:	e00c      	b.n	8006e82 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e68:	2380      	movs	r3, #128	@ 0x80
 8006e6a:	021b      	lsls	r3, r3, #8
 8006e6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e6e:	e008      	b.n	8006e82 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006e74:	231a      	movs	r3, #26
 8006e76:	2220      	movs	r2, #32
 8006e78:	189b      	adds	r3, r3, r2
 8006e7a:	19db      	adds	r3, r3, r7
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	701a      	strb	r2, [r3, #0]
        break;
 8006e80:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d100      	bne.n	8006e8a <UART_SetConfig+0x402>
 8006e88:	e135      	b.n	80070f6 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e8e:	4ba8      	ldr	r3, [pc, #672]	@ (8007130 <UART_SetConfig+0x6a8>)
 8006e90:	0052      	lsls	r2, r2, #1
 8006e92:	5ad3      	ldrh	r3, [r2, r3]
 8006e94:	0019      	movs	r1, r3
 8006e96:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006e98:	f7f9 f93e 	bl	8000118 <__udivsi3>
 8006e9c:	0003      	movs	r3, r0
 8006e9e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	0013      	movs	r3, r2
 8006ea6:	005b      	lsls	r3, r3, #1
 8006ea8:	189b      	adds	r3, r3, r2
 8006eaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d305      	bcc.n	8006ebc <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006eb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d906      	bls.n	8006eca <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006ebc:	231a      	movs	r3, #26
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	189b      	adds	r3, r3, r2
 8006ec2:	19db      	adds	r3, r3, r7
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	e044      	b.n	8006f54 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	2300      	movs	r3, #0
 8006ed0:	61fb      	str	r3, [r7, #28]
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ed6:	4b96      	ldr	r3, [pc, #600]	@ (8007130 <UART_SetConfig+0x6a8>)
 8006ed8:	0052      	lsls	r2, r2, #1
 8006eda:	5ad3      	ldrh	r3, [r2, r3]
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]
 8006ee2:	693a      	ldr	r2, [r7, #16]
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	69b8      	ldr	r0, [r7, #24]
 8006ee8:	69f9      	ldr	r1, [r7, #28]
 8006eea:	f7f9 fa8b 	bl	8000404 <__aeabi_uldivmod>
 8006eee:	0002      	movs	r2, r0
 8006ef0:	000b      	movs	r3, r1
 8006ef2:	0e11      	lsrs	r1, r2, #24
 8006ef4:	021d      	lsls	r5, r3, #8
 8006ef6:	430d      	orrs	r5, r1
 8006ef8:	0214      	lsls	r4, r2, #8
 8006efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	085b      	lsrs	r3, r3, #1
 8006f00:	60bb      	str	r3, [r7, #8]
 8006f02:	2300      	movs	r3, #0
 8006f04:	60fb      	str	r3, [r7, #12]
 8006f06:	68b8      	ldr	r0, [r7, #8]
 8006f08:	68f9      	ldr	r1, [r7, #12]
 8006f0a:	1900      	adds	r0, r0, r4
 8006f0c:	4169      	adcs	r1, r5
 8006f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	603b      	str	r3, [r7, #0]
 8006f14:	2300      	movs	r3, #0
 8006f16:	607b      	str	r3, [r7, #4]
 8006f18:	683a      	ldr	r2, [r7, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f7f9 fa72 	bl	8000404 <__aeabi_uldivmod>
 8006f20:	0002      	movs	r2, r0
 8006f22:	000b      	movs	r3, r1
 8006f24:	0013      	movs	r3, r2
 8006f26:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f2a:	23c0      	movs	r3, #192	@ 0xc0
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d309      	bcc.n	8006f46 <UART_SetConfig+0x4be>
 8006f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f34:	2380      	movs	r3, #128	@ 0x80
 8006f36:	035b      	lsls	r3, r3, #13
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d204      	bcs.n	8006f46 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f42:	60da      	str	r2, [r3, #12]
 8006f44:	e006      	b.n	8006f54 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006f46:	231a      	movs	r3, #26
 8006f48:	2220      	movs	r2, #32
 8006f4a:	189b      	adds	r3, r3, r2
 8006f4c:	19db      	adds	r3, r3, r7
 8006f4e:	2201      	movs	r2, #1
 8006f50:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8006f52:	e0d0      	b.n	80070f6 <UART_SetConfig+0x66e>
 8006f54:	e0cf      	b.n	80070f6 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f58:	69da      	ldr	r2, [r3, #28]
 8006f5a:	2380      	movs	r3, #128	@ 0x80
 8006f5c:	021b      	lsls	r3, r3, #8
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d000      	beq.n	8006f64 <UART_SetConfig+0x4dc>
 8006f62:	e070      	b.n	8007046 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006f64:	231b      	movs	r3, #27
 8006f66:	2220      	movs	r2, #32
 8006f68:	189b      	adds	r3, r3, r2
 8006f6a:	19db      	adds	r3, r3, r7
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	2b08      	cmp	r3, #8
 8006f70:	d015      	beq.n	8006f9e <UART_SetConfig+0x516>
 8006f72:	dc18      	bgt.n	8006fa6 <UART_SetConfig+0x51e>
 8006f74:	2b04      	cmp	r3, #4
 8006f76:	d00d      	beq.n	8006f94 <UART_SetConfig+0x50c>
 8006f78:	dc15      	bgt.n	8006fa6 <UART_SetConfig+0x51e>
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d002      	beq.n	8006f84 <UART_SetConfig+0x4fc>
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d005      	beq.n	8006f8e <UART_SetConfig+0x506>
 8006f82:	e010      	b.n	8006fa6 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f84:	f7fd fece 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 8006f88:	0003      	movs	r3, r0
 8006f8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f8c:	e014      	b.n	8006fb8 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f8e:	4b67      	ldr	r3, [pc, #412]	@ (800712c <UART_SetConfig+0x6a4>)
 8006f90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f92:	e011      	b.n	8006fb8 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f94:	f7fd fe3a 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8006f98:	0003      	movs	r3, r0
 8006f9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f9c:	e00c      	b.n	8006fb8 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f9e:	2380      	movs	r3, #128	@ 0x80
 8006fa0:	021b      	lsls	r3, r3, #8
 8006fa2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fa4:	e008      	b.n	8006fb8 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006faa:	231a      	movs	r3, #26
 8006fac:	2220      	movs	r2, #32
 8006fae:	189b      	adds	r3, r3, r2
 8006fb0:	19db      	adds	r3, r3, r7
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	701a      	strb	r2, [r3, #0]
        break;
 8006fb6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d100      	bne.n	8006fc0 <UART_SetConfig+0x538>
 8006fbe:	e09a      	b.n	80070f6 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fc4:	4b5a      	ldr	r3, [pc, #360]	@ (8007130 <UART_SetConfig+0x6a8>)
 8006fc6:	0052      	lsls	r2, r2, #1
 8006fc8:	5ad3      	ldrh	r3, [r2, r3]
 8006fca:	0019      	movs	r1, r3
 8006fcc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006fce:	f7f9 f8a3 	bl	8000118 <__udivsi3>
 8006fd2:	0003      	movs	r3, r0
 8006fd4:	005a      	lsls	r2, r3, #1
 8006fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	085b      	lsrs	r3, r3, #1
 8006fdc:	18d2      	adds	r2, r2, r3
 8006fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	0019      	movs	r1, r3
 8006fe4:	0010      	movs	r0, r2
 8006fe6:	f7f9 f897 	bl	8000118 <__udivsi3>
 8006fea:	0003      	movs	r3, r0
 8006fec:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff0:	2b0f      	cmp	r3, #15
 8006ff2:	d921      	bls.n	8007038 <UART_SetConfig+0x5b0>
 8006ff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ff6:	2380      	movs	r3, #128	@ 0x80
 8006ff8:	025b      	lsls	r3, r3, #9
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d21c      	bcs.n	8007038 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007000:	b29a      	uxth	r2, r3
 8007002:	200e      	movs	r0, #14
 8007004:	2420      	movs	r4, #32
 8007006:	1903      	adds	r3, r0, r4
 8007008:	19db      	adds	r3, r3, r7
 800700a:	210f      	movs	r1, #15
 800700c:	438a      	bics	r2, r1
 800700e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007012:	085b      	lsrs	r3, r3, #1
 8007014:	b29b      	uxth	r3, r3
 8007016:	2207      	movs	r2, #7
 8007018:	4013      	ands	r3, r2
 800701a:	b299      	uxth	r1, r3
 800701c:	1903      	adds	r3, r0, r4
 800701e:	19db      	adds	r3, r3, r7
 8007020:	1902      	adds	r2, r0, r4
 8007022:	19d2      	adds	r2, r2, r7
 8007024:	8812      	ldrh	r2, [r2, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800702a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	1902      	adds	r2, r0, r4
 8007030:	19d2      	adds	r2, r2, r7
 8007032:	8812      	ldrh	r2, [r2, #0]
 8007034:	60da      	str	r2, [r3, #12]
 8007036:	e05e      	b.n	80070f6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007038:	231a      	movs	r3, #26
 800703a:	2220      	movs	r2, #32
 800703c:	189b      	adds	r3, r3, r2
 800703e:	19db      	adds	r3, r3, r7
 8007040:	2201      	movs	r2, #1
 8007042:	701a      	strb	r2, [r3, #0]
 8007044:	e057      	b.n	80070f6 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007046:	231b      	movs	r3, #27
 8007048:	2220      	movs	r2, #32
 800704a:	189b      	adds	r3, r3, r2
 800704c:	19db      	adds	r3, r3, r7
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	2b08      	cmp	r3, #8
 8007052:	d015      	beq.n	8007080 <UART_SetConfig+0x5f8>
 8007054:	dc18      	bgt.n	8007088 <UART_SetConfig+0x600>
 8007056:	2b04      	cmp	r3, #4
 8007058:	d00d      	beq.n	8007076 <UART_SetConfig+0x5ee>
 800705a:	dc15      	bgt.n	8007088 <UART_SetConfig+0x600>
 800705c:	2b00      	cmp	r3, #0
 800705e:	d002      	beq.n	8007066 <UART_SetConfig+0x5de>
 8007060:	2b02      	cmp	r3, #2
 8007062:	d005      	beq.n	8007070 <UART_SetConfig+0x5e8>
 8007064:	e010      	b.n	8007088 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007066:	f7fd fe5d 	bl	8004d24 <HAL_RCC_GetPCLK1Freq>
 800706a:	0003      	movs	r3, r0
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800706e:	e014      	b.n	800709a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007070:	4b2e      	ldr	r3, [pc, #184]	@ (800712c <UART_SetConfig+0x6a4>)
 8007072:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007074:	e011      	b.n	800709a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007076:	f7fd fdc9 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 800707a:	0003      	movs	r3, r0
 800707c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800707e:	e00c      	b.n	800709a <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007080:	2380      	movs	r3, #128	@ 0x80
 8007082:	021b      	lsls	r3, r3, #8
 8007084:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007086:	e008      	b.n	800709a <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8007088:	2300      	movs	r3, #0
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800708c:	231a      	movs	r3, #26
 800708e:	2220      	movs	r2, #32
 8007090:	189b      	adds	r3, r3, r2
 8007092:	19db      	adds	r3, r3, r7
 8007094:	2201      	movs	r2, #1
 8007096:	701a      	strb	r2, [r3, #0]
        break;
 8007098:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800709a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800709c:	2b00      	cmp	r3, #0
 800709e:	d02a      	beq.n	80070f6 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070a4:	4b22      	ldr	r3, [pc, #136]	@ (8007130 <UART_SetConfig+0x6a8>)
 80070a6:	0052      	lsls	r2, r2, #1
 80070a8:	5ad3      	ldrh	r3, [r2, r3]
 80070aa:	0019      	movs	r1, r3
 80070ac:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80070ae:	f7f9 f833 	bl	8000118 <__udivsi3>
 80070b2:	0003      	movs	r3, r0
 80070b4:	001a      	movs	r2, r3
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	085b      	lsrs	r3, r3, #1
 80070bc:	18d2      	adds	r2, r2, r3
 80070be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	0019      	movs	r1, r3
 80070c4:	0010      	movs	r0, r2
 80070c6:	f7f9 f827 	bl	8000118 <__udivsi3>
 80070ca:	0003      	movs	r3, r0
 80070cc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d0:	2b0f      	cmp	r3, #15
 80070d2:	d90a      	bls.n	80070ea <UART_SetConfig+0x662>
 80070d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070d6:	2380      	movs	r3, #128	@ 0x80
 80070d8:	025b      	lsls	r3, r3, #9
 80070da:	429a      	cmp	r2, r3
 80070dc:	d205      	bcs.n	80070ea <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	60da      	str	r2, [r3, #12]
 80070e8:	e005      	b.n	80070f6 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80070ea:	231a      	movs	r3, #26
 80070ec:	2220      	movs	r2, #32
 80070ee:	189b      	adds	r3, r3, r2
 80070f0:	19db      	adds	r3, r3, r7
 80070f2:	2201      	movs	r2, #1
 80070f4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80070f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f8:	226a      	movs	r2, #106	@ 0x6a
 80070fa:	2101      	movs	r1, #1
 80070fc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80070fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007100:	2268      	movs	r2, #104	@ 0x68
 8007102:	2101      	movs	r1, #1
 8007104:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007108:	2200      	movs	r2, #0
 800710a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800710c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710e:	2200      	movs	r2, #0
 8007110:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007112:	231a      	movs	r3, #26
 8007114:	2220      	movs	r2, #32
 8007116:	189b      	adds	r3, r3, r2
 8007118:	19db      	adds	r3, r3, r7
 800711a:	781b      	ldrb	r3, [r3, #0]
}
 800711c:	0018      	movs	r0, r3
 800711e:	46bd      	mov	sp, r7
 8007120:	b010      	add	sp, #64	@ 0x40
 8007122:	bdb0      	pop	{r4, r5, r7, pc}
 8007124:	40008000 	.word	0x40008000
 8007128:	40008400 	.word	0x40008400
 800712c:	00f42400 	.word	0x00f42400
 8007130:	0800d750 	.word	0x0800d750

08007134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007140:	2208      	movs	r2, #8
 8007142:	4013      	ands	r3, r2
 8007144:	d00b      	beq.n	800715e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	4a4a      	ldr	r2, [pc, #296]	@ (8007278 <UART_AdvFeatureConfig+0x144>)
 800714e:	4013      	ands	r3, r2
 8007150:	0019      	movs	r1, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	2201      	movs	r2, #1
 8007164:	4013      	ands	r3, r2
 8007166:	d00b      	beq.n	8007180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	4a43      	ldr	r2, [pc, #268]	@ (800727c <UART_AdvFeatureConfig+0x148>)
 8007170:	4013      	ands	r3, r2
 8007172:	0019      	movs	r1, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	430a      	orrs	r2, r1
 800717e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007184:	2202      	movs	r2, #2
 8007186:	4013      	ands	r3, r2
 8007188:	d00b      	beq.n	80071a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	4a3b      	ldr	r2, [pc, #236]	@ (8007280 <UART_AdvFeatureConfig+0x14c>)
 8007192:	4013      	ands	r3, r2
 8007194:	0019      	movs	r1, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a6:	2204      	movs	r2, #4
 80071a8:	4013      	ands	r3, r2
 80071aa:	d00b      	beq.n	80071c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	4a34      	ldr	r2, [pc, #208]	@ (8007284 <UART_AdvFeatureConfig+0x150>)
 80071b4:	4013      	ands	r3, r2
 80071b6:	0019      	movs	r1, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	430a      	orrs	r2, r1
 80071c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c8:	2210      	movs	r2, #16
 80071ca:	4013      	ands	r3, r2
 80071cc:	d00b      	beq.n	80071e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	4a2c      	ldr	r2, [pc, #176]	@ (8007288 <UART_AdvFeatureConfig+0x154>)
 80071d6:	4013      	ands	r3, r2
 80071d8:	0019      	movs	r1, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ea:	2220      	movs	r2, #32
 80071ec:	4013      	ands	r3, r2
 80071ee:	d00b      	beq.n	8007208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	4a25      	ldr	r2, [pc, #148]	@ (800728c <UART_AdvFeatureConfig+0x158>)
 80071f8:	4013      	ands	r3, r2
 80071fa:	0019      	movs	r1, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800720c:	2240      	movs	r2, #64	@ 0x40
 800720e:	4013      	ands	r3, r2
 8007210:	d01d      	beq.n	800724e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	4a1d      	ldr	r2, [pc, #116]	@ (8007290 <UART_AdvFeatureConfig+0x15c>)
 800721a:	4013      	ands	r3, r2
 800721c:	0019      	movs	r1, r3
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800722e:	2380      	movs	r3, #128	@ 0x80
 8007230:	035b      	lsls	r3, r3, #13
 8007232:	429a      	cmp	r2, r3
 8007234:	d10b      	bne.n	800724e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	4a15      	ldr	r2, [pc, #84]	@ (8007294 <UART_AdvFeatureConfig+0x160>)
 800723e:	4013      	ands	r3, r2
 8007240:	0019      	movs	r1, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	430a      	orrs	r2, r1
 800724c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007252:	2280      	movs	r2, #128	@ 0x80
 8007254:	4013      	ands	r3, r2
 8007256:	d00b      	beq.n	8007270 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	4a0e      	ldr	r2, [pc, #56]	@ (8007298 <UART_AdvFeatureConfig+0x164>)
 8007260:	4013      	ands	r3, r2
 8007262:	0019      	movs	r1, r3
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	430a      	orrs	r2, r1
 800726e:	605a      	str	r2, [r3, #4]
  }
}
 8007270:	46c0      	nop			@ (mov r8, r8)
 8007272:	46bd      	mov	sp, r7
 8007274:	b002      	add	sp, #8
 8007276:	bd80      	pop	{r7, pc}
 8007278:	ffff7fff 	.word	0xffff7fff
 800727c:	fffdffff 	.word	0xfffdffff
 8007280:	fffeffff 	.word	0xfffeffff
 8007284:	fffbffff 	.word	0xfffbffff
 8007288:	ffffefff 	.word	0xffffefff
 800728c:	ffffdfff 	.word	0xffffdfff
 8007290:	ffefffff 	.word	0xffefffff
 8007294:	ff9fffff 	.word	0xff9fffff
 8007298:	fff7ffff 	.word	0xfff7ffff

0800729c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b092      	sub	sp, #72	@ 0x48
 80072a0:	af02      	add	r7, sp, #8
 80072a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2290      	movs	r2, #144	@ 0x90
 80072a8:	2100      	movs	r1, #0
 80072aa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072ac:	f7fa f9e0 	bl	8001670 <HAL_GetTick>
 80072b0:	0003      	movs	r3, r0
 80072b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2208      	movs	r2, #8
 80072bc:	4013      	ands	r3, r2
 80072be:	2b08      	cmp	r3, #8
 80072c0:	d12d      	bne.n	800731e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c4:	2280      	movs	r2, #128	@ 0x80
 80072c6:	0391      	lsls	r1, r2, #14
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	4a47      	ldr	r2, [pc, #284]	@ (80073e8 <UART_CheckIdleState+0x14c>)
 80072cc:	9200      	str	r2, [sp, #0]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f000 f88e 	bl	80073f0 <UART_WaitOnFlagUntilTimeout>
 80072d4:	1e03      	subs	r3, r0, #0
 80072d6:	d022      	beq.n	800731e <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072d8:	f3ef 8310 	mrs	r3, PRIMASK
 80072dc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80072de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80072e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072e2:	2301      	movs	r3, #1
 80072e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e8:	f383 8810 	msr	PRIMASK, r3
}
 80072ec:	46c0      	nop			@ (mov r8, r8)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2180      	movs	r1, #128	@ 0x80
 80072fa:	438a      	bics	r2, r1
 80072fc:	601a      	str	r2, [r3, #0]
 80072fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007304:	f383 8810 	msr	PRIMASK, r3
}
 8007308:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2288      	movs	r2, #136	@ 0x88
 800730e:	2120      	movs	r1, #32
 8007310:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2284      	movs	r2, #132	@ 0x84
 8007316:	2100      	movs	r1, #0
 8007318:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e060      	b.n	80073e0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2204      	movs	r2, #4
 8007326:	4013      	ands	r3, r2
 8007328:	2b04      	cmp	r3, #4
 800732a:	d146      	bne.n	80073ba <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800732c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800732e:	2280      	movs	r2, #128	@ 0x80
 8007330:	03d1      	lsls	r1, r2, #15
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	4a2c      	ldr	r2, [pc, #176]	@ (80073e8 <UART_CheckIdleState+0x14c>)
 8007336:	9200      	str	r2, [sp, #0]
 8007338:	2200      	movs	r2, #0
 800733a:	f000 f859 	bl	80073f0 <UART_WaitOnFlagUntilTimeout>
 800733e:	1e03      	subs	r3, r0, #0
 8007340:	d03b      	beq.n	80073ba <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007342:	f3ef 8310 	mrs	r3, PRIMASK
 8007346:	60fb      	str	r3, [r7, #12]
  return(result);
 8007348:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800734a:	637b      	str	r3, [r7, #52]	@ 0x34
 800734c:	2301      	movs	r3, #1
 800734e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f383 8810 	msr	PRIMASK, r3
}
 8007356:	46c0      	nop			@ (mov r8, r8)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4922      	ldr	r1, [pc, #136]	@ (80073ec <UART_CheckIdleState+0x150>)
 8007364:	400a      	ands	r2, r1
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	f383 8810 	msr	PRIMASK, r3
}
 8007372:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007374:	f3ef 8310 	mrs	r3, PRIMASK
 8007378:	61bb      	str	r3, [r7, #24]
  return(result);
 800737a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800737c:	633b      	str	r3, [r7, #48]	@ 0x30
 800737e:	2301      	movs	r3, #1
 8007380:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	f383 8810 	msr	PRIMASK, r3
}
 8007388:	46c0      	nop			@ (mov r8, r8)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689a      	ldr	r2, [r3, #8]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2101      	movs	r1, #1
 8007396:	438a      	bics	r2, r1
 8007398:	609a      	str	r2, [r3, #8]
 800739a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	f383 8810 	msr	PRIMASK, r3
}
 80073a4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	228c      	movs	r2, #140	@ 0x8c
 80073aa:	2120      	movs	r1, #32
 80073ac:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2284      	movs	r2, #132	@ 0x84
 80073b2:	2100      	movs	r1, #0
 80073b4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e012      	b.n	80073e0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2288      	movs	r2, #136	@ 0x88
 80073be:	2120      	movs	r1, #32
 80073c0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	228c      	movs	r2, #140	@ 0x8c
 80073c6:	2120      	movs	r1, #32
 80073c8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2284      	movs	r2, #132	@ 0x84
 80073da:	2100      	movs	r1, #0
 80073dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	0018      	movs	r0, r3
 80073e2:	46bd      	mov	sp, r7
 80073e4:	b010      	add	sp, #64	@ 0x40
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	01ffffff 	.word	0x01ffffff
 80073ec:	fffffedf 	.word	0xfffffedf

080073f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	603b      	str	r3, [r7, #0]
 80073fc:	1dfb      	adds	r3, r7, #7
 80073fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007400:	e051      	b.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	3301      	adds	r3, #1
 8007406:	d04e      	beq.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007408:	f7fa f932 	bl	8001670 <HAL_GetTick>
 800740c:	0002      	movs	r2, r0
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	69ba      	ldr	r2, [r7, #24]
 8007414:	429a      	cmp	r2, r3
 8007416:	d302      	bcc.n	800741e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d101      	bne.n	8007422 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e051      	b.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2204      	movs	r2, #4
 800742a:	4013      	ands	r3, r2
 800742c:	d03b      	beq.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	2b80      	cmp	r3, #128	@ 0x80
 8007432:	d038      	beq.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	2b40      	cmp	r3, #64	@ 0x40
 8007438:	d035      	beq.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69db      	ldr	r3, [r3, #28]
 8007440:	2208      	movs	r2, #8
 8007442:	4013      	ands	r3, r2
 8007444:	2b08      	cmp	r3, #8
 8007446:	d111      	bne.n	800746c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2208      	movs	r2, #8
 800744e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	0018      	movs	r0, r3
 8007454:	f000 f83c 	bl	80074d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2290      	movs	r2, #144	@ 0x90
 800745c:	2108      	movs	r1, #8
 800745e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2284      	movs	r2, #132	@ 0x84
 8007464:	2100      	movs	r1, #0
 8007466:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e02c      	b.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	69da      	ldr	r2, [r3, #28]
 8007472:	2380      	movs	r3, #128	@ 0x80
 8007474:	011b      	lsls	r3, r3, #4
 8007476:	401a      	ands	r2, r3
 8007478:	2380      	movs	r3, #128	@ 0x80
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	429a      	cmp	r2, r3
 800747e:	d112      	bne.n	80074a6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2280      	movs	r2, #128	@ 0x80
 8007486:	0112      	lsls	r2, r2, #4
 8007488:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	0018      	movs	r0, r3
 800748e:	f000 f81f 	bl	80074d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2290      	movs	r2, #144	@ 0x90
 8007496:	2120      	movs	r1, #32
 8007498:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2284      	movs	r2, #132	@ 0x84
 800749e:	2100      	movs	r1, #0
 80074a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e00f      	b.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	69db      	ldr	r3, [r3, #28]
 80074ac:	68ba      	ldr	r2, [r7, #8]
 80074ae:	4013      	ands	r3, r2
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	1ad3      	subs	r3, r2, r3
 80074b4:	425a      	negs	r2, r3
 80074b6:	4153      	adcs	r3, r2
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	001a      	movs	r2, r3
 80074bc:	1dfb      	adds	r3, r7, #7
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d09e      	beq.n	8007402 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	0018      	movs	r0, r3
 80074c8:	46bd      	mov	sp, r7
 80074ca:	b004      	add	sp, #16
 80074cc:	bd80      	pop	{r7, pc}
	...

080074d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08e      	sub	sp, #56	@ 0x38
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074d8:	f3ef 8310 	mrs	r3, PRIMASK
 80074dc:	617b      	str	r3, [r7, #20]
  return(result);
 80074de:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074e2:	2301      	movs	r3, #1
 80074e4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	f383 8810 	msr	PRIMASK, r3
}
 80074ec:	46c0      	nop			@ (mov r8, r8)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4926      	ldr	r1, [pc, #152]	@ (8007594 <UART_EndRxTransfer+0xc4>)
 80074fa:	400a      	ands	r2, r1
 80074fc:	601a      	str	r2, [r3, #0]
 80074fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007500:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	f383 8810 	msr	PRIMASK, r3
}
 8007508:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800750a:	f3ef 8310 	mrs	r3, PRIMASK
 800750e:	623b      	str	r3, [r7, #32]
  return(result);
 8007510:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007512:	633b      	str	r3, [r7, #48]	@ 0x30
 8007514:	2301      	movs	r3, #1
 8007516:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751a:	f383 8810 	msr	PRIMASK, r3
}
 800751e:	46c0      	nop			@ (mov r8, r8)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	689a      	ldr	r2, [r3, #8]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	491b      	ldr	r1, [pc, #108]	@ (8007598 <UART_EndRxTransfer+0xc8>)
 800752c:	400a      	ands	r2, r1
 800752e:	609a      	str	r2, [r3, #8]
 8007530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007532:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007536:	f383 8810 	msr	PRIMASK, r3
}
 800753a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007540:	2b01      	cmp	r3, #1
 8007542:	d118      	bne.n	8007576 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007544:	f3ef 8310 	mrs	r3, PRIMASK
 8007548:	60bb      	str	r3, [r7, #8]
  return(result);
 800754a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800754c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800754e:	2301      	movs	r3, #1
 8007550:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f383 8810 	msr	PRIMASK, r3
}
 8007558:	46c0      	nop			@ (mov r8, r8)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2110      	movs	r1, #16
 8007566:	438a      	bics	r2, r1
 8007568:	601a      	str	r2, [r3, #0]
 800756a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	f383 8810 	msr	PRIMASK, r3
}
 8007574:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	228c      	movs	r2, #140	@ 0x8c
 800757a:	2120      	movs	r1, #32
 800757c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800758a:	46c0      	nop			@ (mov r8, r8)
 800758c:	46bd      	mov	sp, r7
 800758e:	b00e      	add	sp, #56	@ 0x38
 8007590:	bd80      	pop	{r7, pc}
 8007592:	46c0      	nop			@ (mov r8, r8)
 8007594:	fffffedf 	.word	0xfffffedf
 8007598:	effffffe 	.word	0xeffffffe

0800759c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	225e      	movs	r2, #94	@ 0x5e
 80075ae:	2100      	movs	r1, #0
 80075b0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2256      	movs	r2, #86	@ 0x56
 80075b6:	2100      	movs	r1, #0
 80075b8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	0018      	movs	r0, r3
 80075be:	f7ff fa4f 	bl	8006a60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c2:	46c0      	nop			@ (mov r8, r8)
 80075c4:	46bd      	mov	sp, r7
 80075c6:	b004      	add	sp, #16
 80075c8:	bd80      	pop	{r7, pc}

080075ca <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b086      	sub	sp, #24
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075d2:	f3ef 8310 	mrs	r3, PRIMASK
 80075d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80075d8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075da:	617b      	str	r3, [r7, #20]
 80075dc:	2301      	movs	r3, #1
 80075de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f383 8810 	msr	PRIMASK, r3
}
 80075e6:	46c0      	nop			@ (mov r8, r8)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2140      	movs	r1, #64	@ 0x40
 80075f4:	438a      	bics	r2, r1
 80075f6:	601a      	str	r2, [r3, #0]
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	f383 8810 	msr	PRIMASK, r3
}
 8007602:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2288      	movs	r2, #136	@ 0x88
 8007608:	2120      	movs	r1, #32
 800760a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	0018      	movs	r0, r3
 8007616:	f7ff fa1b 	bl	8006a50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800761a:	46c0      	nop			@ (mov r8, r8)
 800761c:	46bd      	mov	sp, r7
 800761e:	b006      	add	sp, #24
 8007620:	bd80      	pop	{r7, pc}

08007622 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b082      	sub	sp, #8
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800762a:	46c0      	nop			@ (mov r8, r8)
 800762c:	46bd      	mov	sp, r7
 800762e:	b002      	add	sp, #8
 8007630:	bd80      	pop	{r7, pc}

08007632 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b082      	sub	sp, #8
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800763a:	46c0      	nop			@ (mov r8, r8)
 800763c:	46bd      	mov	sp, r7
 800763e:	b002      	add	sp, #8
 8007640:	bd80      	pop	{r7, pc}

08007642 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b082      	sub	sp, #8
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800764a:	46c0      	nop			@ (mov r8, r8)
 800764c:	46bd      	mov	sp, r7
 800764e:	b002      	add	sp, #8
 8007650:	bd80      	pop	{r7, pc}
	...

08007654 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2284      	movs	r2, #132	@ 0x84
 8007660:	5c9b      	ldrb	r3, [r3, r2]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d101      	bne.n	800766a <HAL_UARTEx_DisableFifoMode+0x16>
 8007666:	2302      	movs	r3, #2
 8007668:	e027      	b.n	80076ba <HAL_UARTEx_DisableFifoMode+0x66>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2284      	movs	r2, #132	@ 0x84
 800766e:	2101      	movs	r1, #1
 8007670:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2288      	movs	r2, #136	@ 0x88
 8007676:	2124      	movs	r1, #36	@ 0x24
 8007678:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2101      	movs	r1, #1
 800768e:	438a      	bics	r2, r1
 8007690:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	4a0b      	ldr	r2, [pc, #44]	@ (80076c4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007696:	4013      	ands	r3, r2
 8007698:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2288      	movs	r2, #136	@ 0x88
 80076ac:	2120      	movs	r1, #32
 80076ae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2284      	movs	r2, #132	@ 0x84
 80076b4:	2100      	movs	r1, #0
 80076b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	0018      	movs	r0, r3
 80076bc:	46bd      	mov	sp, r7
 80076be:	b004      	add	sp, #16
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	46c0      	nop			@ (mov r8, r8)
 80076c4:	dfffffff 	.word	0xdfffffff

080076c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2284      	movs	r2, #132	@ 0x84
 80076d6:	5c9b      	ldrb	r3, [r3, r2]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80076dc:	2302      	movs	r3, #2
 80076de:	e02e      	b.n	800773e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2284      	movs	r2, #132	@ 0x84
 80076e4:	2101      	movs	r1, #1
 80076e6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2288      	movs	r2, #136	@ 0x88
 80076ec:	2124      	movs	r1, #36	@ 0x24
 80076ee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	2101      	movs	r1, #1
 8007704:	438a      	bics	r2, r1
 8007706:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	00db      	lsls	r3, r3, #3
 8007710:	08d9      	lsrs	r1, r3, #3
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	430a      	orrs	r2, r1
 800771a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	0018      	movs	r0, r3
 8007720:	f000 f854 	bl	80077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2288      	movs	r2, #136	@ 0x88
 8007730:	2120      	movs	r1, #32
 8007732:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2284      	movs	r2, #132	@ 0x84
 8007738:	2100      	movs	r1, #0
 800773a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	0018      	movs	r0, r3
 8007740:	46bd      	mov	sp, r7
 8007742:	b004      	add	sp, #16
 8007744:	bd80      	pop	{r7, pc}
	...

08007748 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2284      	movs	r2, #132	@ 0x84
 8007756:	5c9b      	ldrb	r3, [r3, r2]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d101      	bne.n	8007760 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800775c:	2302      	movs	r3, #2
 800775e:	e02f      	b.n	80077c0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2284      	movs	r2, #132	@ 0x84
 8007764:	2101      	movs	r1, #1
 8007766:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2288      	movs	r2, #136	@ 0x88
 800776c:	2124      	movs	r1, #36	@ 0x24
 800776e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	2101      	movs	r1, #1
 8007784:	438a      	bics	r2, r1
 8007786:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	4a0e      	ldr	r2, [pc, #56]	@ (80077c8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007790:	4013      	ands	r3, r2
 8007792:	0019      	movs	r1, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	683a      	ldr	r2, [r7, #0]
 800779a:	430a      	orrs	r2, r1
 800779c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	0018      	movs	r0, r3
 80077a2:	f000 f813 	bl	80077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2288      	movs	r2, #136	@ 0x88
 80077b2:	2120      	movs	r1, #32
 80077b4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2284      	movs	r2, #132	@ 0x84
 80077ba:	2100      	movs	r1, #0
 80077bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	0018      	movs	r0, r3
 80077c2:	46bd      	mov	sp, r7
 80077c4:	b004      	add	sp, #16
 80077c6:	bd80      	pop	{r7, pc}
 80077c8:	f1ffffff 	.word	0xf1ffffff

080077cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d108      	bne.n	80077ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	226a      	movs	r2, #106	@ 0x6a
 80077e0:	2101      	movs	r1, #1
 80077e2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2268      	movs	r2, #104	@ 0x68
 80077e8:	2101      	movs	r1, #1
 80077ea:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80077ec:	e043      	b.n	8007876 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80077ee:	260f      	movs	r6, #15
 80077f0:	19bb      	adds	r3, r7, r6
 80077f2:	2208      	movs	r2, #8
 80077f4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80077f6:	200e      	movs	r0, #14
 80077f8:	183b      	adds	r3, r7, r0
 80077fa:	2208      	movs	r2, #8
 80077fc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	0e5b      	lsrs	r3, r3, #25
 8007806:	b2da      	uxtb	r2, r3
 8007808:	240d      	movs	r4, #13
 800780a:	193b      	adds	r3, r7, r4
 800780c:	2107      	movs	r1, #7
 800780e:	400a      	ands	r2, r1
 8007810:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	0f5b      	lsrs	r3, r3, #29
 800781a:	b2da      	uxtb	r2, r3
 800781c:	250c      	movs	r5, #12
 800781e:	197b      	adds	r3, r7, r5
 8007820:	2107      	movs	r1, #7
 8007822:	400a      	ands	r2, r1
 8007824:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007826:	183b      	adds	r3, r7, r0
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	197a      	adds	r2, r7, r5
 800782c:	7812      	ldrb	r2, [r2, #0]
 800782e:	4914      	ldr	r1, [pc, #80]	@ (8007880 <UARTEx_SetNbDataToProcess+0xb4>)
 8007830:	5c8a      	ldrb	r2, [r1, r2]
 8007832:	435a      	muls	r2, r3
 8007834:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007836:	197b      	adds	r3, r7, r5
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	4a12      	ldr	r2, [pc, #72]	@ (8007884 <UARTEx_SetNbDataToProcess+0xb8>)
 800783c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800783e:	0019      	movs	r1, r3
 8007840:	f7f8 fcf4 	bl	800022c <__divsi3>
 8007844:	0003      	movs	r3, r0
 8007846:	b299      	uxth	r1, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	226a      	movs	r2, #106	@ 0x6a
 800784c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800784e:	19bb      	adds	r3, r7, r6
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	193a      	adds	r2, r7, r4
 8007854:	7812      	ldrb	r2, [r2, #0]
 8007856:	490a      	ldr	r1, [pc, #40]	@ (8007880 <UARTEx_SetNbDataToProcess+0xb4>)
 8007858:	5c8a      	ldrb	r2, [r1, r2]
 800785a:	435a      	muls	r2, r3
 800785c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800785e:	193b      	adds	r3, r7, r4
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	4a08      	ldr	r2, [pc, #32]	@ (8007884 <UARTEx_SetNbDataToProcess+0xb8>)
 8007864:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007866:	0019      	movs	r1, r3
 8007868:	f7f8 fce0 	bl	800022c <__divsi3>
 800786c:	0003      	movs	r3, r0
 800786e:	b299      	uxth	r1, r3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2268      	movs	r2, #104	@ 0x68
 8007874:	5299      	strh	r1, [r3, r2]
}
 8007876:	46c0      	nop			@ (mov r8, r8)
 8007878:	46bd      	mov	sp, r7
 800787a:	b005      	add	sp, #20
 800787c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800787e:	46c0      	nop			@ (mov r8, r8)
 8007880:	0800d768 	.word	0x0800d768
 8007884:	0800d770 	.word	0x0800d770

08007888 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007896:	4b05      	ldr	r3, [pc, #20]	@ (80078ac <USB_EnableGlobalInt+0x24>)
 8007898:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	0018      	movs	r0, r3
 80078a4:	46bd      	mov	sp, r7
 80078a6:	b004      	add	sp, #16
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	46c0      	nop			@ (mov r8, r8)
 80078ac:	0000bf80 	.word	0x0000bf80

080078b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b084      	sub	sp, #16
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80078b8:	4b06      	ldr	r3, [pc, #24]	@ (80078d4 <USB_DisableGlobalInt+0x24>)
 80078ba:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	43d2      	mvns	r2, r2
 80078c4:	401a      	ands	r2, r3
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80078ca:	2300      	movs	r3, #0
}
 80078cc:	0018      	movs	r0, r3
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b004      	add	sp, #16
 80078d2:	bd80      	pop	{r7, pc}
 80078d4:	0000bf80 	.word	0x0000bf80

080078d8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b082      	sub	sp, #8
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	000a      	movs	r2, r1
 80078e2:	1cfb      	adds	r3, r7, #3
 80078e4:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 80078e6:	1cfb      	adds	r3, r7, #3
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d106      	bne.n	80078fc <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	085a      	lsrs	r2, r3, #1
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80078fa:	e00d      	b.n	8007918 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 80078fc:	1cfb      	adds	r3, r7, #3
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d107      	bne.n	8007914 <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007908:	2280      	movs	r2, #128	@ 0x80
 800790a:	0612      	lsls	r2, r2, #24
 800790c:	431a      	orrs	r2, r3
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	641a      	str	r2, [r3, #64]	@ 0x40
 8007912:	e001      	b.n	8007918 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	e000      	b.n	800791a <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	0018      	movs	r0, r3
 800791c:	46bd      	mov	sp, r7
 800791e:	b002      	add	sp, #8
 8007920:	bd80      	pop	{r7, pc}

08007922 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8007922:	b084      	sub	sp, #16
 8007924:	b5b0      	push	{r4, r5, r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	2004      	movs	r0, #4
 800792e:	2420      	movs	r4, #32
 8007930:	1900      	adds	r0, r0, r4
 8007932:	19c0      	adds	r0, r0, r7
 8007934:	6001      	str	r1, [r0, #0]
 8007936:	6042      	str	r2, [r0, #4]
 8007938:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007944:	2201      	movs	r2, #1
 8007946:	4393      	bics	r3, r2
 8007948:	001a      	movs	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800794e:	250f      	movs	r5, #15
 8007950:	197c      	adds	r4, r7, r5
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2100      	movs	r1, #0
 8007956:	0018      	movs	r0, r3
 8007958:	f7ff ffbe 	bl	80078d8 <USB_SetCurrentMode>
 800795c:	0003      	movs	r3, r0
 800795e:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8007966:	197b      	adds	r3, r7, r5
 8007968:	781b      	ldrb	r3, [r3, #0]
}
 800796a:	0018      	movs	r0, r3
 800796c:	46bd      	mov	sp, r7
 800796e:	b004      	add	sp, #16
 8007970:	bcb0      	pop	{r4, r5, r7}
 8007972:	bc08      	pop	{r3}
 8007974:	b004      	add	sp, #16
 8007976:	4718      	bx	r3

08007978 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b09e      	sub	sp, #120	@ 0x78
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007982:	2377      	movs	r3, #119	@ 0x77
 8007984:	18fb      	adds	r3, r7, r3
 8007986:	2200      	movs	r2, #0
 8007988:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	18d3      	adds	r3, r2, r3
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4adc      	ldr	r2, [pc, #880]	@ (8007d08 <USB_ActivateEndpoint+0x390>)
 8007998:	4013      	ands	r3, r2
 800799a:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	78db      	ldrb	r3, [r3, #3]
 80079a0:	2b03      	cmp	r3, #3
 80079a2:	d00e      	beq.n	80079c2 <USB_ActivateEndpoint+0x4a>
 80079a4:	dc19      	bgt.n	80079da <USB_ActivateEndpoint+0x62>
 80079a6:	2b02      	cmp	r3, #2
 80079a8:	d01c      	beq.n	80079e4 <USB_ActivateEndpoint+0x6c>
 80079aa:	dc16      	bgt.n	80079da <USB_ActivateEndpoint+0x62>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <USB_ActivateEndpoint+0x3e>
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d00c      	beq.n	80079ce <USB_ActivateEndpoint+0x56>
 80079b4:	e011      	b.n	80079da <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80079b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079b8:	2280      	movs	r2, #128	@ 0x80
 80079ba:	0092      	lsls	r2, r2, #2
 80079bc:	4313      	orrs	r3, r2
 80079be:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 80079c0:	e011      	b.n	80079e6 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80079c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079c4:	22c0      	movs	r2, #192	@ 0xc0
 80079c6:	00d2      	lsls	r2, r2, #3
 80079c8:	4313      	orrs	r3, r2
 80079ca:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 80079cc:	e00b      	b.n	80079e6 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80079ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079d0:	2280      	movs	r2, #128	@ 0x80
 80079d2:	00d2      	lsls	r2, r2, #3
 80079d4:	4313      	orrs	r3, r2
 80079d6:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 80079d8:	e005      	b.n	80079e6 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 80079da:	2377      	movs	r3, #119	@ 0x77
 80079dc:	18fb      	adds	r3, r7, r3
 80079de:	2201      	movs	r2, #1
 80079e0:	701a      	strb	r2, [r3, #0]
      break;
 80079e2:	e000      	b.n	80079e6 <USB_ActivateEndpoint+0x6e>
      break;
 80079e4:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	781b      	ldrb	r3, [r3, #0]
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	18d3      	adds	r3, r2, r3
 80079f0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80079f2:	49c6      	ldr	r1, [pc, #792]	@ (8007d0c <USB_ActivateEndpoint+0x394>)
 80079f4:	430a      	orrs	r2, r1
 80079f6:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	18d3      	adds	r3, r2, r3
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4ac2      	ldr	r2, [pc, #776]	@ (8007d10 <USB_ActivateEndpoint+0x398>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	7812      	ldrb	r2, [r2, #0]
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	18d3      	adds	r3, r2, r3
 8007a1a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007a1c:	49bb      	ldr	r1, [pc, #748]	@ (8007d0c <USB_ActivateEndpoint+0x394>)
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	7b1b      	ldrb	r3, [r3, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d000      	beq.n	8007a2c <USB_ActivateEndpoint+0xb4>
 8007a2a:	e155      	b.n	8007cd8 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	785b      	ldrb	r3, [r3, #1]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d06e      	beq.n	8007b12 <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	00db      	lsls	r3, r3, #3
 8007a3a:	4ab6      	ldr	r2, [pc, #728]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007a3c:	4694      	mov	ip, r2
 8007a3e:	4463      	add	r3, ip
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	00db      	lsls	r3, r3, #3
 8007a48:	49b2      	ldr	r1, [pc, #712]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007a4a:	468c      	mov	ip, r1
 8007a4c:	4463      	add	r3, ip
 8007a4e:	0c12      	lsrs	r2, r2, #16
 8007a50:	0412      	lsls	r2, r2, #16
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	00db      	lsls	r3, r3, #3
 8007a5a:	4aae      	ldr	r2, [pc, #696]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007a5c:	4694      	mov	ip, r2
 8007a5e:	4463      	add	r3, ip
 8007a60:	6819      	ldr	r1, [r3, #0]
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	88db      	ldrh	r3, [r3, #6]
 8007a66:	089b      	lsrs	r3, r3, #2
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	009a      	lsls	r2, r3, #2
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	00db      	lsls	r3, r3, #3
 8007a72:	48a8      	ldr	r0, [pc, #672]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007a74:	4684      	mov	ip, r0
 8007a76:	4463      	add	r3, ip
 8007a78:	430a      	orrs	r2, r1
 8007a7a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	18d3      	adds	r3, r2, r3
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	61bb      	str	r3, [r7, #24]
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	2240      	movs	r2, #64	@ 0x40
 8007a8e:	4013      	ands	r3, r2
 8007a90:	d011      	beq.n	8007ab6 <USB_ActivateEndpoint+0x13e>
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	18d3      	adds	r3, r2, r3
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a9c      	ldr	r2, [pc, #624]	@ (8007d10 <USB_ActivateEndpoint+0x398>)
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	617b      	str	r3, [r7, #20]
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	18d3      	adds	r3, r2, r3
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	4999      	ldr	r1, [pc, #612]	@ (8007d18 <USB_ActivateEndpoint+0x3a0>)
 8007ab2:	430a      	orrs	r2, r1
 8007ab4:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	78db      	ldrb	r3, [r3, #3]
 8007aba:	2b01      	cmp	r3, #1
 8007abc:	d016      	beq.n	8007aec <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	18d3      	adds	r3, r2, r3
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a94      	ldr	r2, [pc, #592]	@ (8007d1c <USB_ActivateEndpoint+0x3a4>)
 8007acc:	4013      	ands	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2220      	movs	r2, #32
 8007ad4:	4053      	eors	r3, r2
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	18d3      	adds	r3, r2, r3
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	4989      	ldr	r1, [pc, #548]	@ (8007d0c <USB_ActivateEndpoint+0x394>)
 8007ae6:	430a      	orrs	r2, r1
 8007ae8:	601a      	str	r2, [r3, #0]
 8007aea:	e261      	b.n	8007fb0 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	18d3      	adds	r3, r2, r3
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a88      	ldr	r2, [pc, #544]	@ (8007d1c <USB_ActivateEndpoint+0x3a4>)
 8007afa:	4013      	ands	r3, r2
 8007afc:	613b      	str	r3, [r7, #16]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	009b      	lsls	r3, r3, #2
 8007b06:	18d3      	adds	r3, r2, r3
 8007b08:	693a      	ldr	r2, [r7, #16]
 8007b0a:	4980      	ldr	r1, [pc, #512]	@ (8007d0c <USB_ActivateEndpoint+0x394>)
 8007b0c:	430a      	orrs	r2, r1
 8007b0e:	601a      	str	r2, [r3, #0]
 8007b10:	e24e      	b.n	8007fb0 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	00db      	lsls	r3, r3, #3
 8007b18:	4a7e      	ldr	r2, [pc, #504]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007b1a:	4694      	mov	ip, r2
 8007b1c:	4463      	add	r3, ip
 8007b1e:	685a      	ldr	r2, [r3, #4]
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	00db      	lsls	r3, r3, #3
 8007b26:	497b      	ldr	r1, [pc, #492]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007b28:	468c      	mov	ip, r1
 8007b2a:	4463      	add	r3, ip
 8007b2c:	0c12      	lsrs	r2, r2, #16
 8007b2e:	0412      	lsls	r2, r2, #16
 8007b30:	605a      	str	r2, [r3, #4]
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	4a76      	ldr	r2, [pc, #472]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007b3a:	4694      	mov	ip, r2
 8007b3c:	4463      	add	r3, ip
 8007b3e:	6859      	ldr	r1, [r3, #4]
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	88db      	ldrh	r3, [r3, #6]
 8007b44:	089b      	lsrs	r3, r3, #2
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	009a      	lsls	r2, r3, #2
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	00db      	lsls	r3, r3, #3
 8007b50:	4870      	ldr	r0, [pc, #448]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007b52:	4684      	mov	ip, r0
 8007b54:	4463      	add	r3, ip
 8007b56:	430a      	orrs	r2, r1
 8007b58:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	4a6c      	ldr	r2, [pc, #432]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007b62:	4694      	mov	ip, r2
 8007b64:	4463      	add	r3, ip
 8007b66:	685a      	ldr	r2, [r3, #4]
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	00db      	lsls	r3, r3, #3
 8007b6e:	4969      	ldr	r1, [pc, #420]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007b70:	468c      	mov	ip, r1
 8007b72:	4463      	add	r3, ip
 8007b74:	0192      	lsls	r2, r2, #6
 8007b76:	0992      	lsrs	r2, r2, #6
 8007b78:	605a      	str	r2, [r3, #4]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	691b      	ldr	r3, [r3, #16]
 8007b7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b80:	d920      	bls.n	8007bc4 <USB_ActivateEndpoint+0x24c>
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	095b      	lsrs	r3, r3, #5
 8007b88:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	221f      	movs	r2, #31
 8007b90:	4013      	ands	r3, r2
 8007b92:	d102      	bne.n	8007b9a <USB_ActivateEndpoint+0x222>
 8007b94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b96:	3b01      	subs	r3, #1
 8007b98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	00db      	lsls	r3, r3, #3
 8007ba0:	4a5c      	ldr	r2, [pc, #368]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007ba2:	4694      	mov	ip, r2
 8007ba4:	4463      	add	r3, ip
 8007ba6:	685a      	ldr	r2, [r3, #4]
 8007ba8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007baa:	069b      	lsls	r3, r3, #26
 8007bac:	431a      	orrs	r2, r3
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	00db      	lsls	r3, r3, #3
 8007bb4:	4957      	ldr	r1, [pc, #348]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007bb6:	468c      	mov	ip, r1
 8007bb8:	4463      	add	r3, ip
 8007bba:	2180      	movs	r1, #128	@ 0x80
 8007bbc:	0609      	lsls	r1, r1, #24
 8007bbe:	430a      	orrs	r2, r1
 8007bc0:	605a      	str	r2, [r3, #4]
 8007bc2:	e032      	b.n	8007c2a <USB_ActivateEndpoint+0x2b2>
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	691b      	ldr	r3, [r3, #16]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d111      	bne.n	8007bf0 <USB_ActivateEndpoint+0x278>
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	00db      	lsls	r3, r3, #3
 8007bd2:	4a50      	ldr	r2, [pc, #320]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007bd4:	4694      	mov	ip, r2
 8007bd6:	4463      	add	r3, ip
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	00db      	lsls	r3, r3, #3
 8007be0:	494c      	ldr	r1, [pc, #304]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007be2:	468c      	mov	ip, r1
 8007be4:	4463      	add	r3, ip
 8007be6:	2180      	movs	r1, #128	@ 0x80
 8007be8:	0609      	lsls	r1, r1, #24
 8007bea:	430a      	orrs	r2, r1
 8007bec:	605a      	str	r2, [r3, #4]
 8007bee:	e01c      	b.n	8007c2a <USB_ActivateEndpoint+0x2b2>
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	691b      	ldr	r3, [r3, #16]
 8007bf4:	085b      	lsrs	r3, r3, #1
 8007bf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	691b      	ldr	r3, [r3, #16]
 8007bfc:	2201      	movs	r2, #1
 8007bfe:	4013      	ands	r3, r2
 8007c00:	d002      	beq.n	8007c08 <USB_ActivateEndpoint+0x290>
 8007c02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c04:	3301      	adds	r3, #1
 8007c06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	00db      	lsls	r3, r3, #3
 8007c0e:	4a41      	ldr	r2, [pc, #260]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007c10:	4694      	mov	ip, r2
 8007c12:	4463      	add	r3, ip
 8007c14:	6859      	ldr	r1, [r3, #4]
 8007c16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c18:	069a      	lsls	r2, r3, #26
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	00db      	lsls	r3, r3, #3
 8007c20:	483c      	ldr	r0, [pc, #240]	@ (8007d14 <USB_ActivateEndpoint+0x39c>)
 8007c22:	4684      	mov	ip, r0
 8007c24:	4463      	add	r3, ip
 8007c26:	430a      	orrs	r2, r1
 8007c28:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	781b      	ldrb	r3, [r3, #0]
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	18d3      	adds	r3, r2, r3
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c3a:	2380      	movs	r3, #128	@ 0x80
 8007c3c:	01db      	lsls	r3, r3, #7
 8007c3e:	4013      	ands	r3, r2
 8007c40:	d011      	beq.n	8007c66 <USB_ActivateEndpoint+0x2ee>
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	18d3      	adds	r3, r2, r3
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a30      	ldr	r2, [pc, #192]	@ (8007d10 <USB_ActivateEndpoint+0x398>)
 8007c50:	4013      	ands	r3, r2
 8007c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	781b      	ldrb	r3, [r3, #0]
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	18d3      	adds	r3, r2, r3
 8007c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c60:	492f      	ldr	r1, [pc, #188]	@ (8007d20 <USB_ActivateEndpoint+0x3a8>)
 8007c62:	430a      	orrs	r2, r1
 8007c64:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d11c      	bne.n	8007ca8 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	781b      	ldrb	r3, [r3, #0]
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	18d3      	adds	r3, r2, r3
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a2a      	ldr	r2, [pc, #168]	@ (8007d24 <USB_ActivateEndpoint+0x3ac>)
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	61fb      	str	r3, [r7, #28]
 8007c80:	69fb      	ldr	r3, [r7, #28]
 8007c82:	2280      	movs	r2, #128	@ 0x80
 8007c84:	0152      	lsls	r2, r2, #5
 8007c86:	4053      	eors	r3, r2
 8007c88:	61fb      	str	r3, [r7, #28]
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	2280      	movs	r2, #128	@ 0x80
 8007c8e:	0192      	lsls	r2, r2, #6
 8007c90:	4053      	eors	r3, r2
 8007c92:	61fb      	str	r3, [r7, #28]
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	18d3      	adds	r3, r2, r3
 8007c9e:	69fa      	ldr	r2, [r7, #28]
 8007ca0:	491a      	ldr	r1, [pc, #104]	@ (8007d0c <USB_ActivateEndpoint+0x394>)
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	601a      	str	r2, [r3, #0]
 8007ca6:	e183      	b.n	8007fb0 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007ca8:	687a      	ldr	r2, [r7, #4]
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	009b      	lsls	r3, r3, #2
 8007cb0:	18d3      	adds	r3, r2, r3
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a1b      	ldr	r2, [pc, #108]	@ (8007d24 <USB_ActivateEndpoint+0x3ac>)
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	623b      	str	r3, [r7, #32]
 8007cba:	6a3b      	ldr	r3, [r7, #32]
 8007cbc:	2280      	movs	r2, #128	@ 0x80
 8007cbe:	0192      	lsls	r2, r2, #6
 8007cc0:	4053      	eors	r3, r2
 8007cc2:	623b      	str	r3, [r7, #32]
 8007cc4:	687a      	ldr	r2, [r7, #4]
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	18d3      	adds	r3, r2, r3
 8007cce:	6a3a      	ldr	r2, [r7, #32]
 8007cd0:	490e      	ldr	r1, [pc, #56]	@ (8007d0c <USB_ActivateEndpoint+0x394>)
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	601a      	str	r2, [r3, #0]
 8007cd6:	e16b      	b.n	8007fb0 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	78db      	ldrb	r3, [r3, #3]
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d125      	bne.n	8007d2c <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	18d3      	adds	r3, r2, r3
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a08      	ldr	r2, [pc, #32]	@ (8007d10 <USB_ActivateEndpoint+0x398>)
 8007cee:	4013      	ands	r3, r2
 8007cf0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	18d3      	adds	r3, r2, r3
 8007cfc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007cfe:	490a      	ldr	r1, [pc, #40]	@ (8007d28 <USB_ActivateEndpoint+0x3b0>)
 8007d00:	430a      	orrs	r2, r1
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	e024      	b.n	8007d50 <USB_ActivateEndpoint+0x3d8>
 8007d06:	46c0      	nop			@ (mov r8, r8)
 8007d08:	07ff898f 	.word	0x07ff898f
 8007d0c:	00008080 	.word	0x00008080
 8007d10:	07ff8f8f 	.word	0x07ff8f8f
 8007d14:	40009800 	.word	0x40009800
 8007d18:	000080c0 	.word	0x000080c0
 8007d1c:	07ff8fbf 	.word	0x07ff8fbf
 8007d20:	0000c080 	.word	0x0000c080
 8007d24:	07ffbf8f 	.word	0x07ffbf8f
 8007d28:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	18d3      	adds	r3, r2, r3
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4aa1      	ldr	r2, [pc, #644]	@ (8007fc0 <USB_ActivateEndpoint+0x648>)
 8007d3a:	4013      	ands	r3, r2
 8007d3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	781b      	ldrb	r3, [r3, #0]
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	18d3      	adds	r3, r2, r3
 8007d48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007d4a:	499e      	ldr	r1, [pc, #632]	@ (8007fc4 <USB_ActivateEndpoint+0x64c>)
 8007d4c:	430a      	orrs	r2, r1
 8007d4e:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	00db      	lsls	r3, r3, #3
 8007d56:	4a9c      	ldr	r2, [pc, #624]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007d58:	4694      	mov	ip, r2
 8007d5a:	4463      	add	r3, ip
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	00db      	lsls	r3, r3, #3
 8007d64:	4998      	ldr	r1, [pc, #608]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007d66:	468c      	mov	ip, r1
 8007d68:	4463      	add	r3, ip
 8007d6a:	0c12      	lsrs	r2, r2, #16
 8007d6c:	0412      	lsls	r2, r2, #16
 8007d6e:	601a      	str	r2, [r3, #0]
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	4a94      	ldr	r2, [pc, #592]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007d78:	4694      	mov	ip, r2
 8007d7a:	4463      	add	r3, ip
 8007d7c:	6819      	ldr	r1, [r3, #0]
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	891b      	ldrh	r3, [r3, #8]
 8007d82:	089b      	lsrs	r3, r3, #2
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	009a      	lsls	r2, r3, #2
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	00db      	lsls	r3, r3, #3
 8007d8e:	488e      	ldr	r0, [pc, #568]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007d90:	4684      	mov	ip, r0
 8007d92:	4463      	add	r3, ip
 8007d94:	430a      	orrs	r2, r1
 8007d96:	601a      	str	r2, [r3, #0]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	00db      	lsls	r3, r3, #3
 8007d9e:	4a8a      	ldr	r2, [pc, #552]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007da0:	4694      	mov	ip, r2
 8007da2:	4463      	add	r3, ip
 8007da4:	685a      	ldr	r2, [r3, #4]
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	00db      	lsls	r3, r3, #3
 8007dac:	4986      	ldr	r1, [pc, #536]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007dae:	468c      	mov	ip, r1
 8007db0:	4463      	add	r3, ip
 8007db2:	0c12      	lsrs	r2, r2, #16
 8007db4:	0412      	lsls	r2, r2, #16
 8007db6:	605a      	str	r2, [r3, #4]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	4a82      	ldr	r2, [pc, #520]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007dc0:	4694      	mov	ip, r2
 8007dc2:	4463      	add	r3, ip
 8007dc4:	6859      	ldr	r1, [r3, #4]
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	895b      	ldrh	r3, [r3, #10]
 8007dca:	089b      	lsrs	r3, r3, #2
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	009a      	lsls	r2, r3, #2
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	00db      	lsls	r3, r3, #3
 8007dd6:	487c      	ldr	r0, [pc, #496]	@ (8007fc8 <USB_ActivateEndpoint+0x650>)
 8007dd8:	4684      	mov	ip, r0
 8007dda:	4463      	add	r3, ip
 8007ddc:	430a      	orrs	r2, r1
 8007dde:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	785b      	ldrb	r3, [r3, #1]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d169      	bne.n	8007ebc <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	18d3      	adds	r3, r2, r3
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007df6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007df8:	2380      	movs	r3, #128	@ 0x80
 8007dfa:	01db      	lsls	r3, r3, #7
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	d011      	beq.n	8007e24 <USB_ActivateEndpoint+0x4ac>
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	18d3      	adds	r3, r2, r3
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a6f      	ldr	r2, [pc, #444]	@ (8007fcc <USB_ActivateEndpoint+0x654>)
 8007e0e:	4013      	ands	r3, r2
 8007e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	18d3      	adds	r3, r2, r3
 8007e1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007e1e:	496c      	ldr	r1, [pc, #432]	@ (8007fd0 <USB_ActivateEndpoint+0x658>)
 8007e20:	430a      	orrs	r2, r1
 8007e22:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	18d3      	adds	r3, r2, r3
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e34:	2240      	movs	r2, #64	@ 0x40
 8007e36:	4013      	ands	r3, r2
 8007e38:	d011      	beq.n	8007e5e <USB_ActivateEndpoint+0x4e6>
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	18d3      	adds	r3, r2, r3
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a61      	ldr	r2, [pc, #388]	@ (8007fcc <USB_ActivateEndpoint+0x654>)
 8007e48:	4013      	ands	r3, r2
 8007e4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	18d3      	adds	r3, r2, r3
 8007e56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e58:	495e      	ldr	r1, [pc, #376]	@ (8007fd4 <USB_ActivateEndpoint+0x65c>)
 8007e5a:	430a      	orrs	r2, r1
 8007e5c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e5e:	687a      	ldr	r2, [r7, #4]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	18d3      	adds	r3, r2, r3
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a5b      	ldr	r2, [pc, #364]	@ (8007fd8 <USB_ActivateEndpoint+0x660>)
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e72:	2280      	movs	r2, #128	@ 0x80
 8007e74:	0152      	lsls	r2, r2, #5
 8007e76:	4053      	eors	r3, r2
 8007e78:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	2280      	movs	r2, #128	@ 0x80
 8007e7e:	0192      	lsls	r2, r2, #6
 8007e80:	4053      	eors	r3, r2
 8007e82:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e84:	687a      	ldr	r2, [r7, #4]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	18d3      	adds	r3, r2, r3
 8007e8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e90:	494c      	ldr	r1, [pc, #304]	@ (8007fc4 <USB_ActivateEndpoint+0x64c>)
 8007e92:	430a      	orrs	r2, r1
 8007e94:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e96:	687a      	ldr	r2, [r7, #4]
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	18d3      	adds	r3, r2, r3
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a4e      	ldr	r2, [pc, #312]	@ (8007fdc <USB_ActivateEndpoint+0x664>)
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	18d3      	adds	r3, r2, r3
 8007eb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eb4:	4943      	ldr	r1, [pc, #268]	@ (8007fc4 <USB_ActivateEndpoint+0x64c>)
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	601a      	str	r2, [r3, #0]
 8007eba:	e079      	b.n	8007fb0 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	18d3      	adds	r3, r2, r3
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ecc:	2380      	movs	r3, #128	@ 0x80
 8007ece:	01db      	lsls	r3, r3, #7
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	d011      	beq.n	8007ef8 <USB_ActivateEndpoint+0x580>
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	18d3      	adds	r3, r2, r3
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a3a      	ldr	r2, [pc, #232]	@ (8007fcc <USB_ActivateEndpoint+0x654>)
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	18d3      	adds	r3, r2, r3
 8007ef0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ef2:	4937      	ldr	r1, [pc, #220]	@ (8007fd0 <USB_ActivateEndpoint+0x658>)
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	18d3      	adds	r3, r2, r3
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f08:	2240      	movs	r2, #64	@ 0x40
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	d011      	beq.n	8007f32 <USB_ActivateEndpoint+0x5ba>
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	18d3      	adds	r3, r2, r3
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a2c      	ldr	r2, [pc, #176]	@ (8007fcc <USB_ActivateEndpoint+0x654>)
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f20:	687a      	ldr	r2, [r7, #4]
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	009b      	lsls	r3, r3, #2
 8007f28:	18d3      	adds	r3, r2, r3
 8007f2a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007f2c:	4929      	ldr	r1, [pc, #164]	@ (8007fd4 <USB_ActivateEndpoint+0x65c>)
 8007f2e:	430a      	orrs	r2, r1
 8007f30:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	78db      	ldrb	r3, [r3, #3]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d016      	beq.n	8007f68 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	781b      	ldrb	r3, [r3, #0]
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	18d3      	adds	r3, r2, r3
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a25      	ldr	r2, [pc, #148]	@ (8007fdc <USB_ActivateEndpoint+0x664>)
 8007f48:	4013      	ands	r3, r2
 8007f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f4e:	2220      	movs	r2, #32
 8007f50:	4053      	eors	r3, r2
 8007f52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	18d3      	adds	r3, r2, r3
 8007f5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f60:	4918      	ldr	r1, [pc, #96]	@ (8007fc4 <USB_ActivateEndpoint+0x64c>)
 8007f62:	430a      	orrs	r2, r1
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	e011      	b.n	8007f8c <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	18d3      	adds	r3, r2, r3
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a19      	ldr	r2, [pc, #100]	@ (8007fdc <USB_ActivateEndpoint+0x664>)
 8007f76:	4013      	ands	r3, r2
 8007f78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	18d3      	adds	r3, r2, r3
 8007f84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007f86:	490f      	ldr	r1, [pc, #60]	@ (8007fc4 <USB_ActivateEndpoint+0x64c>)
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	18d3      	adds	r3, r2, r3
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a0f      	ldr	r2, [pc, #60]	@ (8007fd8 <USB_ActivateEndpoint+0x660>)
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	18d3      	adds	r3, r2, r3
 8007fa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007faa:	4906      	ldr	r1, [pc, #24]	@ (8007fc4 <USB_ActivateEndpoint+0x64c>)
 8007fac:	430a      	orrs	r2, r1
 8007fae:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007fb0:	2377      	movs	r3, #119	@ 0x77
 8007fb2:	18fb      	adds	r3, r7, r3
 8007fb4:	781b      	ldrb	r3, [r3, #0]
}
 8007fb6:	0018      	movs	r0, r3
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	b01e      	add	sp, #120	@ 0x78
 8007fbc:	bd80      	pop	{r7, pc}
 8007fbe:	46c0      	nop			@ (mov r8, r8)
 8007fc0:	07ff8e8f 	.word	0x07ff8e8f
 8007fc4:	00008080 	.word	0x00008080
 8007fc8:	40009800 	.word	0x40009800
 8007fcc:	07ff8f8f 	.word	0x07ff8f8f
 8007fd0:	0000c080 	.word	0x0000c080
 8007fd4:	000080c0 	.word	0x000080c0
 8007fd8:	07ffbf8f 	.word	0x07ffbf8f
 8007fdc:	07ff8fbf 	.word	0x07ff8fbf

08007fe0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b096      	sub	sp, #88	@ 0x58
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	7b1b      	ldrb	r3, [r3, #12]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d164      	bne.n	80080bc <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	785b      	ldrb	r3, [r3, #1]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d02f      	beq.n	800805a <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	18d3      	adds	r3, r2, r3
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	613b      	str	r3, [r7, #16]
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	2240      	movs	r2, #64	@ 0x40
 800800c:	4013      	ands	r3, r2
 800800e:	d011      	beq.n	8008034 <USB_DeactivateEndpoint+0x54>
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	18d3      	adds	r3, r2, r3
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a9d      	ldr	r2, [pc, #628]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 800801e:	4013      	ands	r3, r2
 8008020:	60fb      	str	r3, [r7, #12]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	18d3      	adds	r3, r2, r3
 800802c:	68fa      	ldr	r2, [r7, #12]
 800802e:	499a      	ldr	r1, [pc, #616]	@ (8008298 <USB_DeactivateEndpoint+0x2b8>)
 8008030:	430a      	orrs	r2, r1
 8008032:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008034:	687a      	ldr	r2, [r7, #4]
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	18d3      	adds	r3, r2, r3
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a96      	ldr	r2, [pc, #600]	@ (800829c <USB_DeactivateEndpoint+0x2bc>)
 8008042:	4013      	ands	r3, r2
 8008044:	60bb      	str	r3, [r7, #8]
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	781b      	ldrb	r3, [r3, #0]
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	18d3      	adds	r3, r2, r3
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	4993      	ldr	r1, [pc, #588]	@ (80082a0 <USB_DeactivateEndpoint+0x2c0>)
 8008054:	430a      	orrs	r2, r1
 8008056:	601a      	str	r2, [r3, #0]
 8008058:	e117      	b.n	800828a <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	18d3      	adds	r3, r2, r3
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	61fb      	str	r3, [r7, #28]
 8008068:	69fa      	ldr	r2, [r7, #28]
 800806a:	2380      	movs	r3, #128	@ 0x80
 800806c:	01db      	lsls	r3, r3, #7
 800806e:	4013      	ands	r3, r2
 8008070:	d011      	beq.n	8008096 <USB_DeactivateEndpoint+0xb6>
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	781b      	ldrb	r3, [r3, #0]
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	18d3      	adds	r3, r2, r3
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a85      	ldr	r2, [pc, #532]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 8008080:	4013      	ands	r3, r2
 8008082:	61bb      	str	r3, [r7, #24]
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	18d3      	adds	r3, r2, r3
 800808e:	69ba      	ldr	r2, [r7, #24]
 8008090:	4984      	ldr	r1, [pc, #528]	@ (80082a4 <USB_DeactivateEndpoint+0x2c4>)
 8008092:	430a      	orrs	r2, r1
 8008094:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	18d3      	adds	r3, r2, r3
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a81      	ldr	r2, [pc, #516]	@ (80082a8 <USB_DeactivateEndpoint+0x2c8>)
 80080a4:	4013      	ands	r3, r2
 80080a6:	617b      	str	r3, [r7, #20]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	18d3      	adds	r3, r2, r3
 80080b2:	697a      	ldr	r2, [r7, #20]
 80080b4:	497a      	ldr	r1, [pc, #488]	@ (80082a0 <USB_DeactivateEndpoint+0x2c0>)
 80080b6:	430a      	orrs	r2, r1
 80080b8:	601a      	str	r2, [r3, #0]
 80080ba:	e0e6      	b.n	800828a <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	785b      	ldrb	r3, [r3, #1]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d171      	bne.n	80081a8 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	18d3      	adds	r3, r2, r3
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80080d4:	2380      	movs	r3, #128	@ 0x80
 80080d6:	01db      	lsls	r3, r3, #7
 80080d8:	4013      	ands	r3, r2
 80080da:	d011      	beq.n	8008100 <USB_DeactivateEndpoint+0x120>
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	18d3      	adds	r3, r2, r3
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a6a      	ldr	r2, [pc, #424]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 80080ea:	4013      	ands	r3, r2
 80080ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	18d3      	adds	r3, r2, r3
 80080f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080fa:	496a      	ldr	r1, [pc, #424]	@ (80082a4 <USB_DeactivateEndpoint+0x2c4>)
 80080fc:	430a      	orrs	r2, r1
 80080fe:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	18d3      	adds	r3, r2, r3
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	633b      	str	r3, [r7, #48]	@ 0x30
 800810e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008110:	2240      	movs	r2, #64	@ 0x40
 8008112:	4013      	ands	r3, r2
 8008114:	d011      	beq.n	800813a <USB_DeactivateEndpoint+0x15a>
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	009b      	lsls	r3, r3, #2
 800811e:	18d3      	adds	r3, r2, r3
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a5c      	ldr	r2, [pc, #368]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 8008124:	4013      	ands	r3, r2
 8008126:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	18d3      	adds	r3, r2, r3
 8008132:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008134:	4958      	ldr	r1, [pc, #352]	@ (8008298 <USB_DeactivateEndpoint+0x2b8>)
 8008136:	430a      	orrs	r2, r1
 8008138:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	18d3      	adds	r3, r2, r3
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a53      	ldr	r2, [pc, #332]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 8008148:	4013      	ands	r3, r2
 800814a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	18d3      	adds	r3, r2, r3
 8008156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008158:	494f      	ldr	r1, [pc, #316]	@ (8008298 <USB_DeactivateEndpoint+0x2b8>)
 800815a:	430a      	orrs	r2, r1
 800815c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	18d3      	adds	r3, r2, r3
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a4f      	ldr	r2, [pc, #316]	@ (80082a8 <USB_DeactivateEndpoint+0x2c8>)
 800816c:	4013      	ands	r3, r2
 800816e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	18d3      	adds	r3, r2, r3
 800817a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800817c:	4948      	ldr	r1, [pc, #288]	@ (80082a0 <USB_DeactivateEndpoint+0x2c0>)
 800817e:	430a      	orrs	r2, r1
 8008180:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	18d3      	adds	r3, r2, r3
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a43      	ldr	r2, [pc, #268]	@ (800829c <USB_DeactivateEndpoint+0x2bc>)
 8008190:	4013      	ands	r3, r2
 8008192:	623b      	str	r3, [r7, #32]
 8008194:	687a      	ldr	r2, [r7, #4]
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	781b      	ldrb	r3, [r3, #0]
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	18d3      	adds	r3, r2, r3
 800819e:	6a3a      	ldr	r2, [r7, #32]
 80081a0:	493f      	ldr	r1, [pc, #252]	@ (80082a0 <USB_DeactivateEndpoint+0x2c0>)
 80081a2:	430a      	orrs	r2, r1
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	e070      	b.n	800828a <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	009b      	lsls	r3, r3, #2
 80081b0:	18d3      	adds	r3, r2, r3
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80081b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80081b8:	2380      	movs	r3, #128	@ 0x80
 80081ba:	01db      	lsls	r3, r3, #7
 80081bc:	4013      	ands	r3, r2
 80081be:	d011      	beq.n	80081e4 <USB_DeactivateEndpoint+0x204>
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	18d3      	adds	r3, r2, r3
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a31      	ldr	r2, [pc, #196]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 80081ce:	4013      	ands	r3, r2
 80081d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80081d2:	687a      	ldr	r2, [r7, #4]
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	18d3      	adds	r3, r2, r3
 80081dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80081de:	4931      	ldr	r1, [pc, #196]	@ (80082a4 <USB_DeactivateEndpoint+0x2c4>)
 80081e0:	430a      	orrs	r2, r1
 80081e2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	18d3      	adds	r3, r2, r3
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081f4:	2240      	movs	r2, #64	@ 0x40
 80081f6:	4013      	ands	r3, r2
 80081f8:	d011      	beq.n	800821e <USB_DeactivateEndpoint+0x23e>
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	18d3      	adds	r3, r2, r3
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a23      	ldr	r2, [pc, #140]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 8008208:	4013      	ands	r3, r2
 800820a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	18d3      	adds	r3, r2, r3
 8008216:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008218:	491f      	ldr	r1, [pc, #124]	@ (8008298 <USB_DeactivateEndpoint+0x2b8>)
 800821a:	430a      	orrs	r2, r1
 800821c:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800821e:	687a      	ldr	r2, [r7, #4]
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	18d3      	adds	r3, r2, r3
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a1a      	ldr	r2, [pc, #104]	@ (8008294 <USB_DeactivateEndpoint+0x2b4>)
 800822c:	4013      	ands	r3, r2
 800822e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	009b      	lsls	r3, r3, #2
 8008238:	18d3      	adds	r3, r2, r3
 800823a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800823c:	4919      	ldr	r1, [pc, #100]	@ (80082a4 <USB_DeactivateEndpoint+0x2c4>)
 800823e:	430a      	orrs	r2, r1
 8008240:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	009b      	lsls	r3, r3, #2
 800824a:	18d3      	adds	r3, r2, r3
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a13      	ldr	r2, [pc, #76]	@ (800829c <USB_DeactivateEndpoint+0x2bc>)
 8008250:	4013      	ands	r3, r2
 8008252:	643b      	str	r3, [r7, #64]	@ 0x40
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	18d3      	adds	r3, r2, r3
 800825e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008260:	490f      	ldr	r1, [pc, #60]	@ (80082a0 <USB_DeactivateEndpoint+0x2c0>)
 8008262:	430a      	orrs	r2, r1
 8008264:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	18d3      	adds	r3, r2, r3
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a0d      	ldr	r2, [pc, #52]	@ (80082a8 <USB_DeactivateEndpoint+0x2c8>)
 8008274:	4013      	ands	r3, r2
 8008276:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	18d3      	adds	r3, r2, r3
 8008282:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008284:	4906      	ldr	r1, [pc, #24]	@ (80082a0 <USB_DeactivateEndpoint+0x2c0>)
 8008286:	430a      	orrs	r2, r1
 8008288:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800828a:	2300      	movs	r3, #0
}
 800828c:	0018      	movs	r0, r3
 800828e:	46bd      	mov	sp, r7
 8008290:	b016      	add	sp, #88	@ 0x58
 8008292:	bd80      	pop	{r7, pc}
 8008294:	07ff8f8f 	.word	0x07ff8f8f
 8008298:	000080c0 	.word	0x000080c0
 800829c:	07ff8fbf 	.word	0x07ff8fbf
 80082a0:	00008080 	.word	0x00008080
 80082a4:	0000c080 	.word	0x0000c080
 80082a8:	07ffbf8f 	.word	0x07ffbf8f

080082ac <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80082ac:	b590      	push	{r4, r7, lr}
 80082ae:	b097      	sub	sp, #92	@ 0x5c
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
 80082b4:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	785b      	ldrb	r3, [r3, #1]
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d001      	beq.n	80082c2 <USB_EPStartXfer+0x16>
 80082be:	f000 fcbf 	bl	8008c40 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	699a      	ldr	r2, [r3, #24]
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	691b      	ldr	r3, [r3, #16]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d903      	bls.n	80082d6 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80082d4:	e002      	b.n	80082dc <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	7b1b      	ldrb	r3, [r3, #12]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d12b      	bne.n	800833c <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	6959      	ldr	r1, [r3, #20]
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	88da      	ldrh	r2, [r3, #6]
 80082ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 f8f5 	bl	80094e0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	4ace      	ldr	r2, [pc, #824]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80082fe:	4694      	mov	ip, r2
 8008300:	4463      	add	r3, ip
 8008302:	681a      	ldr	r2, [r3, #0]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	00db      	lsls	r3, r3, #3
 800830a:	49cb      	ldr	r1, [pc, #812]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800830c:	468c      	mov	ip, r1
 800830e:	4463      	add	r3, ip
 8008310:	0412      	lsls	r2, r2, #16
 8008312:	0c12      	lsrs	r2, r2, #16
 8008314:	601a      	str	r2, [r3, #0]
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	781b      	ldrb	r3, [r3, #0]
 800831a:	00db      	lsls	r3, r3, #3
 800831c:	4ac6      	ldr	r2, [pc, #792]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800831e:	4694      	mov	ip, r2
 8008320:	4463      	add	r3, ip
 8008322:	6819      	ldr	r1, [r3, #0]
 8008324:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008326:	041a      	lsls	r2, r3, #16
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	00db      	lsls	r3, r3, #3
 800832e:	48c2      	ldr	r0, [pc, #776]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008330:	4684      	mov	ip, r0
 8008332:	4463      	add	r3, ip
 8008334:	430a      	orrs	r2, r1
 8008336:	601a      	str	r2, [r3, #0]
 8008338:	f000 fc67 	bl	8008c0a <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	78db      	ldrb	r3, [r3, #3]
 8008340:	2b02      	cmp	r3, #2
 8008342:	d000      	beq.n	8008346 <USB_EPStartXfer+0x9a>
 8008344:	e31a      	b.n	800897c <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	6a1a      	ldr	r2, [r3, #32]
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	429a      	cmp	r2, r3
 8008350:	d800      	bhi.n	8008354 <USB_EPStartXfer+0xa8>
 8008352:	e2c7      	b.n	80088e4 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	18d3      	adds	r3, r2, r3
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4ab6      	ldr	r2, [pc, #728]	@ (800863c <USB_EPStartXfer+0x390>)
 8008362:	4013      	ands	r3, r2
 8008364:	613b      	str	r3, [r7, #16]
 8008366:	687a      	ldr	r2, [r7, #4]
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	18d3      	adds	r3, r2, r3
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	49b3      	ldr	r1, [pc, #716]	@ (8008640 <USB_EPStartXfer+0x394>)
 8008374:	430a      	orrs	r2, r1
 8008376:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	6a1a      	ldr	r2, [r3, #32]
 800837c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800837e:	1ad2      	subs	r2, r2, r3
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	18d3      	adds	r3, r2, r3
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2240      	movs	r2, #64	@ 0x40
 8008392:	4013      	ands	r3, r2
 8008394:	d100      	bne.n	8008398 <USB_EPStartXfer+0xec>
 8008396:	e155      	b.n	8008644 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	785b      	ldrb	r3, [r3, #1]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d162      	bne.n	8008466 <USB_EPStartXfer+0x1ba>
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	781b      	ldrb	r3, [r3, #0]
 80083a4:	00db      	lsls	r3, r3, #3
 80083a6:	4aa4      	ldr	r2, [pc, #656]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80083a8:	4694      	mov	ip, r2
 80083aa:	4463      	add	r3, ip
 80083ac:	685a      	ldr	r2, [r3, #4]
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	49a0      	ldr	r1, [pc, #640]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80083b6:	468c      	mov	ip, r1
 80083b8:	4463      	add	r3, ip
 80083ba:	0192      	lsls	r2, r2, #6
 80083bc:	0992      	lsrs	r2, r2, #6
 80083be:	605a      	str	r2, [r3, #4]
 80083c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80083c4:	d91e      	bls.n	8008404 <USB_EPStartXfer+0x158>
 80083c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083c8:	095b      	lsrs	r3, r3, #5
 80083ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80083cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083ce:	221f      	movs	r2, #31
 80083d0:	4013      	ands	r3, r2
 80083d2:	d102      	bne.n	80083da <USB_EPStartXfer+0x12e>
 80083d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083d6:	3b01      	subs	r3, #1
 80083d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	781b      	ldrb	r3, [r3, #0]
 80083de:	00db      	lsls	r3, r3, #3
 80083e0:	4a95      	ldr	r2, [pc, #596]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80083e2:	4694      	mov	ip, r2
 80083e4:	4463      	add	r3, ip
 80083e6:	685a      	ldr	r2, [r3, #4]
 80083e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083ea:	069b      	lsls	r3, r3, #26
 80083ec:	431a      	orrs	r2, r3
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	00db      	lsls	r3, r3, #3
 80083f4:	4990      	ldr	r1, [pc, #576]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80083f6:	468c      	mov	ip, r1
 80083f8:	4463      	add	r3, ip
 80083fa:	2180      	movs	r1, #128	@ 0x80
 80083fc:	0609      	lsls	r1, r1, #24
 80083fe:	430a      	orrs	r2, r1
 8008400:	605a      	str	r2, [r3, #4]
 8008402:	e055      	b.n	80084b0 <USB_EPStartXfer+0x204>
 8008404:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008406:	2b00      	cmp	r3, #0
 8008408:	d111      	bne.n	800842e <USB_EPStartXfer+0x182>
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	4a89      	ldr	r2, [pc, #548]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008412:	4694      	mov	ip, r2
 8008414:	4463      	add	r3, ip
 8008416:	685a      	ldr	r2, [r3, #4]
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	00db      	lsls	r3, r3, #3
 800841e:	4986      	ldr	r1, [pc, #536]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008420:	468c      	mov	ip, r1
 8008422:	4463      	add	r3, ip
 8008424:	2180      	movs	r1, #128	@ 0x80
 8008426:	0609      	lsls	r1, r1, #24
 8008428:	430a      	orrs	r2, r1
 800842a:	605a      	str	r2, [r3, #4]
 800842c:	e040      	b.n	80084b0 <USB_EPStartXfer+0x204>
 800842e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008430:	085b      	lsrs	r3, r3, #1
 8008432:	653b      	str	r3, [r7, #80]	@ 0x50
 8008434:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008436:	2201      	movs	r2, #1
 8008438:	4013      	ands	r3, r2
 800843a:	d002      	beq.n	8008442 <USB_EPStartXfer+0x196>
 800843c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800843e:	3301      	adds	r3, #1
 8008440:	653b      	str	r3, [r7, #80]	@ 0x50
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	00db      	lsls	r3, r3, #3
 8008448:	4a7b      	ldr	r2, [pc, #492]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800844a:	4694      	mov	ip, r2
 800844c:	4463      	add	r3, ip
 800844e:	6859      	ldr	r1, [r3, #4]
 8008450:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008452:	069a      	lsls	r2, r3, #26
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	00db      	lsls	r3, r3, #3
 800845a:	4877      	ldr	r0, [pc, #476]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800845c:	4684      	mov	ip, r0
 800845e:	4463      	add	r3, ip
 8008460:	430a      	orrs	r2, r1
 8008462:	605a      	str	r2, [r3, #4]
 8008464:	e024      	b.n	80084b0 <USB_EPStartXfer+0x204>
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	785b      	ldrb	r3, [r3, #1]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d120      	bne.n	80084b0 <USB_EPStartXfer+0x204>
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	00db      	lsls	r3, r3, #3
 8008474:	4a70      	ldr	r2, [pc, #448]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008476:	4694      	mov	ip, r2
 8008478:	4463      	add	r3, ip
 800847a:	685a      	ldr	r2, [r3, #4]
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	00db      	lsls	r3, r3, #3
 8008482:	496d      	ldr	r1, [pc, #436]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008484:	468c      	mov	ip, r1
 8008486:	4463      	add	r3, ip
 8008488:	0412      	lsls	r2, r2, #16
 800848a:	0c12      	lsrs	r2, r2, #16
 800848c:	605a      	str	r2, [r3, #4]
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	00db      	lsls	r3, r3, #3
 8008494:	4a68      	ldr	r2, [pc, #416]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008496:	4694      	mov	ip, r2
 8008498:	4463      	add	r3, ip
 800849a:	6859      	ldr	r1, [r3, #4]
 800849c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800849e:	041a      	lsls	r2, r3, #16
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	781b      	ldrb	r3, [r3, #0]
 80084a4:	00db      	lsls	r3, r3, #3
 80084a6:	4864      	ldr	r0, [pc, #400]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80084a8:	4684      	mov	ip, r0
 80084aa:	4463      	add	r3, ip
 80084ac:	430a      	orrs	r2, r1
 80084ae:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 80084b0:	201a      	movs	r0, #26
 80084b2:	183b      	adds	r3, r7, r0
 80084b4:	683a      	ldr	r2, [r7, #0]
 80084b6:	8952      	ldrh	r2, [r2, #10]
 80084b8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	6959      	ldr	r1, [r3, #20]
 80084be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084c0:	b29c      	uxth	r4, r3
 80084c2:	183b      	adds	r3, r7, r0
 80084c4:	881a      	ldrh	r2, [r3, #0]
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	0023      	movs	r3, r4
 80084ca:	f001 f809 	bl	80094e0 <USB_WritePMA>
            ep->xfer_buff += len;
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	695a      	ldr	r2, [r3, #20]
 80084d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084d4:	18d2      	adds	r2, r2, r3
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	6a1a      	ldr	r2, [r3, #32]
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d906      	bls.n	80084f4 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	6a1a      	ldr	r2, [r3, #32]
 80084ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084ec:	1ad2      	subs	r2, r2, r3
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	621a      	str	r2, [r3, #32]
 80084f2:	e005      	b.n	8008500 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	6a1b      	ldr	r3, [r3, #32]
 80084f8:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	2200      	movs	r2, #0
 80084fe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	785b      	ldrb	r3, [r3, #1]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d162      	bne.n	80085ce <USB_EPStartXfer+0x322>
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	00db      	lsls	r3, r3, #3
 800850e:	4a4a      	ldr	r2, [pc, #296]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008510:	4694      	mov	ip, r2
 8008512:	4463      	add	r3, ip
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	00db      	lsls	r3, r3, #3
 800851c:	4946      	ldr	r1, [pc, #280]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800851e:	468c      	mov	ip, r1
 8008520:	4463      	add	r3, ip
 8008522:	0192      	lsls	r2, r2, #6
 8008524:	0992      	lsrs	r2, r2, #6
 8008526:	601a      	str	r2, [r3, #0]
 8008528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800852a:	2b3e      	cmp	r3, #62	@ 0x3e
 800852c:	d91e      	bls.n	800856c <USB_EPStartXfer+0x2c0>
 800852e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008530:	095b      	lsrs	r3, r3, #5
 8008532:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008534:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008536:	221f      	movs	r2, #31
 8008538:	4013      	ands	r3, r2
 800853a:	d102      	bne.n	8008542 <USB_EPStartXfer+0x296>
 800853c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800853e:	3b01      	subs	r3, #1
 8008540:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	00db      	lsls	r3, r3, #3
 8008548:	4a3b      	ldr	r2, [pc, #236]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800854a:	4694      	mov	ip, r2
 800854c:	4463      	add	r3, ip
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008552:	069b      	lsls	r3, r3, #26
 8008554:	431a      	orrs	r2, r3
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	00db      	lsls	r3, r3, #3
 800855c:	4936      	ldr	r1, [pc, #216]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800855e:	468c      	mov	ip, r1
 8008560:	4463      	add	r3, ip
 8008562:	2180      	movs	r1, #128	@ 0x80
 8008564:	0609      	lsls	r1, r1, #24
 8008566:	430a      	orrs	r2, r1
 8008568:	601a      	str	r2, [r3, #0]
 800856a:	e055      	b.n	8008618 <USB_EPStartXfer+0x36c>
 800856c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800856e:	2b00      	cmp	r3, #0
 8008570:	d111      	bne.n	8008596 <USB_EPStartXfer+0x2ea>
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	00db      	lsls	r3, r3, #3
 8008578:	4a2f      	ldr	r2, [pc, #188]	@ (8008638 <USB_EPStartXfer+0x38c>)
 800857a:	4694      	mov	ip, r2
 800857c:	4463      	add	r3, ip
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	492c      	ldr	r1, [pc, #176]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008588:	468c      	mov	ip, r1
 800858a:	4463      	add	r3, ip
 800858c:	2180      	movs	r1, #128	@ 0x80
 800858e:	0609      	lsls	r1, r1, #24
 8008590:	430a      	orrs	r2, r1
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	e040      	b.n	8008618 <USB_EPStartXfer+0x36c>
 8008596:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008598:	085b      	lsrs	r3, r3, #1
 800859a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800859c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800859e:	2201      	movs	r2, #1
 80085a0:	4013      	ands	r3, r2
 80085a2:	d002      	beq.n	80085aa <USB_EPStartXfer+0x2fe>
 80085a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085a6:	3301      	adds	r3, #1
 80085a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	00db      	lsls	r3, r3, #3
 80085b0:	4a21      	ldr	r2, [pc, #132]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80085b2:	4694      	mov	ip, r2
 80085b4:	4463      	add	r3, ip
 80085b6:	6819      	ldr	r1, [r3, #0]
 80085b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ba:	069a      	lsls	r2, r3, #26
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	00db      	lsls	r3, r3, #3
 80085c2:	481d      	ldr	r0, [pc, #116]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80085c4:	4684      	mov	ip, r0
 80085c6:	4463      	add	r3, ip
 80085c8:	430a      	orrs	r2, r1
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	e024      	b.n	8008618 <USB_EPStartXfer+0x36c>
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	785b      	ldrb	r3, [r3, #1]
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d120      	bne.n	8008618 <USB_EPStartXfer+0x36c>
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	00db      	lsls	r3, r3, #3
 80085dc:	4a16      	ldr	r2, [pc, #88]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80085de:	4694      	mov	ip, r2
 80085e0:	4463      	add	r3, ip
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	00db      	lsls	r3, r3, #3
 80085ea:	4913      	ldr	r1, [pc, #76]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80085ec:	468c      	mov	ip, r1
 80085ee:	4463      	add	r3, ip
 80085f0:	0412      	lsls	r2, r2, #16
 80085f2:	0c12      	lsrs	r2, r2, #16
 80085f4:	601a      	str	r2, [r3, #0]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	00db      	lsls	r3, r3, #3
 80085fc:	4a0e      	ldr	r2, [pc, #56]	@ (8008638 <USB_EPStartXfer+0x38c>)
 80085fe:	4694      	mov	ip, r2
 8008600:	4463      	add	r3, ip
 8008602:	6819      	ldr	r1, [r3, #0]
 8008604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008606:	041a      	lsls	r2, r3, #16
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	00db      	lsls	r3, r3, #3
 800860e:	480a      	ldr	r0, [pc, #40]	@ (8008638 <USB_EPStartXfer+0x38c>)
 8008610:	4684      	mov	ip, r0
 8008612:	4463      	add	r3, ip
 8008614:	430a      	orrs	r2, r1
 8008616:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008618:	201a      	movs	r0, #26
 800861a:	183b      	adds	r3, r7, r0
 800861c:	683a      	ldr	r2, [r7, #0]
 800861e:	8912      	ldrh	r2, [r2, #8]
 8008620:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	6959      	ldr	r1, [r3, #20]
 8008626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008628:	b29c      	uxth	r4, r3
 800862a:	183b      	adds	r3, r7, r0
 800862c:	881a      	ldrh	r2, [r3, #0]
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	0023      	movs	r3, r4
 8008632:	f000 ff55 	bl	80094e0 <USB_WritePMA>
 8008636:	e2e8      	b.n	8008c0a <USB_EPStartXfer+0x95e>
 8008638:	40009800 	.word	0x40009800
 800863c:	07ff8f8f 	.word	0x07ff8f8f
 8008640:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	785b      	ldrb	r3, [r3, #1]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d162      	bne.n	8008712 <USB_EPStartXfer+0x466>
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	00db      	lsls	r3, r3, #3
 8008652:	4ac7      	ldr	r2, [pc, #796]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008654:	4694      	mov	ip, r2
 8008656:	4463      	add	r3, ip
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	781b      	ldrb	r3, [r3, #0]
 800865e:	00db      	lsls	r3, r3, #3
 8008660:	49c3      	ldr	r1, [pc, #780]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008662:	468c      	mov	ip, r1
 8008664:	4463      	add	r3, ip
 8008666:	0192      	lsls	r2, r2, #6
 8008668:	0992      	lsrs	r2, r2, #6
 800866a:	601a      	str	r2, [r3, #0]
 800866c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800866e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008670:	d91e      	bls.n	80086b0 <USB_EPStartXfer+0x404>
 8008672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008674:	095b      	lsrs	r3, r3, #5
 8008676:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008678:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800867a:	221f      	movs	r2, #31
 800867c:	4013      	ands	r3, r2
 800867e:	d102      	bne.n	8008686 <USB_EPStartXfer+0x3da>
 8008680:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008682:	3b01      	subs	r3, #1
 8008684:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	00db      	lsls	r3, r3, #3
 800868c:	4ab8      	ldr	r2, [pc, #736]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 800868e:	4694      	mov	ip, r2
 8008690:	4463      	add	r3, ip
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008696:	069b      	lsls	r3, r3, #26
 8008698:	431a      	orrs	r2, r3
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	49b3      	ldr	r1, [pc, #716]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80086a2:	468c      	mov	ip, r1
 80086a4:	4463      	add	r3, ip
 80086a6:	2180      	movs	r1, #128	@ 0x80
 80086a8:	0609      	lsls	r1, r1, #24
 80086aa:	430a      	orrs	r2, r1
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	e055      	b.n	800875c <USB_EPStartXfer+0x4b0>
 80086b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d111      	bne.n	80086da <USB_EPStartXfer+0x42e>
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	00db      	lsls	r3, r3, #3
 80086bc:	4aac      	ldr	r2, [pc, #688]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80086be:	4694      	mov	ip, r2
 80086c0:	4463      	add	r3, ip
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	00db      	lsls	r3, r3, #3
 80086ca:	49a9      	ldr	r1, [pc, #676]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80086cc:	468c      	mov	ip, r1
 80086ce:	4463      	add	r3, ip
 80086d0:	2180      	movs	r1, #128	@ 0x80
 80086d2:	0609      	lsls	r1, r1, #24
 80086d4:	430a      	orrs	r2, r1
 80086d6:	601a      	str	r2, [r3, #0]
 80086d8:	e040      	b.n	800875c <USB_EPStartXfer+0x4b0>
 80086da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086dc:	085b      	lsrs	r3, r3, #1
 80086de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086e2:	2201      	movs	r2, #1
 80086e4:	4013      	ands	r3, r2
 80086e6:	d002      	beq.n	80086ee <USB_EPStartXfer+0x442>
 80086e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086ea:	3301      	adds	r3, #1
 80086ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	00db      	lsls	r3, r3, #3
 80086f4:	4a9e      	ldr	r2, [pc, #632]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80086f6:	4694      	mov	ip, r2
 80086f8:	4463      	add	r3, ip
 80086fa:	6819      	ldr	r1, [r3, #0]
 80086fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086fe:	069a      	lsls	r2, r3, #26
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	00db      	lsls	r3, r3, #3
 8008706:	489a      	ldr	r0, [pc, #616]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008708:	4684      	mov	ip, r0
 800870a:	4463      	add	r3, ip
 800870c:	430a      	orrs	r2, r1
 800870e:	601a      	str	r2, [r3, #0]
 8008710:	e024      	b.n	800875c <USB_EPStartXfer+0x4b0>
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	785b      	ldrb	r3, [r3, #1]
 8008716:	2b01      	cmp	r3, #1
 8008718:	d120      	bne.n	800875c <USB_EPStartXfer+0x4b0>
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	00db      	lsls	r3, r3, #3
 8008720:	4a93      	ldr	r2, [pc, #588]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008722:	4694      	mov	ip, r2
 8008724:	4463      	add	r3, ip
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	00db      	lsls	r3, r3, #3
 800872e:	4990      	ldr	r1, [pc, #576]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008730:	468c      	mov	ip, r1
 8008732:	4463      	add	r3, ip
 8008734:	0412      	lsls	r2, r2, #16
 8008736:	0c12      	lsrs	r2, r2, #16
 8008738:	601a      	str	r2, [r3, #0]
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	00db      	lsls	r3, r3, #3
 8008740:	4a8b      	ldr	r2, [pc, #556]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008742:	4694      	mov	ip, r2
 8008744:	4463      	add	r3, ip
 8008746:	6819      	ldr	r1, [r3, #0]
 8008748:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800874a:	041a      	lsls	r2, r3, #16
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	00db      	lsls	r3, r3, #3
 8008752:	4887      	ldr	r0, [pc, #540]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008754:	4684      	mov	ip, r0
 8008756:	4463      	add	r3, ip
 8008758:	430a      	orrs	r2, r1
 800875a:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800875c:	201a      	movs	r0, #26
 800875e:	183b      	adds	r3, r7, r0
 8008760:	683a      	ldr	r2, [r7, #0]
 8008762:	8912      	ldrh	r2, [r2, #8]
 8008764:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	6959      	ldr	r1, [r3, #20]
 800876a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800876c:	b29c      	uxth	r4, r3
 800876e:	183b      	adds	r3, r7, r0
 8008770:	881a      	ldrh	r2, [r3, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	0023      	movs	r3, r4
 8008776:	f000 feb3 	bl	80094e0 <USB_WritePMA>
            ep->xfer_buff += len;
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	695a      	ldr	r2, [r3, #20]
 800877e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008780:	18d2      	adds	r2, r2, r3
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	6a1a      	ldr	r2, [r3, #32]
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	691b      	ldr	r3, [r3, #16]
 800878e:	429a      	cmp	r2, r3
 8008790:	d906      	bls.n	80087a0 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	6a1a      	ldr	r2, [r3, #32]
 8008796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008798:	1ad2      	subs	r2, r2, r3
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	621a      	str	r2, [r3, #32]
 800879e:	e005      	b.n	80087ac <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	6a1b      	ldr	r3, [r3, #32]
 80087a4:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	2200      	movs	r2, #0
 80087aa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	785b      	ldrb	r3, [r3, #1]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d162      	bne.n	800887a <USB_EPStartXfer+0x5ce>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	00db      	lsls	r3, r3, #3
 80087ba:	4a6d      	ldr	r2, [pc, #436]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80087bc:	4694      	mov	ip, r2
 80087be:	4463      	add	r3, ip
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	00db      	lsls	r3, r3, #3
 80087c8:	4969      	ldr	r1, [pc, #420]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80087ca:	468c      	mov	ip, r1
 80087cc:	4463      	add	r3, ip
 80087ce:	0192      	lsls	r2, r2, #6
 80087d0:	0992      	lsrs	r2, r2, #6
 80087d2:	605a      	str	r2, [r3, #4]
 80087d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80087d8:	d91e      	bls.n	8008818 <USB_EPStartXfer+0x56c>
 80087da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087dc:	095b      	lsrs	r3, r3, #5
 80087de:	647b      	str	r3, [r7, #68]	@ 0x44
 80087e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087e2:	221f      	movs	r2, #31
 80087e4:	4013      	ands	r3, r2
 80087e6:	d102      	bne.n	80087ee <USB_EPStartXfer+0x542>
 80087e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087ea:	3b01      	subs	r3, #1
 80087ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	00db      	lsls	r3, r3, #3
 80087f4:	4a5e      	ldr	r2, [pc, #376]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80087f6:	4694      	mov	ip, r2
 80087f8:	4463      	add	r3, ip
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087fe:	069b      	lsls	r3, r3, #26
 8008800:	431a      	orrs	r2, r3
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	00db      	lsls	r3, r3, #3
 8008808:	4959      	ldr	r1, [pc, #356]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 800880a:	468c      	mov	ip, r1
 800880c:	4463      	add	r3, ip
 800880e:	2180      	movs	r1, #128	@ 0x80
 8008810:	0609      	lsls	r1, r1, #24
 8008812:	430a      	orrs	r2, r1
 8008814:	605a      	str	r2, [r3, #4]
 8008816:	e055      	b.n	80088c4 <USB_EPStartXfer+0x618>
 8008818:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800881a:	2b00      	cmp	r3, #0
 800881c:	d111      	bne.n	8008842 <USB_EPStartXfer+0x596>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	00db      	lsls	r3, r3, #3
 8008824:	4a52      	ldr	r2, [pc, #328]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008826:	4694      	mov	ip, r2
 8008828:	4463      	add	r3, ip
 800882a:	685a      	ldr	r2, [r3, #4]
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	00db      	lsls	r3, r3, #3
 8008832:	494f      	ldr	r1, [pc, #316]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008834:	468c      	mov	ip, r1
 8008836:	4463      	add	r3, ip
 8008838:	2180      	movs	r1, #128	@ 0x80
 800883a:	0609      	lsls	r1, r1, #24
 800883c:	430a      	orrs	r2, r1
 800883e:	605a      	str	r2, [r3, #4]
 8008840:	e040      	b.n	80088c4 <USB_EPStartXfer+0x618>
 8008842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008844:	085b      	lsrs	r3, r3, #1
 8008846:	647b      	str	r3, [r7, #68]	@ 0x44
 8008848:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800884a:	2201      	movs	r2, #1
 800884c:	4013      	ands	r3, r2
 800884e:	d002      	beq.n	8008856 <USB_EPStartXfer+0x5aa>
 8008850:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008852:	3301      	adds	r3, #1
 8008854:	647b      	str	r3, [r7, #68]	@ 0x44
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	00db      	lsls	r3, r3, #3
 800885c:	4a44      	ldr	r2, [pc, #272]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 800885e:	4694      	mov	ip, r2
 8008860:	4463      	add	r3, ip
 8008862:	6859      	ldr	r1, [r3, #4]
 8008864:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008866:	069a      	lsls	r2, r3, #26
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	00db      	lsls	r3, r3, #3
 800886e:	4840      	ldr	r0, [pc, #256]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008870:	4684      	mov	ip, r0
 8008872:	4463      	add	r3, ip
 8008874:	430a      	orrs	r2, r1
 8008876:	605a      	str	r2, [r3, #4]
 8008878:	e024      	b.n	80088c4 <USB_EPStartXfer+0x618>
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	785b      	ldrb	r3, [r3, #1]
 800887e:	2b01      	cmp	r3, #1
 8008880:	d120      	bne.n	80088c4 <USB_EPStartXfer+0x618>
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	00db      	lsls	r3, r3, #3
 8008888:	4a39      	ldr	r2, [pc, #228]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 800888a:	4694      	mov	ip, r2
 800888c:	4463      	add	r3, ip
 800888e:	685a      	ldr	r2, [r3, #4]
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	00db      	lsls	r3, r3, #3
 8008896:	4936      	ldr	r1, [pc, #216]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008898:	468c      	mov	ip, r1
 800889a:	4463      	add	r3, ip
 800889c:	0412      	lsls	r2, r2, #16
 800889e:	0c12      	lsrs	r2, r2, #16
 80088a0:	605a      	str	r2, [r3, #4]
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	00db      	lsls	r3, r3, #3
 80088a8:	4a31      	ldr	r2, [pc, #196]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80088aa:	4694      	mov	ip, r2
 80088ac:	4463      	add	r3, ip
 80088ae:	6859      	ldr	r1, [r3, #4]
 80088b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088b2:	041a      	lsls	r2, r3, #16
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	781b      	ldrb	r3, [r3, #0]
 80088b8:	00db      	lsls	r3, r3, #3
 80088ba:	482d      	ldr	r0, [pc, #180]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 80088bc:	4684      	mov	ip, r0
 80088be:	4463      	add	r3, ip
 80088c0:	430a      	orrs	r2, r1
 80088c2:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 80088c4:	201a      	movs	r0, #26
 80088c6:	183b      	adds	r3, r7, r0
 80088c8:	683a      	ldr	r2, [r7, #0]
 80088ca:	8952      	ldrh	r2, [r2, #10]
 80088cc:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	6959      	ldr	r1, [r3, #20]
 80088d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088d4:	b29c      	uxth	r4, r3
 80088d6:	183b      	adds	r3, r7, r0
 80088d8:	881a      	ldrh	r2, [r3, #0]
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	0023      	movs	r3, r4
 80088de:	f000 fdff 	bl	80094e0 <USB_WritePMA>
 80088e2:	e192      	b.n	8008c0a <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	6a1b      	ldr	r3, [r3, #32]
 80088e8:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	18d3      	adds	r3, r2, r3
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a1f      	ldr	r2, [pc, #124]	@ (8008974 <USB_EPStartXfer+0x6c8>)
 80088f8:	4013      	ands	r3, r2
 80088fa:	617b      	str	r3, [r7, #20]
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	781b      	ldrb	r3, [r3, #0]
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	18d3      	adds	r3, r2, r3
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	491b      	ldr	r1, [pc, #108]	@ (8008978 <USB_EPStartXfer+0x6cc>)
 800890a:	430a      	orrs	r2, r1
 800890c:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	00db      	lsls	r3, r3, #3
 8008914:	4a16      	ldr	r2, [pc, #88]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008916:	4694      	mov	ip, r2
 8008918:	4463      	add	r3, ip
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	00db      	lsls	r3, r3, #3
 8008922:	4913      	ldr	r1, [pc, #76]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008924:	468c      	mov	ip, r1
 8008926:	4463      	add	r3, ip
 8008928:	0412      	lsls	r2, r2, #16
 800892a:	0c12      	lsrs	r2, r2, #16
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	00db      	lsls	r3, r3, #3
 8008934:	4a0e      	ldr	r2, [pc, #56]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008936:	4694      	mov	ip, r2
 8008938:	4463      	add	r3, ip
 800893a:	6819      	ldr	r1, [r3, #0]
 800893c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800893e:	041a      	lsls	r2, r3, #16
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	00db      	lsls	r3, r3, #3
 8008946:	480a      	ldr	r0, [pc, #40]	@ (8008970 <USB_EPStartXfer+0x6c4>)
 8008948:	4684      	mov	ip, r0
 800894a:	4463      	add	r3, ip
 800894c:	430a      	orrs	r2, r1
 800894e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008950:	201a      	movs	r0, #26
 8008952:	183b      	adds	r3, r7, r0
 8008954:	683a      	ldr	r2, [r7, #0]
 8008956:	8912      	ldrh	r2, [r2, #8]
 8008958:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	6959      	ldr	r1, [r3, #20]
 800895e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008960:	b29c      	uxth	r4, r3
 8008962:	183b      	adds	r3, r7, r0
 8008964:	881a      	ldrh	r2, [r3, #0]
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	0023      	movs	r3, r4
 800896a:	f000 fdb9 	bl	80094e0 <USB_WritePMA>
 800896e:	e14c      	b.n	8008c0a <USB_EPStartXfer+0x95e>
 8008970:	40009800 	.word	0x40009800
 8008974:	07ff8e8f 	.word	0x07ff8e8f
 8008978:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	6a1a      	ldr	r2, [r3, #32]
 8008980:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008982:	1ad2      	subs	r2, r2, r3
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	18d3      	adds	r3, r2, r3
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2240      	movs	r2, #64	@ 0x40
 8008996:	4013      	ands	r3, r2
 8008998:	d100      	bne.n	800899c <USB_EPStartXfer+0x6f0>
 800899a:	e09b      	b.n	8008ad4 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	785b      	ldrb	r3, [r3, #1]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d162      	bne.n	8008a6a <USB_EPStartXfer+0x7be>
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	781b      	ldrb	r3, [r3, #0]
 80089a8:	00db      	lsls	r3, r3, #3
 80089aa:	4ad6      	ldr	r2, [pc, #856]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 80089ac:	4694      	mov	ip, r2
 80089ae:	4463      	add	r3, ip
 80089b0:	685a      	ldr	r2, [r3, #4]
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	00db      	lsls	r3, r3, #3
 80089b8:	49d2      	ldr	r1, [pc, #840]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 80089ba:	468c      	mov	ip, r1
 80089bc:	4463      	add	r3, ip
 80089be:	0192      	lsls	r2, r2, #6
 80089c0:	0992      	lsrs	r2, r2, #6
 80089c2:	605a      	str	r2, [r3, #4]
 80089c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80089c8:	d91e      	bls.n	8008a08 <USB_EPStartXfer+0x75c>
 80089ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089cc:	095b      	lsrs	r3, r3, #5
 80089ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80089d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089d2:	221f      	movs	r2, #31
 80089d4:	4013      	ands	r3, r2
 80089d6:	d102      	bne.n	80089de <USB_EPStartXfer+0x732>
 80089d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089da:	3b01      	subs	r3, #1
 80089dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	00db      	lsls	r3, r3, #3
 80089e4:	4ac7      	ldr	r2, [pc, #796]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 80089e6:	4694      	mov	ip, r2
 80089e8:	4463      	add	r3, ip
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ee:	069b      	lsls	r3, r3, #26
 80089f0:	431a      	orrs	r2, r3
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	781b      	ldrb	r3, [r3, #0]
 80089f6:	00db      	lsls	r3, r3, #3
 80089f8:	49c2      	ldr	r1, [pc, #776]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 80089fa:	468c      	mov	ip, r1
 80089fc:	4463      	add	r3, ip
 80089fe:	2180      	movs	r1, #128	@ 0x80
 8008a00:	0609      	lsls	r1, r1, #24
 8008a02:	430a      	orrs	r2, r1
 8008a04:	605a      	str	r2, [r3, #4]
 8008a06:	e055      	b.n	8008ab4 <USB_EPStartXfer+0x808>
 8008a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d111      	bne.n	8008a32 <USB_EPStartXfer+0x786>
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	00db      	lsls	r3, r3, #3
 8008a14:	4abb      	ldr	r2, [pc, #748]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a16:	4694      	mov	ip, r2
 8008a18:	4463      	add	r3, ip
 8008a1a:	685a      	ldr	r2, [r3, #4]
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	781b      	ldrb	r3, [r3, #0]
 8008a20:	00db      	lsls	r3, r3, #3
 8008a22:	49b8      	ldr	r1, [pc, #736]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a24:	468c      	mov	ip, r1
 8008a26:	4463      	add	r3, ip
 8008a28:	2180      	movs	r1, #128	@ 0x80
 8008a2a:	0609      	lsls	r1, r1, #24
 8008a2c:	430a      	orrs	r2, r1
 8008a2e:	605a      	str	r2, [r3, #4]
 8008a30:	e040      	b.n	8008ab4 <USB_EPStartXfer+0x808>
 8008a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a34:	085b      	lsrs	r3, r3, #1
 8008a36:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	d002      	beq.n	8008a46 <USB_EPStartXfer+0x79a>
 8008a40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a42:	3301      	adds	r3, #1
 8008a44:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	781b      	ldrb	r3, [r3, #0]
 8008a4a:	00db      	lsls	r3, r3, #3
 8008a4c:	4aad      	ldr	r2, [pc, #692]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a4e:	4694      	mov	ip, r2
 8008a50:	4463      	add	r3, ip
 8008a52:	6859      	ldr	r1, [r3, #4]
 8008a54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a56:	069a      	lsls	r2, r3, #26
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	00db      	lsls	r3, r3, #3
 8008a5e:	48a9      	ldr	r0, [pc, #676]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a60:	4684      	mov	ip, r0
 8008a62:	4463      	add	r3, ip
 8008a64:	430a      	orrs	r2, r1
 8008a66:	605a      	str	r2, [r3, #4]
 8008a68:	e024      	b.n	8008ab4 <USB_EPStartXfer+0x808>
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	785b      	ldrb	r3, [r3, #1]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d120      	bne.n	8008ab4 <USB_EPStartXfer+0x808>
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	00db      	lsls	r3, r3, #3
 8008a78:	4aa2      	ldr	r2, [pc, #648]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a7a:	4694      	mov	ip, r2
 8008a7c:	4463      	add	r3, ip
 8008a7e:	685a      	ldr	r2, [r3, #4]
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	00db      	lsls	r3, r3, #3
 8008a86:	499f      	ldr	r1, [pc, #636]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a88:	468c      	mov	ip, r1
 8008a8a:	4463      	add	r3, ip
 8008a8c:	0412      	lsls	r2, r2, #16
 8008a8e:	0c12      	lsrs	r2, r2, #16
 8008a90:	605a      	str	r2, [r3, #4]
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	00db      	lsls	r3, r3, #3
 8008a98:	4a9a      	ldr	r2, [pc, #616]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008a9a:	4694      	mov	ip, r2
 8008a9c:	4463      	add	r3, ip
 8008a9e:	6859      	ldr	r1, [r3, #4]
 8008aa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008aa2:	041a      	lsls	r2, r3, #16
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	00db      	lsls	r3, r3, #3
 8008aaa:	4896      	ldr	r0, [pc, #600]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008aac:	4684      	mov	ip, r0
 8008aae:	4463      	add	r3, ip
 8008ab0:	430a      	orrs	r2, r1
 8008ab2:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 8008ab4:	201a      	movs	r0, #26
 8008ab6:	183b      	adds	r3, r7, r0
 8008ab8:	683a      	ldr	r2, [r7, #0]
 8008aba:	8952      	ldrh	r2, [r2, #10]
 8008abc:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	6959      	ldr	r1, [r3, #20]
 8008ac2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ac4:	b29c      	uxth	r4, r3
 8008ac6:	183b      	adds	r3, r7, r0
 8008ac8:	881a      	ldrh	r2, [r3, #0]
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	0023      	movs	r3, r4
 8008ace:	f000 fd07 	bl	80094e0 <USB_WritePMA>
 8008ad2:	e09a      	b.n	8008c0a <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	785b      	ldrb	r3, [r3, #1]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d162      	bne.n	8008ba2 <USB_EPStartXfer+0x8f6>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	781b      	ldrb	r3, [r3, #0]
 8008ae0:	00db      	lsls	r3, r3, #3
 8008ae2:	4a88      	ldr	r2, [pc, #544]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008ae4:	4694      	mov	ip, r2
 8008ae6:	4463      	add	r3, ip
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	781b      	ldrb	r3, [r3, #0]
 8008aee:	00db      	lsls	r3, r3, #3
 8008af0:	4984      	ldr	r1, [pc, #528]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008af2:	468c      	mov	ip, r1
 8008af4:	4463      	add	r3, ip
 8008af6:	0192      	lsls	r2, r2, #6
 8008af8:	0992      	lsrs	r2, r2, #6
 8008afa:	601a      	str	r2, [r3, #0]
 8008afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008afe:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b00:	d91e      	bls.n	8008b40 <USB_EPStartXfer+0x894>
 8008b02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b04:	095b      	lsrs	r3, r3, #5
 8008b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b0a:	221f      	movs	r2, #31
 8008b0c:	4013      	ands	r3, r2
 8008b0e:	d102      	bne.n	8008b16 <USB_EPStartXfer+0x86a>
 8008b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b12:	3b01      	subs	r3, #1
 8008b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	00db      	lsls	r3, r3, #3
 8008b1c:	4a79      	ldr	r2, [pc, #484]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008b1e:	4694      	mov	ip, r2
 8008b20:	4463      	add	r3, ip
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b26:	069b      	lsls	r3, r3, #26
 8008b28:	431a      	orrs	r2, r3
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	00db      	lsls	r3, r3, #3
 8008b30:	4974      	ldr	r1, [pc, #464]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008b32:	468c      	mov	ip, r1
 8008b34:	4463      	add	r3, ip
 8008b36:	2180      	movs	r1, #128	@ 0x80
 8008b38:	0609      	lsls	r1, r1, #24
 8008b3a:	430a      	orrs	r2, r1
 8008b3c:	601a      	str	r2, [r3, #0]
 8008b3e:	e055      	b.n	8008bec <USB_EPStartXfer+0x940>
 8008b40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d111      	bne.n	8008b6a <USB_EPStartXfer+0x8be>
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	00db      	lsls	r3, r3, #3
 8008b4c:	4a6d      	ldr	r2, [pc, #436]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008b4e:	4694      	mov	ip, r2
 8008b50:	4463      	add	r3, ip
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	00db      	lsls	r3, r3, #3
 8008b5a:	496a      	ldr	r1, [pc, #424]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008b5c:	468c      	mov	ip, r1
 8008b5e:	4463      	add	r3, ip
 8008b60:	2180      	movs	r1, #128	@ 0x80
 8008b62:	0609      	lsls	r1, r1, #24
 8008b64:	430a      	orrs	r2, r1
 8008b66:	601a      	str	r2, [r3, #0]
 8008b68:	e040      	b.n	8008bec <USB_EPStartXfer+0x940>
 8008b6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b6c:	085b      	lsrs	r3, r3, #1
 8008b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b72:	2201      	movs	r2, #1
 8008b74:	4013      	ands	r3, r2
 8008b76:	d002      	beq.n	8008b7e <USB_EPStartXfer+0x8d2>
 8008b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	4a5f      	ldr	r2, [pc, #380]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008b86:	4694      	mov	ip, r2
 8008b88:	4463      	add	r3, ip
 8008b8a:	6819      	ldr	r1, [r3, #0]
 8008b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b8e:	069a      	lsls	r2, r3, #26
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	781b      	ldrb	r3, [r3, #0]
 8008b94:	00db      	lsls	r3, r3, #3
 8008b96:	485b      	ldr	r0, [pc, #364]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008b98:	4684      	mov	ip, r0
 8008b9a:	4463      	add	r3, ip
 8008b9c:	430a      	orrs	r2, r1
 8008b9e:	601a      	str	r2, [r3, #0]
 8008ba0:	e024      	b.n	8008bec <USB_EPStartXfer+0x940>
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	785b      	ldrb	r3, [r3, #1]
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d120      	bne.n	8008bec <USB_EPStartXfer+0x940>
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	00db      	lsls	r3, r3, #3
 8008bb0:	4a54      	ldr	r2, [pc, #336]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008bb2:	4694      	mov	ip, r2
 8008bb4:	4463      	add	r3, ip
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	00db      	lsls	r3, r3, #3
 8008bbe:	4951      	ldr	r1, [pc, #324]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008bc0:	468c      	mov	ip, r1
 8008bc2:	4463      	add	r3, ip
 8008bc4:	0412      	lsls	r2, r2, #16
 8008bc6:	0c12      	lsrs	r2, r2, #16
 8008bc8:	601a      	str	r2, [r3, #0]
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	781b      	ldrb	r3, [r3, #0]
 8008bce:	00db      	lsls	r3, r3, #3
 8008bd0:	4a4c      	ldr	r2, [pc, #304]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008bd2:	4694      	mov	ip, r2
 8008bd4:	4463      	add	r3, ip
 8008bd6:	6819      	ldr	r1, [r3, #0]
 8008bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bda:	041a      	lsls	r2, r3, #16
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	00db      	lsls	r3, r3, #3
 8008be2:	4848      	ldr	r0, [pc, #288]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008be4:	4684      	mov	ip, r0
 8008be6:	4463      	add	r3, ip
 8008be8:	430a      	orrs	r2, r1
 8008bea:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008bec:	201a      	movs	r0, #26
 8008bee:	183b      	adds	r3, r7, r0
 8008bf0:	683a      	ldr	r2, [r7, #0]
 8008bf2:	8912      	ldrh	r2, [r2, #8]
 8008bf4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	6959      	ldr	r1, [r3, #20]
 8008bfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bfc:	b29c      	uxth	r4, r3
 8008bfe:	183b      	adds	r3, r7, r0
 8008c00:	881a      	ldrh	r2, [r3, #0]
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	0023      	movs	r3, r4
 8008c06:	f000 fc6b 	bl	80094e0 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008c0a:	687a      	ldr	r2, [r7, #4]
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	009b      	lsls	r3, r3, #2
 8008c12:	18d3      	adds	r3, r2, r3
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a3c      	ldr	r2, [pc, #240]	@ (8008d08 <USB_EPStartXfer+0xa5c>)
 8008c18:	4013      	ands	r3, r2
 8008c1a:	60fb      	str	r3, [r7, #12]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2210      	movs	r2, #16
 8008c20:	4053      	eors	r3, r2
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	2220      	movs	r2, #32
 8008c28:	4053      	eors	r3, r2
 8008c2a:	60fb      	str	r3, [r7, #12]
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	18d3      	adds	r3, r2, r3
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	4934      	ldr	r1, [pc, #208]	@ (8008d0c <USB_EPStartXfer+0xa60>)
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	601a      	str	r2, [r3, #0]
 8008c3e:	e340      	b.n	80092c2 <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	7b1b      	ldrb	r3, [r3, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d000      	beq.n	8008c4a <USB_EPStartXfer+0x99e>
 8008c48:	e07e      	b.n	8008d48 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	699a      	ldr	r2, [r3, #24]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d909      	bls.n	8008c6a <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	699a      	ldr	r2, [r3, #24]
 8008c60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c62:	1ad2      	subs	r2, r2, r3
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	619a      	str	r2, [r3, #24]
 8008c68:	e005      	b.n	8008c76 <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	699b      	ldr	r3, [r3, #24]
 8008c6e:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	2200      	movs	r2, #0
 8008c74:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	00db      	lsls	r3, r3, #3
 8008c7c:	4a21      	ldr	r2, [pc, #132]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008c7e:	4694      	mov	ip, r2
 8008c80:	4463      	add	r3, ip
 8008c82:	685a      	ldr	r2, [r3, #4]
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	00db      	lsls	r3, r3, #3
 8008c8a:	491e      	ldr	r1, [pc, #120]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008c8c:	468c      	mov	ip, r1
 8008c8e:	4463      	add	r3, ip
 8008c90:	0192      	lsls	r2, r2, #6
 8008c92:	0992      	lsrs	r2, r2, #6
 8008c94:	605a      	str	r2, [r3, #4]
 8008c96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c98:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c9a:	d91e      	bls.n	8008cda <USB_EPStartXfer+0xa2e>
 8008c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c9e:	095b      	lsrs	r3, r3, #5
 8008ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ca4:	221f      	movs	r2, #31
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	d102      	bne.n	8008cb0 <USB_EPStartXfer+0xa04>
 8008caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cac:	3b01      	subs	r3, #1
 8008cae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	00db      	lsls	r3, r3, #3
 8008cb6:	4a13      	ldr	r2, [pc, #76]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008cb8:	4694      	mov	ip, r2
 8008cba:	4463      	add	r3, ip
 8008cbc:	685a      	ldr	r2, [r3, #4]
 8008cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc0:	069b      	lsls	r3, r3, #26
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	00db      	lsls	r3, r3, #3
 8008cca:	490e      	ldr	r1, [pc, #56]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008ccc:	468c      	mov	ip, r1
 8008cce:	4463      	add	r3, ip
 8008cd0:	2180      	movs	r1, #128	@ 0x80
 8008cd2:	0609      	lsls	r1, r1, #24
 8008cd4:	430a      	orrs	r2, r1
 8008cd6:	605a      	str	r2, [r3, #4]
 8008cd8:	e2d7      	b.n	800928a <USB_EPStartXfer+0xfde>
 8008cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d117      	bne.n	8008d10 <USB_EPStartXfer+0xa64>
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	00db      	lsls	r3, r3, #3
 8008ce6:	4a07      	ldr	r2, [pc, #28]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008ce8:	4694      	mov	ip, r2
 8008cea:	4463      	add	r3, ip
 8008cec:	685a      	ldr	r2, [r3, #4]
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	00db      	lsls	r3, r3, #3
 8008cf4:	4903      	ldr	r1, [pc, #12]	@ (8008d04 <USB_EPStartXfer+0xa58>)
 8008cf6:	468c      	mov	ip, r1
 8008cf8:	4463      	add	r3, ip
 8008cfa:	2180      	movs	r1, #128	@ 0x80
 8008cfc:	0609      	lsls	r1, r1, #24
 8008cfe:	430a      	orrs	r2, r1
 8008d00:	605a      	str	r2, [r3, #4]
 8008d02:	e2c2      	b.n	800928a <USB_EPStartXfer+0xfde>
 8008d04:	40009800 	.word	0x40009800
 8008d08:	07ff8fbf 	.word	0x07ff8fbf
 8008d0c:	00008080 	.word	0x00008080
 8008d10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d12:	085b      	lsrs	r3, r3, #1
 8008d14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d18:	2201      	movs	r2, #1
 8008d1a:	4013      	ands	r3, r2
 8008d1c:	d002      	beq.n	8008d24 <USB_EPStartXfer+0xa78>
 8008d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d20:	3301      	adds	r3, #1
 8008d22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	781b      	ldrb	r3, [r3, #0]
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	4ac4      	ldr	r2, [pc, #784]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008d2c:	4694      	mov	ip, r2
 8008d2e:	4463      	add	r3, ip
 8008d30:	6859      	ldr	r1, [r3, #4]
 8008d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d34:	069a      	lsls	r2, r3, #26
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	00db      	lsls	r3, r3, #3
 8008d3c:	48bf      	ldr	r0, [pc, #764]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008d3e:	4684      	mov	ip, r0
 8008d40:	4463      	add	r3, ip
 8008d42:	430a      	orrs	r2, r1
 8008d44:	605a      	str	r2, [r3, #4]
 8008d46:	e2a0      	b.n	800928a <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	78db      	ldrb	r3, [r3, #3]
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d000      	beq.n	8008d52 <USB_EPStartXfer+0xaa6>
 8008d50:	e15f      	b.n	8009012 <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	785b      	ldrb	r3, [r3, #1]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d168      	bne.n	8008e2c <USB_EPStartXfer+0xb80>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	00db      	lsls	r3, r3, #3
 8008d60:	4ab6      	ldr	r2, [pc, #728]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008d62:	4694      	mov	ip, r2
 8008d64:	4463      	add	r3, ip
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	781b      	ldrb	r3, [r3, #0]
 8008d6c:	00db      	lsls	r3, r3, #3
 8008d6e:	49b3      	ldr	r1, [pc, #716]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008d70:	468c      	mov	ip, r1
 8008d72:	4463      	add	r3, ip
 8008d74:	0192      	lsls	r2, r2, #6
 8008d76:	0992      	lsrs	r2, r2, #6
 8008d78:	601a      	str	r2, [r3, #0]
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d80:	d920      	bls.n	8008dc4 <USB_EPStartXfer+0xb18>
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	691b      	ldr	r3, [r3, #16]
 8008d86:	095b      	lsrs	r3, r3, #5
 8008d88:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	221f      	movs	r2, #31
 8008d90:	4013      	ands	r3, r2
 8008d92:	d102      	bne.n	8008d9a <USB_EPStartXfer+0xaee>
 8008d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d96:	3b01      	subs	r3, #1
 8008d98:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	781b      	ldrb	r3, [r3, #0]
 8008d9e:	00db      	lsls	r3, r3, #3
 8008da0:	4aa6      	ldr	r2, [pc, #664]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008da2:	4694      	mov	ip, r2
 8008da4:	4463      	add	r3, ip
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008daa:	069b      	lsls	r3, r3, #26
 8008dac:	431a      	orrs	r2, r3
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	00db      	lsls	r3, r3, #3
 8008db4:	49a1      	ldr	r1, [pc, #644]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008db6:	468c      	mov	ip, r1
 8008db8:	4463      	add	r3, ip
 8008dba:	2180      	movs	r1, #128	@ 0x80
 8008dbc:	0609      	lsls	r1, r1, #24
 8008dbe:	430a      	orrs	r2, r1
 8008dc0:	601a      	str	r2, [r3, #0]
 8008dc2:	e059      	b.n	8008e78 <USB_EPStartXfer+0xbcc>
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	691b      	ldr	r3, [r3, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d111      	bne.n	8008df0 <USB_EPStartXfer+0xb44>
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	00db      	lsls	r3, r3, #3
 8008dd2:	4a9a      	ldr	r2, [pc, #616]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008dd4:	4694      	mov	ip, r2
 8008dd6:	4463      	add	r3, ip
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	00db      	lsls	r3, r3, #3
 8008de0:	4996      	ldr	r1, [pc, #600]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008de2:	468c      	mov	ip, r1
 8008de4:	4463      	add	r3, ip
 8008de6:	2180      	movs	r1, #128	@ 0x80
 8008de8:	0609      	lsls	r1, r1, #24
 8008dea:	430a      	orrs	r2, r1
 8008dec:	601a      	str	r2, [r3, #0]
 8008dee:	e043      	b.n	8008e78 <USB_EPStartXfer+0xbcc>
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	085b      	lsrs	r3, r3, #1
 8008df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	691b      	ldr	r3, [r3, #16]
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	4013      	ands	r3, r2
 8008e00:	d002      	beq.n	8008e08 <USB_EPStartXfer+0xb5c>
 8008e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e04:	3301      	adds	r3, #1
 8008e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	781b      	ldrb	r3, [r3, #0]
 8008e0c:	00db      	lsls	r3, r3, #3
 8008e0e:	4a8b      	ldr	r2, [pc, #556]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e10:	4694      	mov	ip, r2
 8008e12:	4463      	add	r3, ip
 8008e14:	6819      	ldr	r1, [r3, #0]
 8008e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e18:	069a      	lsls	r2, r3, #26
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	4886      	ldr	r0, [pc, #536]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e22:	4684      	mov	ip, r0
 8008e24:	4463      	add	r3, ip
 8008e26:	430a      	orrs	r2, r1
 8008e28:	601a      	str	r2, [r3, #0]
 8008e2a:	e025      	b.n	8008e78 <USB_EPStartXfer+0xbcc>
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	785b      	ldrb	r3, [r3, #1]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d121      	bne.n	8008e78 <USB_EPStartXfer+0xbcc>
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	00db      	lsls	r3, r3, #3
 8008e3a:	4a80      	ldr	r2, [pc, #512]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e3c:	4694      	mov	ip, r2
 8008e3e:	4463      	add	r3, ip
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	00db      	lsls	r3, r3, #3
 8008e48:	497c      	ldr	r1, [pc, #496]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e4a:	468c      	mov	ip, r1
 8008e4c:	4463      	add	r3, ip
 8008e4e:	0412      	lsls	r2, r2, #16
 8008e50:	0c12      	lsrs	r2, r2, #16
 8008e52:	601a      	str	r2, [r3, #0]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	00db      	lsls	r3, r3, #3
 8008e5a:	4a78      	ldr	r2, [pc, #480]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e5c:	4694      	mov	ip, r2
 8008e5e:	4463      	add	r3, ip
 8008e60:	6819      	ldr	r1, [r3, #0]
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	041a      	lsls	r2, r3, #16
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	00db      	lsls	r3, r3, #3
 8008e6e:	4873      	ldr	r0, [pc, #460]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e70:	4684      	mov	ip, r0
 8008e72:	4463      	add	r3, ip
 8008e74:	430a      	orrs	r2, r1
 8008e76:	601a      	str	r2, [r3, #0]
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	785b      	ldrb	r3, [r3, #1]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d168      	bne.n	8008f52 <USB_EPStartXfer+0xca6>
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	00db      	lsls	r3, r3, #3
 8008e86:	4a6d      	ldr	r2, [pc, #436]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e88:	4694      	mov	ip, r2
 8008e8a:	4463      	add	r3, ip
 8008e8c:	685a      	ldr	r2, [r3, #4]
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	00db      	lsls	r3, r3, #3
 8008e94:	4969      	ldr	r1, [pc, #420]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008e96:	468c      	mov	ip, r1
 8008e98:	4463      	add	r3, ip
 8008e9a:	0192      	lsls	r2, r2, #6
 8008e9c:	0992      	lsrs	r2, r2, #6
 8008e9e:	605a      	str	r2, [r3, #4]
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	691b      	ldr	r3, [r3, #16]
 8008ea4:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ea6:	d920      	bls.n	8008eea <USB_EPStartXfer+0xc3e>
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	691b      	ldr	r3, [r3, #16]
 8008eac:	095b      	lsrs	r3, r3, #5
 8008eae:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	691b      	ldr	r3, [r3, #16]
 8008eb4:	221f      	movs	r2, #31
 8008eb6:	4013      	ands	r3, r2
 8008eb8:	d102      	bne.n	8008ec0 <USB_EPStartXfer+0xc14>
 8008eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ebc:	3b01      	subs	r3, #1
 8008ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	00db      	lsls	r3, r3, #3
 8008ec6:	4a5d      	ldr	r2, [pc, #372]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008ec8:	4694      	mov	ip, r2
 8008eca:	4463      	add	r3, ip
 8008ecc:	685a      	ldr	r2, [r3, #4]
 8008ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed0:	069b      	lsls	r3, r3, #26
 8008ed2:	431a      	orrs	r2, r3
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	00db      	lsls	r3, r3, #3
 8008eda:	4958      	ldr	r1, [pc, #352]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008edc:	468c      	mov	ip, r1
 8008ede:	4463      	add	r3, ip
 8008ee0:	2180      	movs	r1, #128	@ 0x80
 8008ee2:	0609      	lsls	r1, r1, #24
 8008ee4:	430a      	orrs	r2, r1
 8008ee6:	605a      	str	r2, [r3, #4]
 8008ee8:	e059      	b.n	8008f9e <USB_EPStartXfer+0xcf2>
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	691b      	ldr	r3, [r3, #16]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d111      	bne.n	8008f16 <USB_EPStartXfer+0xc6a>
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	00db      	lsls	r3, r3, #3
 8008ef8:	4a50      	ldr	r2, [pc, #320]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008efa:	4694      	mov	ip, r2
 8008efc:	4463      	add	r3, ip
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	00db      	lsls	r3, r3, #3
 8008f06:	494d      	ldr	r1, [pc, #308]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f08:	468c      	mov	ip, r1
 8008f0a:	4463      	add	r3, ip
 8008f0c:	2180      	movs	r1, #128	@ 0x80
 8008f0e:	0609      	lsls	r1, r1, #24
 8008f10:	430a      	orrs	r2, r1
 8008f12:	605a      	str	r2, [r3, #4]
 8008f14:	e043      	b.n	8008f9e <USB_EPStartXfer+0xcf2>
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	085b      	lsrs	r3, r3, #1
 8008f1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	691b      	ldr	r3, [r3, #16]
 8008f22:	2201      	movs	r2, #1
 8008f24:	4013      	ands	r3, r2
 8008f26:	d002      	beq.n	8008f2e <USB_EPStartXfer+0xc82>
 8008f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	00db      	lsls	r3, r3, #3
 8008f34:	4a41      	ldr	r2, [pc, #260]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f36:	4694      	mov	ip, r2
 8008f38:	4463      	add	r3, ip
 8008f3a:	6859      	ldr	r1, [r3, #4]
 8008f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3e:	069a      	lsls	r2, r3, #26
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	781b      	ldrb	r3, [r3, #0]
 8008f44:	00db      	lsls	r3, r3, #3
 8008f46:	483d      	ldr	r0, [pc, #244]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f48:	4684      	mov	ip, r0
 8008f4a:	4463      	add	r3, ip
 8008f4c:	430a      	orrs	r2, r1
 8008f4e:	605a      	str	r2, [r3, #4]
 8008f50:	e025      	b.n	8008f9e <USB_EPStartXfer+0xcf2>
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	785b      	ldrb	r3, [r3, #1]
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d121      	bne.n	8008f9e <USB_EPStartXfer+0xcf2>
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	00db      	lsls	r3, r3, #3
 8008f60:	4a36      	ldr	r2, [pc, #216]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f62:	4694      	mov	ip, r2
 8008f64:	4463      	add	r3, ip
 8008f66:	685a      	ldr	r2, [r3, #4]
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	00db      	lsls	r3, r3, #3
 8008f6e:	4933      	ldr	r1, [pc, #204]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f70:	468c      	mov	ip, r1
 8008f72:	4463      	add	r3, ip
 8008f74:	0412      	lsls	r2, r2, #16
 8008f76:	0c12      	lsrs	r2, r2, #16
 8008f78:	605a      	str	r2, [r3, #4]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	00db      	lsls	r3, r3, #3
 8008f80:	4a2e      	ldr	r2, [pc, #184]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f82:	4694      	mov	ip, r2
 8008f84:	4463      	add	r3, ip
 8008f86:	6859      	ldr	r1, [r3, #4]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	691b      	ldr	r3, [r3, #16]
 8008f8c:	041a      	lsls	r2, r3, #16
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	00db      	lsls	r3, r3, #3
 8008f94:	4829      	ldr	r0, [pc, #164]	@ (800903c <USB_EPStartXfer+0xd90>)
 8008f96:	4684      	mov	ip, r0
 8008f98:	4463      	add	r3, ip
 8008f9a:	430a      	orrs	r2, r1
 8008f9c:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	69db      	ldr	r3, [r3, #28]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d100      	bne.n	8008fa8 <USB_EPStartXfer+0xcfc>
 8008fa6:	e170      	b.n	800928a <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	18d3      	adds	r3, r2, r3
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	2126      	movs	r1, #38	@ 0x26
 8008fb6:	187b      	adds	r3, r7, r1
 8008fb8:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008fba:	187b      	adds	r3, r7, r1
 8008fbc:	881a      	ldrh	r2, [r3, #0]
 8008fbe:	2380      	movs	r3, #128	@ 0x80
 8008fc0:	01db      	lsls	r3, r3, #7
 8008fc2:	4013      	ands	r3, r2
 8008fc4:	d004      	beq.n	8008fd0 <USB_EPStartXfer+0xd24>
 8008fc6:	187b      	adds	r3, r7, r1
 8008fc8:	881b      	ldrh	r3, [r3, #0]
 8008fca:	2240      	movs	r2, #64	@ 0x40
 8008fcc:	4013      	ands	r3, r2
 8008fce:	d10d      	bne.n	8008fec <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008fd0:	2126      	movs	r1, #38	@ 0x26
 8008fd2:	187b      	adds	r3, r7, r1
 8008fd4:	881a      	ldrh	r2, [r3, #0]
 8008fd6:	2380      	movs	r3, #128	@ 0x80
 8008fd8:	01db      	lsls	r3, r3, #7
 8008fda:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008fdc:	d000      	beq.n	8008fe0 <USB_EPStartXfer+0xd34>
 8008fde:	e154      	b.n	800928a <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008fe0:	187b      	adds	r3, r7, r1
 8008fe2:	881b      	ldrh	r3, [r3, #0]
 8008fe4:	2240      	movs	r2, #64	@ 0x40
 8008fe6:	4013      	ands	r3, r2
 8008fe8:	d000      	beq.n	8008fec <USB_EPStartXfer+0xd40>
 8008fea:	e14e      	b.n	800928a <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	18d3      	adds	r3, r2, r3
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a11      	ldr	r2, [pc, #68]	@ (8009040 <USB_EPStartXfer+0xd94>)
 8008ffa:	4013      	ands	r3, r2
 8008ffc:	623b      	str	r3, [r7, #32]
 8008ffe:	687a      	ldr	r2, [r7, #4]
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	18d3      	adds	r3, r2, r3
 8009008:	6a3a      	ldr	r2, [r7, #32]
 800900a:	490e      	ldr	r1, [pc, #56]	@ (8009044 <USB_EPStartXfer+0xd98>)
 800900c:	430a      	orrs	r2, r1
 800900e:	601a      	str	r2, [r3, #0]
 8009010:	e13b      	b.n	800928a <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	78db      	ldrb	r3, [r3, #3]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d000      	beq.n	800901c <USB_EPStartXfer+0xd70>
 800901a:	e134      	b.n	8009286 <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	699a      	ldr	r2, [r3, #24]
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	691b      	ldr	r3, [r3, #16]
 8009024:	429a      	cmp	r2, r3
 8009026:	d90f      	bls.n	8009048 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	691b      	ldr	r3, [r3, #16]
 800902c:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	699a      	ldr	r2, [r3, #24]
 8009032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009034:	1ad2      	subs	r2, r2, r3
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	619a      	str	r2, [r3, #24]
 800903a:	e00b      	b.n	8009054 <USB_EPStartXfer+0xda8>
 800903c:	40009800 	.word	0x40009800
 8009040:	07ff8f8f 	.word	0x07ff8f8f
 8009044:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	2200      	movs	r2, #0
 8009052:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	785b      	ldrb	r3, [r3, #1]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d162      	bne.n	8009122 <USB_EPStartXfer+0xe76>
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	00db      	lsls	r3, r3, #3
 8009062:	4a9a      	ldr	r2, [pc, #616]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009064:	4694      	mov	ip, r2
 8009066:	4463      	add	r3, ip
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	00db      	lsls	r3, r3, #3
 8009070:	4996      	ldr	r1, [pc, #600]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009072:	468c      	mov	ip, r1
 8009074:	4463      	add	r3, ip
 8009076:	0192      	lsls	r2, r2, #6
 8009078:	0992      	lsrs	r2, r2, #6
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800907e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009080:	d91e      	bls.n	80090c0 <USB_EPStartXfer+0xe14>
 8009082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009084:	095b      	lsrs	r3, r3, #5
 8009086:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800908a:	221f      	movs	r2, #31
 800908c:	4013      	ands	r3, r2
 800908e:	d102      	bne.n	8009096 <USB_EPStartXfer+0xdea>
 8009090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009092:	3b01      	subs	r3, #1
 8009094:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	00db      	lsls	r3, r3, #3
 800909c:	4a8b      	ldr	r2, [pc, #556]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800909e:	4694      	mov	ip, r2
 80090a0:	4463      	add	r3, ip
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a6:	069b      	lsls	r3, r3, #26
 80090a8:	431a      	orrs	r2, r3
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	00db      	lsls	r3, r3, #3
 80090b0:	4986      	ldr	r1, [pc, #536]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80090b2:	468c      	mov	ip, r1
 80090b4:	4463      	add	r3, ip
 80090b6:	2180      	movs	r1, #128	@ 0x80
 80090b8:	0609      	lsls	r1, r1, #24
 80090ba:	430a      	orrs	r2, r1
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	e055      	b.n	800916c <USB_EPStartXfer+0xec0>
 80090c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d111      	bne.n	80090ea <USB_EPStartXfer+0xe3e>
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	00db      	lsls	r3, r3, #3
 80090cc:	4a7f      	ldr	r2, [pc, #508]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80090ce:	4694      	mov	ip, r2
 80090d0:	4463      	add	r3, ip
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	781b      	ldrb	r3, [r3, #0]
 80090d8:	00db      	lsls	r3, r3, #3
 80090da:	497c      	ldr	r1, [pc, #496]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80090dc:	468c      	mov	ip, r1
 80090de:	4463      	add	r3, ip
 80090e0:	2180      	movs	r1, #128	@ 0x80
 80090e2:	0609      	lsls	r1, r1, #24
 80090e4:	430a      	orrs	r2, r1
 80090e6:	601a      	str	r2, [r3, #0]
 80090e8:	e040      	b.n	800916c <USB_EPStartXfer+0xec0>
 80090ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090ec:	085b      	lsrs	r3, r3, #1
 80090ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090f2:	2201      	movs	r2, #1
 80090f4:	4013      	ands	r3, r2
 80090f6:	d002      	beq.n	80090fe <USB_EPStartXfer+0xe52>
 80090f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090fa:	3301      	adds	r3, #1
 80090fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	00db      	lsls	r3, r3, #3
 8009104:	4a71      	ldr	r2, [pc, #452]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009106:	4694      	mov	ip, r2
 8009108:	4463      	add	r3, ip
 800910a:	6819      	ldr	r1, [r3, #0]
 800910c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800910e:	069a      	lsls	r2, r3, #26
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	00db      	lsls	r3, r3, #3
 8009116:	486d      	ldr	r0, [pc, #436]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009118:	4684      	mov	ip, r0
 800911a:	4463      	add	r3, ip
 800911c:	430a      	orrs	r2, r1
 800911e:	601a      	str	r2, [r3, #0]
 8009120:	e024      	b.n	800916c <USB_EPStartXfer+0xec0>
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	785b      	ldrb	r3, [r3, #1]
 8009126:	2b01      	cmp	r3, #1
 8009128:	d120      	bne.n	800916c <USB_EPStartXfer+0xec0>
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	00db      	lsls	r3, r3, #3
 8009130:	4a66      	ldr	r2, [pc, #408]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009132:	4694      	mov	ip, r2
 8009134:	4463      	add	r3, ip
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	00db      	lsls	r3, r3, #3
 800913e:	4963      	ldr	r1, [pc, #396]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009140:	468c      	mov	ip, r1
 8009142:	4463      	add	r3, ip
 8009144:	0412      	lsls	r2, r2, #16
 8009146:	0c12      	lsrs	r2, r2, #16
 8009148:	601a      	str	r2, [r3, #0]
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	00db      	lsls	r3, r3, #3
 8009150:	4a5e      	ldr	r2, [pc, #376]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009152:	4694      	mov	ip, r2
 8009154:	4463      	add	r3, ip
 8009156:	6819      	ldr	r1, [r3, #0]
 8009158:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800915a:	041a      	lsls	r2, r3, #16
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	00db      	lsls	r3, r3, #3
 8009162:	485a      	ldr	r0, [pc, #360]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009164:	4684      	mov	ip, r0
 8009166:	4463      	add	r3, ip
 8009168:	430a      	orrs	r2, r1
 800916a:	601a      	str	r2, [r3, #0]
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	785b      	ldrb	r3, [r3, #1]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d162      	bne.n	800923a <USB_EPStartXfer+0xf8e>
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	00db      	lsls	r3, r3, #3
 800917a:	4a54      	ldr	r2, [pc, #336]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800917c:	4694      	mov	ip, r2
 800917e:	4463      	add	r3, ip
 8009180:	685a      	ldr	r2, [r3, #4]
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	00db      	lsls	r3, r3, #3
 8009188:	4950      	ldr	r1, [pc, #320]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800918a:	468c      	mov	ip, r1
 800918c:	4463      	add	r3, ip
 800918e:	0192      	lsls	r2, r2, #6
 8009190:	0992      	lsrs	r2, r2, #6
 8009192:	605a      	str	r2, [r3, #4]
 8009194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009196:	2b3e      	cmp	r3, #62	@ 0x3e
 8009198:	d91e      	bls.n	80091d8 <USB_EPStartXfer+0xf2c>
 800919a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800919c:	095b      	lsrs	r3, r3, #5
 800919e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091a2:	221f      	movs	r2, #31
 80091a4:	4013      	ands	r3, r2
 80091a6:	d102      	bne.n	80091ae <USB_EPStartXfer+0xf02>
 80091a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091aa:	3b01      	subs	r3, #1
 80091ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	00db      	lsls	r3, r3, #3
 80091b4:	4a45      	ldr	r2, [pc, #276]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80091b6:	4694      	mov	ip, r2
 80091b8:	4463      	add	r3, ip
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091be:	069b      	lsls	r3, r3, #26
 80091c0:	431a      	orrs	r2, r3
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	00db      	lsls	r3, r3, #3
 80091c8:	4940      	ldr	r1, [pc, #256]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80091ca:	468c      	mov	ip, r1
 80091cc:	4463      	add	r3, ip
 80091ce:	2180      	movs	r1, #128	@ 0x80
 80091d0:	0609      	lsls	r1, r1, #24
 80091d2:	430a      	orrs	r2, r1
 80091d4:	605a      	str	r2, [r3, #4]
 80091d6:	e058      	b.n	800928a <USB_EPStartXfer+0xfde>
 80091d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d111      	bne.n	8009202 <USB_EPStartXfer+0xf56>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	00db      	lsls	r3, r3, #3
 80091e4:	4a39      	ldr	r2, [pc, #228]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80091e6:	4694      	mov	ip, r2
 80091e8:	4463      	add	r3, ip
 80091ea:	685a      	ldr	r2, [r3, #4]
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	00db      	lsls	r3, r3, #3
 80091f2:	4936      	ldr	r1, [pc, #216]	@ (80092cc <USB_EPStartXfer+0x1020>)
 80091f4:	468c      	mov	ip, r1
 80091f6:	4463      	add	r3, ip
 80091f8:	2180      	movs	r1, #128	@ 0x80
 80091fa:	0609      	lsls	r1, r1, #24
 80091fc:	430a      	orrs	r2, r1
 80091fe:	605a      	str	r2, [r3, #4]
 8009200:	e043      	b.n	800928a <USB_EPStartXfer+0xfde>
 8009202:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009204:	085b      	lsrs	r3, r3, #1
 8009206:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009208:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800920a:	2201      	movs	r2, #1
 800920c:	4013      	ands	r3, r2
 800920e:	d002      	beq.n	8009216 <USB_EPStartXfer+0xf6a>
 8009210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009212:	3301      	adds	r3, #1
 8009214:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	00db      	lsls	r3, r3, #3
 800921c:	4a2b      	ldr	r2, [pc, #172]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800921e:	4694      	mov	ip, r2
 8009220:	4463      	add	r3, ip
 8009222:	6859      	ldr	r1, [r3, #4]
 8009224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009226:	069a      	lsls	r2, r3, #26
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	00db      	lsls	r3, r3, #3
 800922e:	4827      	ldr	r0, [pc, #156]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009230:	4684      	mov	ip, r0
 8009232:	4463      	add	r3, ip
 8009234:	430a      	orrs	r2, r1
 8009236:	605a      	str	r2, [r3, #4]
 8009238:	e027      	b.n	800928a <USB_EPStartXfer+0xfde>
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	785b      	ldrb	r3, [r3, #1]
 800923e:	2b01      	cmp	r3, #1
 8009240:	d123      	bne.n	800928a <USB_EPStartXfer+0xfde>
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	00db      	lsls	r3, r3, #3
 8009248:	4a20      	ldr	r2, [pc, #128]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800924a:	4694      	mov	ip, r2
 800924c:	4463      	add	r3, ip
 800924e:	685a      	ldr	r2, [r3, #4]
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	00db      	lsls	r3, r3, #3
 8009256:	491d      	ldr	r1, [pc, #116]	@ (80092cc <USB_EPStartXfer+0x1020>)
 8009258:	468c      	mov	ip, r1
 800925a:	4463      	add	r3, ip
 800925c:	0412      	lsls	r2, r2, #16
 800925e:	0c12      	lsrs	r2, r2, #16
 8009260:	605a      	str	r2, [r3, #4]
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	00db      	lsls	r3, r3, #3
 8009268:	4a18      	ldr	r2, [pc, #96]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800926a:	4694      	mov	ip, r2
 800926c:	4463      	add	r3, ip
 800926e:	6859      	ldr	r1, [r3, #4]
 8009270:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009272:	041a      	lsls	r2, r3, #16
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	00db      	lsls	r3, r3, #3
 800927a:	4814      	ldr	r0, [pc, #80]	@ (80092cc <USB_EPStartXfer+0x1020>)
 800927c:	4684      	mov	ip, r0
 800927e:	4463      	add	r3, ip
 8009280:	430a      	orrs	r2, r1
 8009282:	605a      	str	r2, [r3, #4]
 8009284:	e001      	b.n	800928a <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 8009286:	2301      	movs	r3, #1
 8009288:	e01c      	b.n	80092c4 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	009b      	lsls	r3, r3, #2
 8009292:	18d3      	adds	r3, r2, r3
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a0e      	ldr	r2, [pc, #56]	@ (80092d0 <USB_EPStartXfer+0x1024>)
 8009298:	4013      	ands	r3, r2
 800929a:	61fb      	str	r3, [r7, #28]
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	2280      	movs	r2, #128	@ 0x80
 80092a0:	0152      	lsls	r2, r2, #5
 80092a2:	4053      	eors	r3, r2
 80092a4:	61fb      	str	r3, [r7, #28]
 80092a6:	69fb      	ldr	r3, [r7, #28]
 80092a8:	2280      	movs	r2, #128	@ 0x80
 80092aa:	0192      	lsls	r2, r2, #6
 80092ac:	4053      	eors	r3, r2
 80092ae:	61fb      	str	r3, [r7, #28]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	009b      	lsls	r3, r3, #2
 80092b8:	18d3      	adds	r3, r2, r3
 80092ba:	69fa      	ldr	r2, [r7, #28]
 80092bc:	4905      	ldr	r1, [pc, #20]	@ (80092d4 <USB_EPStartXfer+0x1028>)
 80092be:	430a      	orrs	r2, r1
 80092c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	0018      	movs	r0, r3
 80092c6:	46bd      	mov	sp, r7
 80092c8:	b017      	add	sp, #92	@ 0x5c
 80092ca:	bd90      	pop	{r4, r7, pc}
 80092cc:	40009800 	.word	0x40009800
 80092d0:	07ffbf8f 	.word	0x07ffbf8f
 80092d4:	00008080 	.word	0x00008080

080092d8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b084      	sub	sp, #16
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	785b      	ldrb	r3, [r3, #1]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d016      	beq.n	8009318 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	009b      	lsls	r3, r3, #2
 80092f2:	18d3      	adds	r3, r2, r3
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a16      	ldr	r2, [pc, #88]	@ (8009350 <USB_EPSetStall+0x78>)
 80092f8:	4013      	ands	r3, r2
 80092fa:	60bb      	str	r3, [r7, #8]
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	2210      	movs	r2, #16
 8009300:	4053      	eors	r3, r2
 8009302:	60bb      	str	r3, [r7, #8]
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	781b      	ldrb	r3, [r3, #0]
 800930a:	009b      	lsls	r3, r3, #2
 800930c:	18d3      	adds	r3, r2, r3
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	4910      	ldr	r1, [pc, #64]	@ (8009354 <USB_EPSetStall+0x7c>)
 8009312:	430a      	orrs	r2, r1
 8009314:	601a      	str	r2, [r3, #0]
 8009316:	e016      	b.n	8009346 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	009b      	lsls	r3, r3, #2
 8009320:	18d3      	adds	r3, r2, r3
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a0c      	ldr	r2, [pc, #48]	@ (8009358 <USB_EPSetStall+0x80>)
 8009326:	4013      	ands	r3, r2
 8009328:	60fb      	str	r3, [r7, #12]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2280      	movs	r2, #128	@ 0x80
 800932e:	0152      	lsls	r2, r2, #5
 8009330:	4053      	eors	r3, r2
 8009332:	60fb      	str	r3, [r7, #12]
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	009b      	lsls	r3, r3, #2
 800933c:	18d3      	adds	r3, r2, r3
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	4904      	ldr	r1, [pc, #16]	@ (8009354 <USB_EPSetStall+0x7c>)
 8009342:	430a      	orrs	r2, r1
 8009344:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	0018      	movs	r0, r3
 800934a:	46bd      	mov	sp, r7
 800934c:	b004      	add	sp, #16
 800934e:	bd80      	pop	{r7, pc}
 8009350:	07ff8fbf 	.word	0x07ff8fbf
 8009354:	00008080 	.word	0x00008080
 8009358:	07ffbf8f 	.word	0x07ffbf8f

0800935c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b088      	sub	sp, #32
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	7b1b      	ldrb	r3, [r3, #12]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d000      	beq.n	8009370 <USB_EPClearStall+0x14>
 800936e:	e075      	b.n	800945c <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	785b      	ldrb	r3, [r3, #1]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d037      	beq.n	80093e8 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009378:	687a      	ldr	r2, [r7, #4]
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	009b      	lsls	r3, r3, #2
 8009380:	18d3      	adds	r3, r2, r3
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	613b      	str	r3, [r7, #16]
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	2240      	movs	r2, #64	@ 0x40
 800938a:	4013      	ands	r3, r2
 800938c:	d011      	beq.n	80093b2 <USB_EPClearStall+0x56>
 800938e:	687a      	ldr	r2, [r7, #4]
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	18d3      	adds	r3, r2, r3
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a33      	ldr	r2, [pc, #204]	@ (8009468 <USB_EPClearStall+0x10c>)
 800939c:	4013      	ands	r3, r2
 800939e:	60fb      	str	r3, [r7, #12]
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	18d3      	adds	r3, r2, r3
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	492f      	ldr	r1, [pc, #188]	@ (800946c <USB_EPClearStall+0x110>)
 80093ae:	430a      	orrs	r2, r1
 80093b0:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	78db      	ldrb	r3, [r3, #3]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d050      	beq.n	800945c <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	18d3      	adds	r3, r2, r3
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a2a      	ldr	r2, [pc, #168]	@ (8009470 <USB_EPClearStall+0x114>)
 80093c8:	4013      	ands	r3, r2
 80093ca:	60bb      	str	r3, [r7, #8]
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	2220      	movs	r2, #32
 80093d0:	4053      	eors	r3, r2
 80093d2:	60bb      	str	r3, [r7, #8]
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	18d3      	adds	r3, r2, r3
 80093de:	68ba      	ldr	r2, [r7, #8]
 80093e0:	4924      	ldr	r1, [pc, #144]	@ (8009474 <USB_EPClearStall+0x118>)
 80093e2:	430a      	orrs	r2, r1
 80093e4:	601a      	str	r2, [r3, #0]
 80093e6:	e039      	b.n	800945c <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80093e8:	687a      	ldr	r2, [r7, #4]
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	18d3      	adds	r3, r2, r3
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	61fb      	str	r3, [r7, #28]
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	2380      	movs	r3, #128	@ 0x80
 80093fa:	01db      	lsls	r3, r3, #7
 80093fc:	4013      	ands	r3, r2
 80093fe:	d011      	beq.n	8009424 <USB_EPClearStall+0xc8>
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	18d3      	adds	r3, r2, r3
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a16      	ldr	r2, [pc, #88]	@ (8009468 <USB_EPClearStall+0x10c>)
 800940e:	4013      	ands	r3, r2
 8009410:	61bb      	str	r3, [r7, #24]
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	18d3      	adds	r3, r2, r3
 800941c:	69ba      	ldr	r2, [r7, #24]
 800941e:	4916      	ldr	r1, [pc, #88]	@ (8009478 <USB_EPClearStall+0x11c>)
 8009420:	430a      	orrs	r2, r1
 8009422:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	18d3      	adds	r3, r2, r3
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a12      	ldr	r2, [pc, #72]	@ (800947c <USB_EPClearStall+0x120>)
 8009432:	4013      	ands	r3, r2
 8009434:	617b      	str	r3, [r7, #20]
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	2280      	movs	r2, #128	@ 0x80
 800943a:	0152      	lsls	r2, r2, #5
 800943c:	4053      	eors	r3, r2
 800943e:	617b      	str	r3, [r7, #20]
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	2280      	movs	r2, #128	@ 0x80
 8009444:	0192      	lsls	r2, r2, #6
 8009446:	4053      	eors	r3, r2
 8009448:	617b      	str	r3, [r7, #20]
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	18d3      	adds	r3, r2, r3
 8009454:	697a      	ldr	r2, [r7, #20]
 8009456:	4907      	ldr	r1, [pc, #28]	@ (8009474 <USB_EPClearStall+0x118>)
 8009458:	430a      	orrs	r2, r1
 800945a:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800945c:	2300      	movs	r3, #0
}
 800945e:	0018      	movs	r0, r3
 8009460:	46bd      	mov	sp, r7
 8009462:	b008      	add	sp, #32
 8009464:	bd80      	pop	{r7, pc}
 8009466:	46c0      	nop			@ (mov r8, r8)
 8009468:	07ff8f8f 	.word	0x07ff8f8f
 800946c:	000080c0 	.word	0x000080c0
 8009470:	07ff8fbf 	.word	0x07ff8fbf
 8009474:	00008080 	.word	0x00008080
 8009478:	0000c080 	.word	0x0000c080
 800947c:	07ffbf8f 	.word	0x07ffbf8f

08009480 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	000a      	movs	r2, r1
 800948a:	1cfb      	adds	r3, r7, #3
 800948c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800948e:	1cfb      	adds	r3, r7, #3
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d102      	bne.n	800949c <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2280      	movs	r2, #128	@ 0x80
 800949a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	0018      	movs	r0, r3
 80094a0:	46bd      	mov	sp, r7
 80094a2:	b002      	add	sp, #8
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b082      	sub	sp, #8
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094b2:	2280      	movs	r2, #128	@ 0x80
 80094b4:	0212      	lsls	r2, r2, #8
 80094b6:	431a      	orrs	r2, r3
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	0018      	movs	r0, r3
 80094c0:	46bd      	mov	sp, r7
 80094c2:	b002      	add	sp, #8
 80094c4:	bd80      	pop	{r7, pc}

080094c6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 80094c6:	b580      	push	{r7, lr}
 80094c8:	b084      	sub	sp, #16
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094d2:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80094d4:	68fb      	ldr	r3, [r7, #12]
}
 80094d6:	0018      	movs	r0, r3
 80094d8:	46bd      	mov	sp, r7
 80094da:	b004      	add	sp, #16
 80094dc:	bd80      	pop	{r7, pc}
	...

080094e0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b08a      	sub	sp, #40	@ 0x28
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	0019      	movs	r1, r3
 80094ec:	1dbb      	adds	r3, r7, #6
 80094ee:	801a      	strh	r2, [r3, #0]
 80094f0:	1d3b      	adds	r3, r7, #4
 80094f2:	1c0a      	adds	r2, r1, #0
 80094f4:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80094f6:	1d3b      	adds	r3, r7, #4
 80094f8:	881b      	ldrh	r3, [r3, #0]
 80094fa:	3303      	adds	r3, #3
 80094fc:	089b      	lsrs	r3, r3, #2
 80094fe:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 8009500:	2016      	movs	r0, #22
 8009502:	183b      	adds	r3, r7, r0
 8009504:	1d3a      	adds	r2, r7, #4
 8009506:	8812      	ldrh	r2, [r2, #0]
 8009508:	2103      	movs	r1, #3
 800950a:	400a      	ands	r2, r1
 800950c:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 8009512:	183b      	adds	r3, r7, r0
 8009514:	881b      	ldrh	r3, [r3, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <USB_WritePMA+0x40>
  {
    NbWords--;
 800951a:	69bb      	ldr	r3, [r7, #24]
 800951c:	3b01      	subs	r3, #1
 800951e:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 8009520:	1dbb      	adds	r3, r7, #6
 8009522:	881b      	ldrh	r3, [r3, #0]
 8009524:	4a28      	ldr	r2, [pc, #160]	@ (80095c8 <USB_WritePMA+0xe8>)
 8009526:	4694      	mov	ip, r2
 8009528:	4463      	add	r3, ip
 800952a:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800952c:	69bb      	ldr	r3, [r7, #24]
 800952e:	623b      	str	r3, [r7, #32]
 8009530:	e01f      	b.n	8009572 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	781a      	ldrb	r2, [r3, #0]
 8009536:	7859      	ldrb	r1, [r3, #1]
 8009538:	0209      	lsls	r1, r1, #8
 800953a:	430a      	orrs	r2, r1
 800953c:	7899      	ldrb	r1, [r3, #2]
 800953e:	0409      	lsls	r1, r1, #16
 8009540:	430a      	orrs	r2, r1
 8009542:	78db      	ldrb	r3, [r3, #3]
 8009544:	061b      	lsls	r3, r3, #24
 8009546:	4313      	orrs	r3, r2
 8009548:	001a      	movs	r2, r3
 800954a:	69fb      	ldr	r3, [r7, #28]
 800954c:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	3304      	adds	r3, #4
 8009552:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	3301      	adds	r3, #1
 8009558:	613b      	str	r3, [r7, #16]
    pBuf++;
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	3301      	adds	r3, #1
 800955e:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	3301      	adds	r3, #1
 8009564:	613b      	str	r3, [r7, #16]
    pBuf++;
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	3301      	adds	r3, #1
 800956a:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800956c:	6a3b      	ldr	r3, [r7, #32]
 800956e:	3b01      	subs	r3, #1
 8009570:	623b      	str	r3, [r7, #32]
 8009572:	6a3b      	ldr	r3, [r7, #32]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1dc      	bne.n	8009532 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 8009578:	2316      	movs	r3, #22
 800957a:	18fb      	adds	r3, r7, r3
 800957c:	881b      	ldrh	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d01e      	beq.n	80095c0 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 8009582:	2300      	movs	r3, #0
 8009584:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	001a      	movs	r2, r3
 800958c:	6a3b      	ldr	r3, [r7, #32]
 800958e:	00db      	lsls	r3, r3, #3
 8009590:	409a      	lsls	r2, r3
 8009592:	0013      	movs	r3, r2
 8009594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009596:	4313      	orrs	r3, r2
 8009598:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800959a:	6a3b      	ldr	r3, [r7, #32]
 800959c:	3301      	adds	r3, #1
 800959e:	623b      	str	r3, [r7, #32]
      pBuf++;
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	3301      	adds	r3, #1
 80095a4:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 80095a6:	2116      	movs	r1, #22
 80095a8:	187b      	adds	r3, r7, r1
 80095aa:	881a      	ldrh	r2, [r3, #0]
 80095ac:	187b      	adds	r3, r7, r1
 80095ae:	3a01      	subs	r2, #1
 80095b0:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 80095b2:	187b      	adds	r3, r7, r1
 80095b4:	881b      	ldrh	r3, [r3, #0]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1e5      	bne.n	8009586 <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095be:	601a      	str	r2, [r3, #0]
  }
}
 80095c0:	46c0      	nop			@ (mov r8, r8)
 80095c2:	46bd      	mov	sp, r7
 80095c4:	b00a      	add	sp, #40	@ 0x28
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	40009800 	.word	0x40009800

080095cc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80095cc:	b590      	push	{r4, r7, lr}
 80095ce:	b08b      	sub	sp, #44	@ 0x2c
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	60f8      	str	r0, [r7, #12]
 80095d4:	60b9      	str	r1, [r7, #8]
 80095d6:	0019      	movs	r1, r3
 80095d8:	1dbb      	adds	r3, r7, #6
 80095da:	801a      	strh	r2, [r3, #0]
 80095dc:	1d3b      	adds	r3, r7, #4
 80095de:	1c0a      	adds	r2, r1, #0
 80095e0:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 80095e2:	1d3b      	adds	r3, r7, #4
 80095e4:	881b      	ldrh	r3, [r3, #0]
 80095e6:	3303      	adds	r3, #3
 80095e8:	089b      	lsrs	r3, r3, #2
 80095ea:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 80095ec:	201a      	movs	r0, #26
 80095ee:	183b      	adds	r3, r7, r0
 80095f0:	1d3a      	adds	r2, r7, #4
 80095f2:	8812      	ldrh	r2, [r2, #0]
 80095f4:	2103      	movs	r1, #3
 80095f6:	400a      	ands	r2, r1
 80095f8:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 80095fe:	1dbb      	adds	r3, r7, #6
 8009600:	881b      	ldrh	r3, [r3, #0]
 8009602:	4a39      	ldr	r2, [pc, #228]	@ (80096e8 <USB_ReadPMA+0x11c>)
 8009604:	4694      	mov	ip, r2
 8009606:	4463      	add	r3, ip
 8009608:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800960a:	183b      	adds	r3, r7, r0
 800960c:	881b      	ldrh	r3, [r3, #0]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d002      	beq.n	8009618 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	3b01      	subs	r3, #1
 8009616:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	627b      	str	r3, [r7, #36]	@ 0x24
 800961c:	e03c      	b.n	8009698 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800961e:	6a3b      	ldr	r3, [r7, #32]
 8009620:	681a      	ldr	r2, [r3, #0]
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	21ff      	movs	r1, #255	@ 0xff
 8009626:	4011      	ands	r1, r2
 8009628:	000c      	movs	r4, r1
 800962a:	7819      	ldrb	r1, [r3, #0]
 800962c:	2000      	movs	r0, #0
 800962e:	4001      	ands	r1, r0
 8009630:	1c08      	adds	r0, r1, #0
 8009632:	1c21      	adds	r1, r4, #0
 8009634:	4301      	orrs	r1, r0
 8009636:	7019      	strb	r1, [r3, #0]
 8009638:	0a11      	lsrs	r1, r2, #8
 800963a:	20ff      	movs	r0, #255	@ 0xff
 800963c:	4001      	ands	r1, r0
 800963e:	000c      	movs	r4, r1
 8009640:	7859      	ldrb	r1, [r3, #1]
 8009642:	2000      	movs	r0, #0
 8009644:	4001      	ands	r1, r0
 8009646:	1c08      	adds	r0, r1, #0
 8009648:	1c21      	adds	r1, r4, #0
 800964a:	4301      	orrs	r1, r0
 800964c:	7059      	strb	r1, [r3, #1]
 800964e:	0c11      	lsrs	r1, r2, #16
 8009650:	20ff      	movs	r0, #255	@ 0xff
 8009652:	4001      	ands	r1, r0
 8009654:	000c      	movs	r4, r1
 8009656:	7899      	ldrb	r1, [r3, #2]
 8009658:	2000      	movs	r0, #0
 800965a:	4001      	ands	r1, r0
 800965c:	1c08      	adds	r0, r1, #0
 800965e:	1c21      	adds	r1, r4, #0
 8009660:	4301      	orrs	r1, r0
 8009662:	7099      	strb	r1, [r3, #2]
 8009664:	0e10      	lsrs	r0, r2, #24
 8009666:	78da      	ldrb	r2, [r3, #3]
 8009668:	2100      	movs	r1, #0
 800966a:	400a      	ands	r2, r1
 800966c:	1c11      	adds	r1, r2, #0
 800966e:	1c02      	adds	r2, r0, #0
 8009670:	430a      	orrs	r2, r1
 8009672:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 8009674:	6a3b      	ldr	r3, [r7, #32]
 8009676:	3304      	adds	r3, #4
 8009678:	623b      	str	r3, [r7, #32]
    pBuf++;
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	3301      	adds	r3, #1
 800967e:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	3301      	adds	r3, #1
 8009684:	617b      	str	r3, [r7, #20]
    pBuf++;
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	3301      	adds	r3, #1
 800968a:	617b      	str	r3, [r7, #20]
    pBuf++;
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	3301      	adds	r3, #1
 8009690:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 8009692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009694:	3b01      	subs	r3, #1
 8009696:	627b      	str	r3, [r7, #36]	@ 0x24
 8009698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969a:	2b00      	cmp	r3, #0
 800969c:	d1bf      	bne.n	800961e <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800969e:	231a      	movs	r3, #26
 80096a0:	18fb      	adds	r3, r7, r3
 80096a2:	881b      	ldrh	r3, [r3, #0]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d01b      	beq.n	80096e0 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 80096a8:	6a3b      	ldr	r3, [r7, #32]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 80096ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b0:	b2db      	uxtb	r3, r3
 80096b2:	00db      	lsls	r3, r3, #3
 80096b4:	693a      	ldr	r2, [r7, #16]
 80096b6:	40da      	lsrs	r2, r3
 80096b8:	0013      	movs	r3, r2
 80096ba:	b2da      	uxtb	r2, r3
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	701a      	strb	r2, [r3, #0]
      count++;
 80096c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c2:	3301      	adds	r3, #1
 80096c4:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	3301      	adds	r3, #1
 80096ca:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 80096cc:	211a      	movs	r1, #26
 80096ce:	187b      	adds	r3, r7, r1
 80096d0:	881a      	ldrh	r2, [r3, #0]
 80096d2:	187b      	adds	r3, r7, r1
 80096d4:	3a01      	subs	r2, #1
 80096d6:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 80096d8:	187b      	adds	r3, r7, r1
 80096da:	881b      	ldrh	r3, [r3, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e6      	bne.n	80096ae <USB_ReadPMA+0xe2>
  }
}
 80096e0:	46c0      	nop			@ (mov r8, r8)
 80096e2:	46bd      	mov	sp, r7
 80096e4:	b00b      	add	sp, #44	@ 0x2c
 80096e6:	bd90      	pop	{r4, r7, pc}
 80096e8:	40009800 	.word	0x40009800

080096ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	000a      	movs	r2, r1
 80096f6:	1cfb      	adds	r3, r7, #3
 80096f8:	701a      	strb	r2, [r3, #0]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80096fa:	2387      	movs	r3, #135	@ 0x87
 80096fc:	009b      	lsls	r3, r3, #2
 80096fe:	0018      	movs	r0, r3
 8009700:	f002 ff84 	bl	800c60c <USBD_static_malloc>
 8009704:	0003      	movs	r3, r0
 8009706:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10a      	bne.n	8009724 <USBD_CDC_Init+0x38>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800970e:	687a      	ldr	r2, [r7, #4]
 8009710:	23b5      	movs	r3, #181	@ 0xb5
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	58d2      	ldr	r2, [r2, r3]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	32b0      	adds	r2, #176	@ 0xb0
 800971a:	0092      	lsls	r2, r2, #2
 800971c:	2100      	movs	r1, #0
 800971e:	50d1      	str	r1, [r2, r3]
    return (uint8_t)USBD_EMEM;
 8009720:	2302      	movs	r3, #2
 8009722:	e0e9      	b.n	80098f8 <USBD_CDC_Init+0x20c>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009724:	2387      	movs	r3, #135	@ 0x87
 8009726:	009a      	lsls	r2, r3, #2
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2100      	movs	r1, #0
 800972c:	0018      	movs	r0, r3
 800972e:	f003 f8e9 	bl	800c904 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	23b5      	movs	r3, #181	@ 0xb5
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	58d2      	ldr	r2, [r2, r3]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	32b0      	adds	r2, #176	@ 0xb0
 800973e:	0092      	lsls	r2, r2, #2
 8009740:	68f9      	ldr	r1, [r7, #12]
 8009742:	50d1      	str	r1, [r2, r3]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009744:	687a      	ldr	r2, [r7, #4]
 8009746:	23b5      	movs	r3, #181	@ 0xb5
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	58d2      	ldr	r2, [r2, r3]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	32b0      	adds	r2, #176	@ 0xb0
 8009750:	0092      	lsls	r2, r2, #2
 8009752:	58d1      	ldr	r1, [r2, r3]
 8009754:	687a      	ldr	r2, [r7, #4]
 8009756:	23af      	movs	r3, #175	@ 0xaf
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	50d1      	str	r1, [r2, r3]
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	7c1b      	ldrb	r3, [r3, #16]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d13c      	bne.n	80097de <USBD_CDC_Init+0xf2>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009764:	4b66      	ldr	r3, [pc, #408]	@ (8009900 <USBD_CDC_Init+0x214>)
 8009766:	7819      	ldrb	r1, [r3, #0]
 8009768:	2380      	movs	r3, #128	@ 0x80
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	2202      	movs	r2, #2
 8009770:	f002 fd89 	bl	800c286 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009774:	4b62      	ldr	r3, [pc, #392]	@ (8009900 <USBD_CDC_Init+0x214>)
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	001a      	movs	r2, r3
 800977a:	230f      	movs	r3, #15
 800977c:	401a      	ands	r2, r3
 800977e:	6879      	ldr	r1, [r7, #4]
 8009780:	0013      	movs	r3, r2
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	189b      	adds	r3, r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	18cb      	adds	r3, r1, r3
 800978a:	3324      	adds	r3, #36	@ 0x24
 800978c:	2201      	movs	r2, #1
 800978e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009790:	4b5c      	ldr	r3, [pc, #368]	@ (8009904 <USBD_CDC_Init+0x218>)
 8009792:	7819      	ldrb	r1, [r3, #0]
 8009794:	2380      	movs	r3, #128	@ 0x80
 8009796:	009b      	lsls	r3, r3, #2
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	f002 fd73 	bl	800c286 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80097a0:	4b58      	ldr	r3, [pc, #352]	@ (8009904 <USBD_CDC_Init+0x218>)
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	001a      	movs	r2, r3
 80097a6:	230f      	movs	r3, #15
 80097a8:	401a      	ands	r2, r3
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	23b2      	movs	r3, #178	@ 0xb2
 80097ae:	0059      	lsls	r1, r3, #1
 80097b0:	0013      	movs	r3, r2
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	189b      	adds	r3, r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	18c3      	adds	r3, r0, r3
 80097ba:	185b      	adds	r3, r3, r1
 80097bc:	2201      	movs	r2, #1
 80097be:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80097c0:	4b51      	ldr	r3, [pc, #324]	@ (8009908 <USBD_CDC_Init+0x21c>)
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	001a      	movs	r2, r3
 80097c6:	230f      	movs	r3, #15
 80097c8:	401a      	ands	r2, r3
 80097ca:	6879      	ldr	r1, [r7, #4]
 80097cc:	0013      	movs	r3, r2
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	189b      	adds	r3, r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	18cb      	adds	r3, r1, r3
 80097d6:	3326      	adds	r3, #38	@ 0x26
 80097d8:	2210      	movs	r2, #16
 80097da:	801a      	strh	r2, [r3, #0]
 80097dc:	e039      	b.n	8009852 <USBD_CDC_Init+0x166>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80097de:	4b48      	ldr	r3, [pc, #288]	@ (8009900 <USBD_CDC_Init+0x214>)
 80097e0:	7819      	ldrb	r1, [r3, #0]
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	2340      	movs	r3, #64	@ 0x40
 80097e6:	2202      	movs	r2, #2
 80097e8:	f002 fd4d 	bl	800c286 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80097ec:	4b44      	ldr	r3, [pc, #272]	@ (8009900 <USBD_CDC_Init+0x214>)
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	001a      	movs	r2, r3
 80097f2:	230f      	movs	r3, #15
 80097f4:	401a      	ands	r2, r3
 80097f6:	6879      	ldr	r1, [r7, #4]
 80097f8:	0013      	movs	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	189b      	adds	r3, r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	18cb      	adds	r3, r1, r3
 8009802:	3324      	adds	r3, #36	@ 0x24
 8009804:	2201      	movs	r2, #1
 8009806:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009808:	4b3e      	ldr	r3, [pc, #248]	@ (8009904 <USBD_CDC_Init+0x218>)
 800980a:	7819      	ldrb	r1, [r3, #0]
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	2340      	movs	r3, #64	@ 0x40
 8009810:	2202      	movs	r2, #2
 8009812:	f002 fd38 	bl	800c286 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009816:	4b3b      	ldr	r3, [pc, #236]	@ (8009904 <USBD_CDC_Init+0x218>)
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	001a      	movs	r2, r3
 800981c:	230f      	movs	r3, #15
 800981e:	401a      	ands	r2, r3
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	23b2      	movs	r3, #178	@ 0xb2
 8009824:	0059      	lsls	r1, r3, #1
 8009826:	0013      	movs	r3, r2
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	189b      	adds	r3, r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	18c3      	adds	r3, r0, r3
 8009830:	185b      	adds	r3, r3, r1
 8009832:	2201      	movs	r2, #1
 8009834:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009836:	4b34      	ldr	r3, [pc, #208]	@ (8009908 <USBD_CDC_Init+0x21c>)
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	001a      	movs	r2, r3
 800983c:	230f      	movs	r3, #15
 800983e:	401a      	ands	r2, r3
 8009840:	6879      	ldr	r1, [r7, #4]
 8009842:	0013      	movs	r3, r2
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	189b      	adds	r3, r3, r2
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	18cb      	adds	r3, r1, r3
 800984c:	3326      	adds	r3, #38	@ 0x26
 800984e:	2210      	movs	r2, #16
 8009850:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009852:	4b2d      	ldr	r3, [pc, #180]	@ (8009908 <USBD_CDC_Init+0x21c>)
 8009854:	7819      	ldrb	r1, [r3, #0]
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	2308      	movs	r3, #8
 800985a:	2203      	movs	r2, #3
 800985c:	f002 fd13 	bl	800c286 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009860:	4b29      	ldr	r3, [pc, #164]	@ (8009908 <USBD_CDC_Init+0x21c>)
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	001a      	movs	r2, r3
 8009866:	230f      	movs	r3, #15
 8009868:	401a      	ands	r2, r3
 800986a:	6879      	ldr	r1, [r7, #4]
 800986c:	0013      	movs	r3, r2
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	189b      	adds	r3, r3, r2
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	18cb      	adds	r3, r1, r3
 8009876:	3324      	adds	r3, #36	@ 0x24
 8009878:	2201      	movs	r2, #1
 800987a:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800987c:	68fa      	ldr	r2, [r7, #12]
 800987e:	2381      	movs	r3, #129	@ 0x81
 8009880:	009b      	lsls	r3, r3, #2
 8009882:	2100      	movs	r1, #0
 8009884:	50d1      	str	r1, [r2, r3]

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	23b5      	movs	r3, #181	@ 0xb5
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	58d3      	ldr	r3, [r2, r3]
 800988e:	687a      	ldr	r2, [r7, #4]
 8009890:	33b0      	adds	r3, #176	@ 0xb0
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	18d3      	adds	r3, r2, r3
 8009896:	3304      	adds	r3, #4
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	2385      	movs	r3, #133	@ 0x85
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	2100      	movs	r1, #0
 80098a6:	50d1      	str	r1, [r2, r3]
  hcdc->RxState = 0U;
 80098a8:	68fa      	ldr	r2, [r7, #12]
 80098aa:	2386      	movs	r3, #134	@ 0x86
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	2100      	movs	r1, #0
 80098b0:	50d1      	str	r1, [r2, r3]

  if (hcdc->RxBuffer == NULL)
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	2381      	movs	r3, #129	@ 0x81
 80098b6:	009b      	lsls	r3, r3, #2
 80098b8:	58d3      	ldr	r3, [r2, r3]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d101      	bne.n	80098c2 <USBD_CDC_Init+0x1d6>
  {
    return (uint8_t)USBD_EMEM;
 80098be:	2302      	movs	r3, #2
 80098c0:	e01a      	b.n	80098f8 <USBD_CDC_Init+0x20c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	7c1b      	ldrb	r3, [r3, #16]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d10b      	bne.n	80098e2 <USBD_CDC_Init+0x1f6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009904 <USBD_CDC_Init+0x218>)
 80098cc:	7819      	ldrb	r1, [r3, #0]
 80098ce:	68fa      	ldr	r2, [r7, #12]
 80098d0:	2381      	movs	r3, #129	@ 0x81
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	58d2      	ldr	r2, [r2, r3]
 80098d6:	2380      	movs	r3, #128	@ 0x80
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f002 fe16 	bl	800c50c <USBD_LL_PrepareReceive>
 80098e0:	e009      	b.n	80098f6 <USBD_CDC_Init+0x20a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80098e2:	4b08      	ldr	r3, [pc, #32]	@ (8009904 <USBD_CDC_Init+0x218>)
 80098e4:	7819      	ldrb	r1, [r3, #0]
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	2381      	movs	r3, #129	@ 0x81
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	58d2      	ldr	r2, [r2, r3]
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	2340      	movs	r3, #64	@ 0x40
 80098f2:	f002 fe0b 	bl	800c50c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80098f6:	2300      	movs	r3, #0
}
 80098f8:	0018      	movs	r0, r3
 80098fa:	46bd      	mov	sp, r7
 80098fc:	b004      	add	sp, #16
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	2000009b 	.word	0x2000009b
 8009904:	2000009c 	.word	0x2000009c
 8009908:	2000009d 	.word	0x2000009d

0800990c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	000a      	movs	r2, r1
 8009916:	1cfb      	adds	r3, r7, #3
 8009918:	701a      	strb	r2, [r3, #0]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800991a:	4b41      	ldr	r3, [pc, #260]	@ (8009a20 <USBD_CDC_DeInit+0x114>)
 800991c:	781a      	ldrb	r2, [r3, #0]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	0011      	movs	r1, r2
 8009922:	0018      	movs	r0, r3
 8009924:	f002 fce6 	bl	800c2f4 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009928:	4b3d      	ldr	r3, [pc, #244]	@ (8009a20 <USBD_CDC_DeInit+0x114>)
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	001a      	movs	r2, r3
 800992e:	230f      	movs	r3, #15
 8009930:	401a      	ands	r2, r3
 8009932:	6879      	ldr	r1, [r7, #4]
 8009934:	0013      	movs	r3, r2
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	189b      	adds	r3, r3, r2
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	18cb      	adds	r3, r1, r3
 800993e:	3324      	adds	r3, #36	@ 0x24
 8009940:	2200      	movs	r2, #0
 8009942:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009944:	4b37      	ldr	r3, [pc, #220]	@ (8009a24 <USBD_CDC_DeInit+0x118>)
 8009946:	781a      	ldrb	r2, [r3, #0]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	0011      	movs	r1, r2
 800994c:	0018      	movs	r0, r3
 800994e:	f002 fcd1 	bl	800c2f4 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009952:	4b34      	ldr	r3, [pc, #208]	@ (8009a24 <USBD_CDC_DeInit+0x118>)
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	001a      	movs	r2, r3
 8009958:	230f      	movs	r3, #15
 800995a:	401a      	ands	r2, r3
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	23b2      	movs	r3, #178	@ 0xb2
 8009960:	0059      	lsls	r1, r3, #1
 8009962:	0013      	movs	r3, r2
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	189b      	adds	r3, r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	18c3      	adds	r3, r0, r3
 800996c:	185b      	adds	r3, r3, r1
 800996e:	2200      	movs	r2, #0
 8009970:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009972:	4b2d      	ldr	r3, [pc, #180]	@ (8009a28 <USBD_CDC_DeInit+0x11c>)
 8009974:	781a      	ldrb	r2, [r3, #0]
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	0011      	movs	r1, r2
 800997a:	0018      	movs	r0, r3
 800997c:	f002 fcba 	bl	800c2f4 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009980:	4b29      	ldr	r3, [pc, #164]	@ (8009a28 <USBD_CDC_DeInit+0x11c>)
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	001a      	movs	r2, r3
 8009986:	230f      	movs	r3, #15
 8009988:	401a      	ands	r2, r3
 800998a:	6879      	ldr	r1, [r7, #4]
 800998c:	0013      	movs	r3, r2
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	189b      	adds	r3, r3, r2
 8009992:	009b      	lsls	r3, r3, #2
 8009994:	18cb      	adds	r3, r1, r3
 8009996:	3324      	adds	r3, #36	@ 0x24
 8009998:	2200      	movs	r2, #0
 800999a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800999c:	4b22      	ldr	r3, [pc, #136]	@ (8009a28 <USBD_CDC_DeInit+0x11c>)
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	001a      	movs	r2, r3
 80099a2:	230f      	movs	r3, #15
 80099a4:	401a      	ands	r2, r3
 80099a6:	6879      	ldr	r1, [r7, #4]
 80099a8:	0013      	movs	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	189b      	adds	r3, r3, r2
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	18cb      	adds	r3, r1, r3
 80099b2:	3326      	adds	r3, #38	@ 0x26
 80099b4:	2200      	movs	r2, #0
 80099b6:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	23b5      	movs	r3, #181	@ 0xb5
 80099bc:	009b      	lsls	r3, r3, #2
 80099be:	58d2      	ldr	r2, [r2, r3]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	32b0      	adds	r2, #176	@ 0xb0
 80099c4:	0092      	lsls	r2, r2, #2
 80099c6:	58d3      	ldr	r3, [r2, r3]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d024      	beq.n	8009a16 <USBD_CDC_DeInit+0x10a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	23b5      	movs	r3, #181	@ 0xb5
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	58d3      	ldr	r3, [r2, r3]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	33b0      	adds	r3, #176	@ 0xb0
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	18d3      	adds	r3, r2, r3
 80099dc:	3304      	adds	r3, #4
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	23b5      	movs	r3, #181	@ 0xb5
 80099e8:	009b      	lsls	r3, r3, #2
 80099ea:	58d2      	ldr	r2, [r2, r3]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	32b0      	adds	r2, #176	@ 0xb0
 80099f0:	0092      	lsls	r2, r2, #2
 80099f2:	58d3      	ldr	r3, [r2, r3]
 80099f4:	0018      	movs	r0, r3
 80099f6:	f002 fe15 	bl	800c624 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	23b5      	movs	r3, #181	@ 0xb5
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	58d2      	ldr	r2, [r2, r3]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	32b0      	adds	r2, #176	@ 0xb0
 8009a06:	0092      	lsls	r2, r2, #2
 8009a08:	2100      	movs	r1, #0
 8009a0a:	50d1      	str	r1, [r2, r3]
    pdev->pClassData = NULL;
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	23af      	movs	r3, #175	@ 0xaf
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	2100      	movs	r1, #0
 8009a14:	50d1      	str	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8009a16:	2300      	movs	r3, #0
}
 8009a18:	0018      	movs	r0, r3
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	b002      	add	sp, #8
 8009a1e:	bd80      	pop	{r7, pc}
 8009a20:	2000009b 	.word	0x2000009b
 8009a24:	2000009c 	.word	0x2000009c
 8009a28:	2000009d 	.word	0x2000009d

08009a2c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b086      	sub	sp, #24
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	23b5      	movs	r3, #181	@ 0xb5
 8009a3a:	009b      	lsls	r3, r3, #2
 8009a3c:	58d2      	ldr	r2, [r2, r3]
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	32b0      	adds	r2, #176	@ 0xb0
 8009a42:	0092      	lsls	r2, r2, #2
 8009a44:	58d3      	ldr	r3, [r2, r3]
 8009a46:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009a48:	230d      	movs	r3, #13
 8009a4a:	18fb      	adds	r3, r7, r3
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8009a50:	230a      	movs	r3, #10
 8009a52:	18fb      	adds	r3, r7, r3
 8009a54:	2200      	movs	r2, #0
 8009a56:	801a      	strh	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a58:	2317      	movs	r3, #23
 8009a5a:	18fb      	adds	r3, r7, r3
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	701a      	strb	r2, [r3, #0]

  if (hcdc == NULL)
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d101      	bne.n	8009a6a <USBD_CDC_Setup+0x3e>
  {
    return (uint8_t)USBD_FAIL;
 8009a66:	2303      	movs	r3, #3
 8009a68:	e0d1      	b.n	8009c0e <USBD_CDC_Setup+0x1e2>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	001a      	movs	r2, r3
 8009a70:	2360      	movs	r3, #96	@ 0x60
 8009a72:	4013      	ands	r3, r2
 8009a74:	d05b      	beq.n	8009b2e <USBD_CDC_Setup+0x102>
 8009a76:	2b20      	cmp	r3, #32
 8009a78:	d000      	beq.n	8009a7c <USBD_CDC_Setup+0x50>
 8009a7a:	e0ba      	b.n	8009bf2 <USBD_CDC_Setup+0x1c6>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	88db      	ldrh	r3, [r3, #6]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d043      	beq.n	8009b0c <USBD_CDC_Setup+0xe0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	b25b      	sxtb	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	da22      	bge.n	8009ad4 <USBD_CDC_Setup+0xa8>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	23b5      	movs	r3, #181	@ 0xb5
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	58d3      	ldr	r3, [r2, r3]
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	33b0      	adds	r3, #176	@ 0xb0
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	18d3      	adds	r3, r2, r3
 8009a9e:	3304      	adds	r3, #4
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	683a      	ldr	r2, [r7, #0]
 8009aa6:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009aa8:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009aaa:	683a      	ldr	r2, [r7, #0]
 8009aac:	88d2      	ldrh	r2, [r2, #6]
 8009aae:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	88db      	ldrh	r3, [r3, #6]
 8009ab4:	220e      	movs	r2, #14
 8009ab6:	18ba      	adds	r2, r7, r2
 8009ab8:	b299      	uxth	r1, r3
 8009aba:	2907      	cmp	r1, #7
 8009abc:	d900      	bls.n	8009ac0 <USBD_CDC_Setup+0x94>
 8009abe:	2307      	movs	r3, #7
 8009ac0:	8013      	strh	r3, [r2, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009ac2:	6939      	ldr	r1, [r7, #16]
 8009ac4:	230e      	movs	r3, #14
 8009ac6:	18fb      	adds	r3, r7, r3
 8009ac8:	881a      	ldrh	r2, [r3, #0]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	0018      	movs	r0, r3
 8009ace:	f001 ffa7 	bl	800ba20 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009ad2:	e099      	b.n	8009c08 <USBD_CDC_Setup+0x1dc>
          hcdc->CmdOpCode = req->bRequest;
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	7859      	ldrb	r1, [r3, #1]
 8009ad8:	693a      	ldr	r2, [r7, #16]
 8009ada:	2380      	movs	r3, #128	@ 0x80
 8009adc:	009b      	lsls	r3, r3, #2
 8009ade:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	88db      	ldrh	r3, [r3, #6]
 8009ae4:	2b3f      	cmp	r3, #63	@ 0x3f
 8009ae6:	d803      	bhi.n	8009af0 <USBD_CDC_Setup+0xc4>
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	88db      	ldrh	r3, [r3, #6]
 8009aec:	b2da      	uxtb	r2, r3
 8009aee:	e000      	b.n	8009af2 <USBD_CDC_Setup+0xc6>
 8009af0:	2240      	movs	r2, #64	@ 0x40
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	4948      	ldr	r1, [pc, #288]	@ (8009c18 <USBD_CDC_Setup+0x1ec>)
 8009af6:	545a      	strb	r2, [r3, r1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009af8:	6939      	ldr	r1, [r7, #16]
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	4a46      	ldr	r2, [pc, #280]	@ (8009c18 <USBD_CDC_Setup+0x1ec>)
 8009afe:	5c9b      	ldrb	r3, [r3, r2]
 8009b00:	001a      	movs	r2, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	0018      	movs	r0, r3
 8009b06:	f001 ffb8 	bl	800ba7a <USBD_CtlPrepareRx>
      break;
 8009b0a:	e07d      	b.n	8009c08 <USBD_CDC_Setup+0x1dc>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009b0c:	687a      	ldr	r2, [r7, #4]
 8009b0e:	23b5      	movs	r3, #181	@ 0xb5
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	58d3      	ldr	r3, [r2, r3]
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	33b0      	adds	r3, #176	@ 0xb0
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	18d3      	adds	r3, r2, r3
 8009b1c:	3304      	adds	r3, #4
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	683a      	ldr	r2, [r7, #0]
 8009b24:	7850      	ldrb	r0, [r2, #1]
 8009b26:	6839      	ldr	r1, [r7, #0]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	4798      	blx	r3
      break;
 8009b2c:	e06c      	b.n	8009c08 <USBD_CDC_Setup+0x1dc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	785b      	ldrb	r3, [r3, #1]
 8009b32:	2b0b      	cmp	r3, #11
 8009b34:	d03c      	beq.n	8009bb0 <USBD_CDC_Setup+0x184>
 8009b36:	dc4d      	bgt.n	8009bd4 <USBD_CDC_Setup+0x1a8>
 8009b38:	2b0a      	cmp	r3, #10
 8009b3a:	d01f      	beq.n	8009b7c <USBD_CDC_Setup+0x150>
 8009b3c:	dc4a      	bgt.n	8009bd4 <USBD_CDC_Setup+0x1a8>
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d002      	beq.n	8009b48 <USBD_CDC_Setup+0x11c>
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d051      	beq.n	8009bea <USBD_CDC_Setup+0x1be>
 8009b46:	e045      	b.n	8009bd4 <USBD_CDC_Setup+0x1a8>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	23a7      	movs	r3, #167	@ 0xa7
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	5cd3      	ldrb	r3, [r2, r3]
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	2b03      	cmp	r3, #3
 8009b54:	d107      	bne.n	8009b66 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009b56:	230a      	movs	r3, #10
 8009b58:	18f9      	adds	r1, r7, r3
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2202      	movs	r2, #2
 8009b5e:	0018      	movs	r0, r3
 8009b60:	f001 ff5e 	bl	800ba20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b64:	e044      	b.n	8009bf0 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8009b66:	683a      	ldr	r2, [r7, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	0011      	movs	r1, r2
 8009b6c:	0018      	movs	r0, r3
 8009b6e:	f001 fecf 	bl	800b910 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b72:	2317      	movs	r3, #23
 8009b74:	18fb      	adds	r3, r7, r3
 8009b76:	2203      	movs	r2, #3
 8009b78:	701a      	strb	r2, [r3, #0]
          break;
 8009b7a:	e039      	b.n	8009bf0 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b7c:	687a      	ldr	r2, [r7, #4]
 8009b7e:	23a7      	movs	r3, #167	@ 0xa7
 8009b80:	009b      	lsls	r3, r3, #2
 8009b82:	5cd3      	ldrb	r3, [r2, r3]
 8009b84:	b2db      	uxtb	r3, r3
 8009b86:	2b03      	cmp	r3, #3
 8009b88:	d107      	bne.n	8009b9a <USBD_CDC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009b8a:	230d      	movs	r3, #13
 8009b8c:	18f9      	adds	r1, r7, r3
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2201      	movs	r2, #1
 8009b92:	0018      	movs	r0, r3
 8009b94:	f001 ff44 	bl	800ba20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b98:	e02a      	b.n	8009bf0 <USBD_CDC_Setup+0x1c4>
            USBD_CtlError(pdev, req);
 8009b9a:	683a      	ldr	r2, [r7, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	0011      	movs	r1, r2
 8009ba0:	0018      	movs	r0, r3
 8009ba2:	f001 feb5 	bl	800b910 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ba6:	2317      	movs	r3, #23
 8009ba8:	18fb      	adds	r3, r7, r3
 8009baa:	2203      	movs	r2, #3
 8009bac:	701a      	strb	r2, [r3, #0]
          break;
 8009bae:	e01f      	b.n	8009bf0 <USBD_CDC_Setup+0x1c4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	23a7      	movs	r3, #167	@ 0xa7
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	5cd3      	ldrb	r3, [r2, r3]
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b03      	cmp	r3, #3
 8009bbc:	d017      	beq.n	8009bee <USBD_CDC_Setup+0x1c2>
          {
            USBD_CtlError(pdev, req);
 8009bbe:	683a      	ldr	r2, [r7, #0]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	0011      	movs	r1, r2
 8009bc4:	0018      	movs	r0, r3
 8009bc6:	f001 fea3 	bl	800b910 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bca:	2317      	movs	r3, #23
 8009bcc:	18fb      	adds	r3, r7, r3
 8009bce:	2203      	movs	r2, #3
 8009bd0:	701a      	strb	r2, [r3, #0]
          }
          break;
 8009bd2:	e00c      	b.n	8009bee <USBD_CDC_Setup+0x1c2>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bd4:	683a      	ldr	r2, [r7, #0]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	0011      	movs	r1, r2
 8009bda:	0018      	movs	r0, r3
 8009bdc:	f001 fe98 	bl	800b910 <USBD_CtlError>
          ret = USBD_FAIL;
 8009be0:	2317      	movs	r3, #23
 8009be2:	18fb      	adds	r3, r7, r3
 8009be4:	2203      	movs	r2, #3
 8009be6:	701a      	strb	r2, [r3, #0]
          break;
 8009be8:	e002      	b.n	8009bf0 <USBD_CDC_Setup+0x1c4>
          break;
 8009bea:	46c0      	nop			@ (mov r8, r8)
 8009bec:	e00c      	b.n	8009c08 <USBD_CDC_Setup+0x1dc>
          break;
 8009bee:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8009bf0:	e00a      	b.n	8009c08 <USBD_CDC_Setup+0x1dc>

    default:
      USBD_CtlError(pdev, req);
 8009bf2:	683a      	ldr	r2, [r7, #0]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	0011      	movs	r1, r2
 8009bf8:	0018      	movs	r0, r3
 8009bfa:	f001 fe89 	bl	800b910 <USBD_CtlError>
      ret = USBD_FAIL;
 8009bfe:	2317      	movs	r3, #23
 8009c00:	18fb      	adds	r3, r7, r3
 8009c02:	2203      	movs	r2, #3
 8009c04:	701a      	strb	r2, [r3, #0]
      break;
 8009c06:	46c0      	nop			@ (mov r8, r8)
  }

  return (uint8_t)ret;
 8009c08:	2317      	movs	r3, #23
 8009c0a:	18fb      	adds	r3, r7, r3
 8009c0c:	781b      	ldrb	r3, [r3, #0]
}
 8009c0e:	0018      	movs	r0, r3
 8009c10:	46bd      	mov	sp, r7
 8009c12:	b006      	add	sp, #24
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	46c0      	nop			@ (mov r8, r8)
 8009c18:	00000201 	.word	0x00000201

08009c1c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009c1c:	b590      	push	{r4, r7, lr}
 8009c1e:	b085      	sub	sp, #20
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	000a      	movs	r2, r1
 8009c26:	1cfb      	adds	r3, r7, #3
 8009c28:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	23b2      	movs	r3, #178	@ 0xb2
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	58d3      	ldr	r3, [r2, r3]
 8009c32:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	23b5      	movs	r3, #181	@ 0xb5
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	58d2      	ldr	r2, [r2, r3]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	32b0      	adds	r2, #176	@ 0xb0
 8009c40:	0092      	lsls	r2, r2, #2
 8009c42:	58d3      	ldr	r3, [r2, r3]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <USBD_CDC_DataIn+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009c48:	2303      	movs	r3, #3
 8009c4a:	e072      	b.n	8009d32 <USBD_CDC_DataIn+0x116>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c4c:	687a      	ldr	r2, [r7, #4]
 8009c4e:	23b5      	movs	r3, #181	@ 0xb5
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	58d2      	ldr	r2, [r2, r3]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	32b0      	adds	r2, #176	@ 0xb0
 8009c58:	0092      	lsls	r2, r2, #2
 8009c5a:	58d3      	ldr	r3, [r2, r3]
 8009c5c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009c5e:	1cfb      	adds	r3, r7, #3
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	220f      	movs	r2, #15
 8009c64:	401a      	ands	r2, r3
 8009c66:	6879      	ldr	r1, [r7, #4]
 8009c68:	0013      	movs	r3, r2
 8009c6a:	009b      	lsls	r3, r3, #2
 8009c6c:	189b      	adds	r3, r3, r2
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	18cb      	adds	r3, r1, r3
 8009c72:	3318      	adds	r3, #24
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d031      	beq.n	8009cde <USBD_CDC_DataIn+0xc2>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009c7a:	1cfb      	adds	r3, r7, #3
 8009c7c:	781b      	ldrb	r3, [r3, #0]
 8009c7e:	220f      	movs	r2, #15
 8009c80:	401a      	ands	r2, r3
 8009c82:	6879      	ldr	r1, [r7, #4]
 8009c84:	0013      	movs	r3, r2
 8009c86:	009b      	lsls	r3, r3, #2
 8009c88:	189b      	adds	r3, r3, r2
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	18cb      	adds	r3, r1, r3
 8009c8e:	3318      	adds	r3, #24
 8009c90:	6818      	ldr	r0, [r3, #0]
 8009c92:	1cfb      	adds	r3, r7, #3
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	220f      	movs	r2, #15
 8009c98:	401a      	ands	r2, r3
 8009c9a:	68f9      	ldr	r1, [r7, #12]
 8009c9c:	0013      	movs	r3, r2
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	189b      	adds	r3, r3, r2
 8009ca2:	00db      	lsls	r3, r3, #3
 8009ca4:	18cb      	adds	r3, r1, r3
 8009ca6:	3324      	adds	r3, #36	@ 0x24
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	0019      	movs	r1, r3
 8009cac:	f7f6 faba 	bl	8000224 <__aeabi_uidivmod>
 8009cb0:	1e0b      	subs	r3, r1, #0
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009cb2:	d114      	bne.n	8009cde <USBD_CDC_DataIn+0xc2>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009cb4:	1cfb      	adds	r3, r7, #3
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	220f      	movs	r2, #15
 8009cba:	401a      	ands	r2, r3
 8009cbc:	6879      	ldr	r1, [r7, #4]
 8009cbe:	0013      	movs	r3, r2
 8009cc0:	009b      	lsls	r3, r3, #2
 8009cc2:	189b      	adds	r3, r3, r2
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	18cb      	adds	r3, r1, r3
 8009cc8:	3318      	adds	r3, #24
 8009cca:	2200      	movs	r2, #0
 8009ccc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009cce:	1cfb      	adds	r3, r7, #3
 8009cd0:	7819      	ldrb	r1, [r3, #0]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f002 fbe8 	bl	800c4ac <USBD_LL_Transmit>
 8009cdc:	e028      	b.n	8009d30 <USBD_CDC_DataIn+0x114>
  }
  else
  {
    hcdc->TxState = 0U;
 8009cde:	68ba      	ldr	r2, [r7, #8]
 8009ce0:	2385      	movs	r3, #133	@ 0x85
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	2100      	movs	r1, #0
 8009ce6:	50d1      	str	r1, [r2, r3]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	23b5      	movs	r3, #181	@ 0xb5
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	58d3      	ldr	r3, [r2, r3]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	33b0      	adds	r3, #176	@ 0xb0
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	18d3      	adds	r3, r2, r3
 8009cf8:	3304      	adds	r3, #4
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	691b      	ldr	r3, [r3, #16]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d016      	beq.n	8009d30 <USBD_CDC_DataIn+0x114>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009d02:	687a      	ldr	r2, [r7, #4]
 8009d04:	23b5      	movs	r3, #181	@ 0xb5
 8009d06:	009b      	lsls	r3, r3, #2
 8009d08:	58d3      	ldr	r3, [r2, r3]
 8009d0a:	687a      	ldr	r2, [r7, #4]
 8009d0c:	33b0      	adds	r3, #176	@ 0xb0
 8009d0e:	009b      	lsls	r3, r3, #2
 8009d10:	18d3      	adds	r3, r2, r3
 8009d12:	3304      	adds	r3, #4
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	691c      	ldr	r4, [r3, #16]
 8009d18:	68ba      	ldr	r2, [r7, #8]
 8009d1a:	2382      	movs	r3, #130	@ 0x82
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	58d0      	ldr	r0, [r2, r3]
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	2284      	movs	r2, #132	@ 0x84
 8009d24:	0092      	lsls	r2, r2, #2
 8009d26:	1899      	adds	r1, r3, r2
 8009d28:	1cfb      	adds	r3, r7, #3
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	001a      	movs	r2, r3
 8009d2e:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	0018      	movs	r0, r3
 8009d34:	46bd      	mov	sp, r7
 8009d36:	b005      	add	sp, #20
 8009d38:	bd90      	pop	{r4, r7, pc}

08009d3a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b084      	sub	sp, #16
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
 8009d42:	000a      	movs	r2, r1
 8009d44:	1cfb      	adds	r3, r7, #3
 8009d46:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	23b5      	movs	r3, #181	@ 0xb5
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	58d2      	ldr	r2, [r2, r3]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	32b0      	adds	r2, #176	@ 0xb0
 8009d54:	0092      	lsls	r2, r2, #2
 8009d56:	58d3      	ldr	r3, [r2, r3]
 8009d58:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d5a:	687a      	ldr	r2, [r7, #4]
 8009d5c:	23b5      	movs	r3, #181	@ 0xb5
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	58d2      	ldr	r2, [r2, r3]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	32b0      	adds	r2, #176	@ 0xb0
 8009d66:	0092      	lsls	r2, r2, #2
 8009d68:	58d3      	ldr	r3, [r2, r3]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d101      	bne.n	8009d72 <USBD_CDC_DataOut+0x38>
  {
    return (uint8_t)USBD_FAIL;
 8009d6e:	2303      	movs	r3, #3
 8009d70:	e022      	b.n	8009db8 <USBD_CDC_DataOut+0x7e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009d72:	1cfb      	adds	r3, r7, #3
 8009d74:	781a      	ldrb	r2, [r3, #0]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	0011      	movs	r1, r2
 8009d7a:	0018      	movs	r0, r3
 8009d7c:	f002 fbf6 	bl	800c56c <USBD_LL_GetRxDataSize>
 8009d80:	0001      	movs	r1, r0
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	2383      	movs	r3, #131	@ 0x83
 8009d86:	009b      	lsls	r3, r3, #2
 8009d88:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009d8a:	687a      	ldr	r2, [r7, #4]
 8009d8c:	23b5      	movs	r3, #181	@ 0xb5
 8009d8e:	009b      	lsls	r3, r3, #2
 8009d90:	58d3      	ldr	r3, [r2, r3]
 8009d92:	687a      	ldr	r2, [r7, #4]
 8009d94:	33b0      	adds	r3, #176	@ 0xb0
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	18d3      	adds	r3, r2, r3
 8009d9a:	3304      	adds	r3, #4
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68da      	ldr	r2, [r3, #12]
 8009da0:	68f9      	ldr	r1, [r7, #12]
 8009da2:	2381      	movs	r3, #129	@ 0x81
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	58c8      	ldr	r0, [r1, r3]
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2183      	movs	r1, #131	@ 0x83
 8009dac:	0089      	lsls	r1, r1, #2
 8009dae:	468c      	mov	ip, r1
 8009db0:	4463      	add	r3, ip
 8009db2:	0019      	movs	r1, r3
 8009db4:	4790      	blx	r2

  return (uint8_t)USBD_OK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	0018      	movs	r0, r3
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	b004      	add	sp, #16
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009dc0:	b590      	push	{r4, r7, lr}
 8009dc2:	b085      	sub	sp, #20
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009dc8:	687a      	ldr	r2, [r7, #4]
 8009dca:	23b5      	movs	r3, #181	@ 0xb5
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	58d2      	ldr	r2, [r2, r3]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	32b0      	adds	r2, #176	@ 0xb0
 8009dd4:	0092      	lsls	r2, r2, #2
 8009dd6:	58d3      	ldr	r3, [r2, r3]
 8009dd8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d101      	bne.n	8009de4 <USBD_CDC_EP0_RxReady+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009de0:	2303      	movs	r3, #3
 8009de2:	e02b      	b.n	8009e3c <USBD_CDC_EP0_RxReady+0x7c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009de4:	687a      	ldr	r2, [r7, #4]
 8009de6:	23b5      	movs	r3, #181	@ 0xb5
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	58d3      	ldr	r3, [r2, r3]
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	33b0      	adds	r3, #176	@ 0xb0
 8009df0:	009b      	lsls	r3, r3, #2
 8009df2:	18d3      	adds	r3, r2, r3
 8009df4:	3304      	adds	r3, #4
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d01e      	beq.n	8009e3a <USBD_CDC_EP0_RxReady+0x7a>
 8009dfc:	68fa      	ldr	r2, [r7, #12]
 8009dfe:	2380      	movs	r3, #128	@ 0x80
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	5cd3      	ldrb	r3, [r2, r3]
 8009e04:	2bff      	cmp	r3, #255	@ 0xff
 8009e06:	d018      	beq.n	8009e3a <USBD_CDC_EP0_RxReady+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	23b5      	movs	r3, #181	@ 0xb5
 8009e0c:	009b      	lsls	r3, r3, #2
 8009e0e:	58d3      	ldr	r3, [r2, r3]
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	33b0      	adds	r3, #176	@ 0xb0
 8009e14:	009b      	lsls	r3, r3, #2
 8009e16:	18d3      	adds	r3, r2, r3
 8009e18:	3304      	adds	r3, #4
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	68f9      	ldr	r1, [r7, #12]
 8009e20:	2280      	movs	r2, #128	@ 0x80
 8009e22:	0092      	lsls	r2, r2, #2
 8009e24:	5c88      	ldrb	r0, [r1, r2]
                                                                     (uint8_t *)hcdc->data,
 8009e26:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009e28:	68fa      	ldr	r2, [r7, #12]
 8009e2a:	4c06      	ldr	r4, [pc, #24]	@ (8009e44 <USBD_CDC_EP0_RxReady+0x84>)
 8009e2c:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009e2e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	2380      	movs	r3, #128	@ 0x80
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	21ff      	movs	r1, #255	@ 0xff
 8009e38:	54d1      	strb	r1, [r2, r3]
  }

  return (uint8_t)USBD_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	0018      	movs	r0, r3
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	b005      	add	sp, #20
 8009e42:	bd90      	pop	{r4, r7, pc}
 8009e44:	00000201 	.word	0x00000201

08009e48 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b086      	sub	sp, #24
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009e50:	4b20      	ldr	r3, [pc, #128]	@ (8009ed4 <USBD_CDC_GetFSCfgDesc+0x8c>)
 8009e52:	2182      	movs	r1, #130	@ 0x82
 8009e54:	0018      	movs	r0, r3
 8009e56:	f000 fdbc 	bl	800a9d2 <USBD_GetEpDesc>
 8009e5a:	0003      	movs	r3, r0
 8009e5c:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009ed4 <USBD_CDC_GetFSCfgDesc+0x8c>)
 8009e60:	2101      	movs	r1, #1
 8009e62:	0018      	movs	r0, r3
 8009e64:	f000 fdb5 	bl	800a9d2 <USBD_GetEpDesc>
 8009e68:	0003      	movs	r3, r0
 8009e6a:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009e6c:	4b19      	ldr	r3, [pc, #100]	@ (8009ed4 <USBD_CDC_GetFSCfgDesc+0x8c>)
 8009e6e:	2181      	movs	r1, #129	@ 0x81
 8009e70:	0018      	movs	r0, r3
 8009e72:	f000 fdae 	bl	800a9d2 <USBD_GetEpDesc>
 8009e76:	0003      	movs	r3, r0
 8009e78:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d002      	beq.n	8009e86 <USBD_CDC_GetFSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	2210      	movs	r2, #16
 8009e84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00b      	beq.n	8009ea4 <USBD_CDC_GetFSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	791a      	ldrb	r2, [r3, #4]
 8009e90:	2100      	movs	r1, #0
 8009e92:	400a      	ands	r2, r1
 8009e94:	1c11      	adds	r1, r2, #0
 8009e96:	2240      	movs	r2, #64	@ 0x40
 8009e98:	430a      	orrs	r2, r1
 8009e9a:	711a      	strb	r2, [r3, #4]
 8009e9c:	795a      	ldrb	r2, [r3, #5]
 8009e9e:	2100      	movs	r1, #0
 8009ea0:	400a      	ands	r2, r1
 8009ea2:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d00b      	beq.n	8009ec2 <USBD_CDC_GetFSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	791a      	ldrb	r2, [r3, #4]
 8009eae:	2100      	movs	r1, #0
 8009eb0:	400a      	ands	r2, r1
 8009eb2:	1c11      	adds	r1, r2, #0
 8009eb4:	2240      	movs	r2, #64	@ 0x40
 8009eb6:	430a      	orrs	r2, r1
 8009eb8:	711a      	strb	r2, [r3, #4]
 8009eba:	795a      	ldrb	r2, [r3, #5]
 8009ebc:	2100      	movs	r1, #0
 8009ebe:	400a      	ands	r2, r1
 8009ec0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2243      	movs	r2, #67	@ 0x43
 8009ec6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009ec8:	4b02      	ldr	r3, [pc, #8]	@ (8009ed4 <USBD_CDC_GetFSCfgDesc+0x8c>)
}
 8009eca:	0018      	movs	r0, r3
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	b006      	add	sp, #24
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	46c0      	nop			@ (mov r8, r8)
 8009ed4:	20000058 	.word	0x20000058

08009ed8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b086      	sub	sp, #24
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009ee0:	4b20      	ldr	r3, [pc, #128]	@ (8009f64 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8009ee2:	2182      	movs	r1, #130	@ 0x82
 8009ee4:	0018      	movs	r0, r3
 8009ee6:	f000 fd74 	bl	800a9d2 <USBD_GetEpDesc>
 8009eea:	0003      	movs	r3, r0
 8009eec:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009eee:	4b1d      	ldr	r3, [pc, #116]	@ (8009f64 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8009ef0:	2101      	movs	r1, #1
 8009ef2:	0018      	movs	r0, r3
 8009ef4:	f000 fd6d 	bl	800a9d2 <USBD_GetEpDesc>
 8009ef8:	0003      	movs	r3, r0
 8009efa:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009efc:	4b19      	ldr	r3, [pc, #100]	@ (8009f64 <USBD_CDC_GetHSCfgDesc+0x8c>)
 8009efe:	2181      	movs	r1, #129	@ 0x81
 8009f00:	0018      	movs	r0, r3
 8009f02:	f000 fd66 	bl	800a9d2 <USBD_GetEpDesc>
 8009f06:	0003      	movs	r3, r0
 8009f08:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d002      	beq.n	8009f16 <USBD_CDC_GetHSCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	2210      	movs	r2, #16
 8009f14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d00b      	beq.n	8009f34 <USBD_CDC_GetHSCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	791a      	ldrb	r2, [r3, #4]
 8009f20:	2100      	movs	r1, #0
 8009f22:	400a      	ands	r2, r1
 8009f24:	711a      	strb	r2, [r3, #4]
 8009f26:	795a      	ldrb	r2, [r3, #5]
 8009f28:	2100      	movs	r1, #0
 8009f2a:	400a      	ands	r2, r1
 8009f2c:	1c11      	adds	r1, r2, #0
 8009f2e:	2202      	movs	r2, #2
 8009f30:	430a      	orrs	r2, r1
 8009f32:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d00b      	beq.n	8009f52 <USBD_CDC_GetHSCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	791a      	ldrb	r2, [r3, #4]
 8009f3e:	2100      	movs	r1, #0
 8009f40:	400a      	ands	r2, r1
 8009f42:	711a      	strb	r2, [r3, #4]
 8009f44:	795a      	ldrb	r2, [r3, #5]
 8009f46:	2100      	movs	r1, #0
 8009f48:	400a      	ands	r2, r1
 8009f4a:	1c11      	adds	r1, r2, #0
 8009f4c:	2202      	movs	r2, #2
 8009f4e:	430a      	orrs	r2, r1
 8009f50:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2243      	movs	r2, #67	@ 0x43
 8009f56:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f58:	4b02      	ldr	r3, [pc, #8]	@ (8009f64 <USBD_CDC_GetHSCfgDesc+0x8c>)
}
 8009f5a:	0018      	movs	r0, r3
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	b006      	add	sp, #24
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	46c0      	nop			@ (mov r8, r8)
 8009f64:	20000058 	.word	0x20000058

08009f68 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009f70:	4b20      	ldr	r3, [pc, #128]	@ (8009ff4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8009f72:	2182      	movs	r1, #130	@ 0x82
 8009f74:	0018      	movs	r0, r3
 8009f76:	f000 fd2c 	bl	800a9d2 <USBD_GetEpDesc>
 8009f7a:	0003      	movs	r3, r0
 8009f7c:	617b      	str	r3, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8009ff4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8009f80:	2101      	movs	r1, #1
 8009f82:	0018      	movs	r0, r3
 8009f84:	f000 fd25 	bl	800a9d2 <USBD_GetEpDesc>
 8009f88:	0003      	movs	r3, r0
 8009f8a:	613b      	str	r3, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009f8c:	4b19      	ldr	r3, [pc, #100]	@ (8009ff4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
 8009f8e:	2181      	movs	r1, #129	@ 0x81
 8009f90:	0018      	movs	r0, r3
 8009f92:	f000 fd1e 	bl	800a9d2 <USBD_GetEpDesc>
 8009f96:	0003      	movs	r3, r0
 8009f98:	60fb      	str	r3, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d002      	beq.n	8009fa6 <USBD_CDC_GetOtherSpeedCfgDesc+0x3e>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	2210      	movs	r2, #16
 8009fa4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00b      	beq.n	8009fc4 <USBD_CDC_GetOtherSpeedCfgDesc+0x5c>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	791a      	ldrb	r2, [r3, #4]
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	400a      	ands	r2, r1
 8009fb4:	1c11      	adds	r1, r2, #0
 8009fb6:	2240      	movs	r2, #64	@ 0x40
 8009fb8:	430a      	orrs	r2, r1
 8009fba:	711a      	strb	r2, [r3, #4]
 8009fbc:	795a      	ldrb	r2, [r3, #5]
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	400a      	ands	r2, r1
 8009fc2:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00b      	beq.n	8009fe2 <USBD_CDC_GetOtherSpeedCfgDesc+0x7a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	791a      	ldrb	r2, [r3, #4]
 8009fce:	2100      	movs	r1, #0
 8009fd0:	400a      	ands	r2, r1
 8009fd2:	1c11      	adds	r1, r2, #0
 8009fd4:	2240      	movs	r2, #64	@ 0x40
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	711a      	strb	r2, [r3, #4]
 8009fda:	795a      	ldrb	r2, [r3, #5]
 8009fdc:	2100      	movs	r1, #0
 8009fde:	400a      	ands	r2, r1
 8009fe0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2243      	movs	r2, #67	@ 0x43
 8009fe6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009fe8:	4b02      	ldr	r3, [pc, #8]	@ (8009ff4 <USBD_CDC_GetOtherSpeedCfgDesc+0x8c>)
}
 8009fea:	0018      	movs	r0, r3
 8009fec:	46bd      	mov	sp, r7
 8009fee:	b006      	add	sp, #24
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	46c0      	nop			@ (mov r8, r8)
 8009ff4:	20000058 	.word	0x20000058

08009ff8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	220a      	movs	r2, #10
 800a004:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a006:	4b02      	ldr	r3, [pc, #8]	@ (800a010 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800a008:	0018      	movs	r0, r3
 800a00a:	46bd      	mov	sp, r7
 800a00c:	b002      	add	sp, #8
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	20000014 	.word	0x20000014

0800a014 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d101      	bne.n	800a028 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a024:	2303      	movs	r3, #3
 800a026:	e00b      	b.n	800a040 <USBD_CDC_RegisterInterface+0x2c>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	23b5      	movs	r3, #181	@ 0xb5
 800a02c:	009b      	lsls	r3, r3, #2
 800a02e:	58d3      	ldr	r3, [r2, r3]
 800a030:	687a      	ldr	r2, [r7, #4]
 800a032:	33b0      	adds	r3, #176	@ 0xb0
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	18d3      	adds	r3, r2, r3
 800a038:	3304      	adds	r3, #4
 800a03a:	683a      	ldr	r2, [r7, #0]
 800a03c:	601a      	str	r2, [r3, #0]

  return (uint8_t)USBD_OK;
 800a03e:	2300      	movs	r3, #0
}
 800a040:	0018      	movs	r0, r3
 800a042:	46bd      	mov	sp, r7
 800a044:	b002      	add	sp, #8
 800a046:	bd80      	pop	{r7, pc}

0800a048 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b086      	sub	sp, #24
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	60f8      	str	r0, [r7, #12]
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a054:	68fa      	ldr	r2, [r7, #12]
 800a056:	23b5      	movs	r3, #181	@ 0xb5
 800a058:	009b      	lsls	r3, r3, #2
 800a05a:	58d2      	ldr	r2, [r2, r3]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	32b0      	adds	r2, #176	@ 0xb0
 800a060:	0092      	lsls	r2, r2, #2
 800a062:	58d3      	ldr	r3, [r2, r3]
 800a064:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d101      	bne.n	800a070 <USBD_CDC_SetTxBuffer+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800a06c:	2303      	movs	r3, #3
 800a06e:	e00a      	b.n	800a086 <USBD_CDC_SetTxBuffer+0x3e>
  }

  hcdc->TxBuffer = pbuff;
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	2382      	movs	r3, #130	@ 0x82
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	68b9      	ldr	r1, [r7, #8]
 800a078:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a07a:	697a      	ldr	r2, [r7, #20]
 800a07c:	2384      	movs	r3, #132	@ 0x84
 800a07e:	009b      	lsls	r3, r3, #2
 800a080:	6879      	ldr	r1, [r7, #4]
 800a082:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a084:	2300      	movs	r3, #0
}
 800a086:	0018      	movs	r0, r3
 800a088:	46bd      	mov	sp, r7
 800a08a:	b006      	add	sp, #24
 800a08c:	bd80      	pop	{r7, pc}

0800a08e <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a08e:	b580      	push	{r7, lr}
 800a090:	b084      	sub	sp, #16
 800a092:	af00      	add	r7, sp, #0
 800a094:	6078      	str	r0, [r7, #4]
 800a096:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	23b5      	movs	r3, #181	@ 0xb5
 800a09c:	009b      	lsls	r3, r3, #2
 800a09e:	58d2      	ldr	r2, [r2, r3]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	32b0      	adds	r2, #176	@ 0xb0
 800a0a4:	0092      	lsls	r2, r2, #2
 800a0a6:	58d3      	ldr	r3, [r2, r3]
 800a0a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d101      	bne.n	800a0b4 <USBD_CDC_SetRxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a0b0:	2303      	movs	r3, #3
 800a0b2:	e005      	b.n	800a0c0 <USBD_CDC_SetRxBuffer+0x32>
  }

  hcdc->RxBuffer = pbuff;
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	2381      	movs	r3, #129	@ 0x81
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	6839      	ldr	r1, [r7, #0]
 800a0bc:	50d1      	str	r1, [r2, r3]

  return (uint8_t)USBD_OK;
 800a0be:	2300      	movs	r3, #0
}
 800a0c0:	0018      	movs	r0, r3
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	b004      	add	sp, #16
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a0c8:	b590      	push	{r4, r7, lr}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	23b5      	movs	r3, #181	@ 0xb5
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	58d2      	ldr	r2, [r2, r3]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	32b0      	adds	r2, #176	@ 0xb0
 800a0dc:	0092      	lsls	r2, r2, #2
 800a0de:	58d3      	ldr	r3, [r2, r3]
 800a0e0:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a0e2:	230f      	movs	r3, #15
 800a0e4:	18fb      	adds	r3, r7, r3
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	701a      	strb	r2, [r3, #0]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d101      	bne.n	800a0f4 <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a0f0:	2303      	movs	r3, #3
 800a0f2:	e030      	b.n	800a156 <USBD_CDC_TransmitPacket+0x8e>
  }

  if (hcdc->TxState == 0U)
 800a0f4:	68ba      	ldr	r2, [r7, #8]
 800a0f6:	2385      	movs	r3, #133	@ 0x85
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	58d3      	ldr	r3, [r2, r3]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d127      	bne.n	800a150 <USBD_CDC_TransmitPacket+0x88>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a100:	68ba      	ldr	r2, [r7, #8]
 800a102:	2385      	movs	r3, #133	@ 0x85
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	2101      	movs	r1, #1
 800a108:	50d1      	str	r1, [r2, r3]

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a10a:	4b15      	ldr	r3, [pc, #84]	@ (800a160 <USBD_CDC_TransmitPacket+0x98>)
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	001a      	movs	r2, r3
 800a110:	230f      	movs	r3, #15
 800a112:	401a      	ands	r2, r3
 800a114:	68b9      	ldr	r1, [r7, #8]
 800a116:	2384      	movs	r3, #132	@ 0x84
 800a118:	009b      	lsls	r3, r3, #2
 800a11a:	58c9      	ldr	r1, [r1, r3]
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	0013      	movs	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	189b      	adds	r3, r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	18c3      	adds	r3, r0, r3
 800a128:	3318      	adds	r3, #24
 800a12a:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a12c:	4b0c      	ldr	r3, [pc, #48]	@ (800a160 <USBD_CDC_TransmitPacket+0x98>)
 800a12e:	7819      	ldrb	r1, [r3, #0]
 800a130:	68ba      	ldr	r2, [r7, #8]
 800a132:	2382      	movs	r3, #130	@ 0x82
 800a134:	009b      	lsls	r3, r3, #2
 800a136:	58d4      	ldr	r4, [r2, r3]
 800a138:	68ba      	ldr	r2, [r7, #8]
 800a13a:	2384      	movs	r3, #132	@ 0x84
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	58d3      	ldr	r3, [r2, r3]
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	0022      	movs	r2, r4
 800a144:	f002 f9b2 	bl	800c4ac <USBD_LL_Transmit>

    ret = USBD_OK;
 800a148:	230f      	movs	r3, #15
 800a14a:	18fb      	adds	r3, r7, r3
 800a14c:	2200      	movs	r2, #0
 800a14e:	701a      	strb	r2, [r3, #0]
  }

  return (uint8_t)ret;
 800a150:	230f      	movs	r3, #15
 800a152:	18fb      	adds	r3, r7, r3
 800a154:	781b      	ldrb	r3, [r3, #0]
}
 800a156:	0018      	movs	r0, r3
 800a158:	46bd      	mov	sp, r7
 800a15a:	b005      	add	sp, #20
 800a15c:	bd90      	pop	{r4, r7, pc}
 800a15e:	46c0      	nop			@ (mov r8, r8)
 800a160:	2000009b 	.word	0x2000009b

0800a164 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a16c:	687a      	ldr	r2, [r7, #4]
 800a16e:	23b5      	movs	r3, #181	@ 0xb5
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	58d2      	ldr	r2, [r2, r3]
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	32b0      	adds	r2, #176	@ 0xb0
 800a178:	0092      	lsls	r2, r2, #2
 800a17a:	58d3      	ldr	r3, [r2, r3]
 800a17c:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a17e:	687a      	ldr	r2, [r7, #4]
 800a180:	23b5      	movs	r3, #181	@ 0xb5
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	58d2      	ldr	r2, [r2, r3]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	32b0      	adds	r2, #176	@ 0xb0
 800a18a:	0092      	lsls	r2, r2, #2
 800a18c:	58d3      	ldr	r3, [r2, r3]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d101      	bne.n	800a196 <USBD_CDC_ReceivePacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a192:	2303      	movs	r3, #3
 800a194:	e01a      	b.n	800a1cc <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	7c1b      	ldrb	r3, [r3, #16]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d10b      	bne.n	800a1b6 <USBD_CDC_ReceivePacket+0x52>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a19e:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d4 <USBD_CDC_ReceivePacket+0x70>)
 800a1a0:	7819      	ldrb	r1, [r3, #0]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	2381      	movs	r3, #129	@ 0x81
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	58d2      	ldr	r2, [r2, r3]
 800a1aa:	2380      	movs	r3, #128	@ 0x80
 800a1ac:	009b      	lsls	r3, r3, #2
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f002 f9ac 	bl	800c50c <USBD_LL_PrepareReceive>
 800a1b4:	e009      	b.n	800a1ca <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1b6:	4b07      	ldr	r3, [pc, #28]	@ (800a1d4 <USBD_CDC_ReceivePacket+0x70>)
 800a1b8:	7819      	ldrb	r1, [r3, #0]
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	2381      	movs	r3, #129	@ 0x81
 800a1be:	009b      	lsls	r3, r3, #2
 800a1c0:	58d2      	ldr	r2, [r2, r3]
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	2340      	movs	r3, #64	@ 0x40
 800a1c6:	f002 f9a1 	bl	800c50c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a1ca:	2300      	movs	r3, #0
}
 800a1cc:	0018      	movs	r0, r3
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	b004      	add	sp, #16
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	2000009c 	.word	0x2000009c

0800a1d8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a1d8:	b5b0      	push	{r4, r5, r7, lr}
 800a1da:	b086      	sub	sp, #24
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	1dfb      	adds	r3, r7, #7
 800a1e4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d10c      	bne.n	800a206 <USBD_Init+0x2e>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
 800a1ec:	4b1d      	ldr	r3, [pc, #116]	@ (800a264 <USBD_Init+0x8c>)
 800a1ee:	0018      	movs	r0, r3
 800a1f0:	f002 fb22 	bl	800c838 <iprintf>
 800a1f4:	4b1c      	ldr	r3, [pc, #112]	@ (800a268 <USBD_Init+0x90>)
 800a1f6:	0018      	movs	r0, r3
 800a1f8:	f002 fb1e 	bl	800c838 <iprintf>
 800a1fc:	200a      	movs	r0, #10
 800a1fe:	f002 fb2b 	bl	800c858 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a202:	2303      	movs	r3, #3
 800a204:	e029      	b.n	800a25a <USBD_Init+0x82>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a206:	68fa      	ldr	r2, [r7, #12]
 800a208:	23ae      	movs	r3, #174	@ 0xae
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	2100      	movs	r1, #0
 800a20e:	50d1      	str	r1, [r2, r3]
  pdev->pUserData[0] = NULL;
 800a210:	68fa      	ldr	r2, [r7, #12]
 800a212:	23b1      	movs	r3, #177	@ 0xb1
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	2100      	movs	r1, #0
 800a218:	50d1      	str	r1, [r2, r3]
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a21a:	68fa      	ldr	r2, [r7, #12]
 800a21c:	23b4      	movs	r3, #180	@ 0xb4
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	2100      	movs	r1, #0
 800a222:	50d1      	str	r1, [r2, r3]

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d004      	beq.n	800a234 <USBD_Init+0x5c>
  {
    pdev->pDesc = pdesc;
 800a22a:	68fa      	ldr	r2, [r7, #12]
 800a22c:	23ad      	movs	r3, #173	@ 0xad
 800a22e:	009b      	lsls	r3, r3, #2
 800a230:	68b9      	ldr	r1, [r7, #8]
 800a232:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	23a7      	movs	r3, #167	@ 0xa7
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	2101      	movs	r1, #1
 800a23c:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	1dfa      	adds	r2, r7, #7
 800a242:	7812      	ldrb	r2, [r2, #0]
 800a244:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a246:	2517      	movs	r5, #23
 800a248:	197c      	adds	r4, r7, r5
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	0018      	movs	r0, r3
 800a24e:	f001 ff83 	bl	800c158 <USBD_LL_Init>
 800a252:	0003      	movs	r3, r0
 800a254:	7023      	strb	r3, [r4, #0]

  return ret;
 800a256:	197b      	adds	r3, r7, r5
 800a258:	781b      	ldrb	r3, [r3, #0]
}
 800a25a:	0018      	movs	r0, r3
 800a25c:	46bd      	mov	sp, r7
 800a25e:	b006      	add	sp, #24
 800a260:	bdb0      	pop	{r4, r5, r7, pc}
 800a262:	46c0      	nop			@ (mov r8, r8)
 800a264:	0800d61c 	.word	0x0800d61c
 800a268:	0800d624 	.word	0x0800d624

0800a26c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a276:	230e      	movs	r3, #14
 800a278:	18fb      	adds	r3, r7, r3
 800a27a:	2200      	movs	r2, #0
 800a27c:	801a      	strh	r2, [r3, #0]

  if (pclass == NULL)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d10c      	bne.n	800a29e <USBD_RegisterClass+0x32>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
 800a284:	4b1e      	ldr	r3, [pc, #120]	@ (800a300 <USBD_RegisterClass+0x94>)
 800a286:	0018      	movs	r0, r3
 800a288:	f002 fad6 	bl	800c838 <iprintf>
 800a28c:	4b1d      	ldr	r3, [pc, #116]	@ (800a304 <USBD_RegisterClass+0x98>)
 800a28e:	0018      	movs	r0, r3
 800a290:	f002 fad2 	bl	800c838 <iprintf>
 800a294:	200a      	movs	r0, #10
 800a296:	f002 fadf 	bl	800c858 <putchar>
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a29a:	2303      	movs	r3, #3
 800a29c:	e02b      	b.n	800a2f6 <USBD_RegisterClass+0x8a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	23ae      	movs	r3, #174	@ 0xae
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	6839      	ldr	r1, [r7, #0]
 800a2a6:	50d1      	str	r1, [r2, r3]
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	23b5      	movs	r3, #181	@ 0xb5
 800a2ac:	009b      	lsls	r3, r3, #2
 800a2ae:	58d2      	ldr	r2, [r2, r3]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	32ae      	adds	r2, #174	@ 0xae
 800a2b4:	0092      	lsls	r2, r2, #2
 800a2b6:	58d3      	ldr	r3, [r2, r3]
 800a2b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d011      	beq.n	800a2e2 <USBD_RegisterClass+0x76>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a2be:	687a      	ldr	r2, [r7, #4]
 800a2c0:	23b5      	movs	r3, #181	@ 0xb5
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	58d2      	ldr	r2, [r2, r3]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	32ae      	adds	r2, #174	@ 0xae
 800a2ca:	0092      	lsls	r2, r2, #2
 800a2cc:	58d3      	ldr	r3, [r2, r3]
 800a2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2d0:	220e      	movs	r2, #14
 800a2d2:	18ba      	adds	r2, r7, r2
 800a2d4:	0010      	movs	r0, r2
 800a2d6:	4798      	blx	r3
 800a2d8:	0001      	movs	r1, r0
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	23b4      	movs	r3, #180	@ 0xb4
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	50d1      	str	r1, [r2, r3]
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	23b6      	movs	r3, #182	@ 0xb6
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	58d3      	ldr	r3, [r2, r3]
 800a2ea:	1c59      	adds	r1, r3, #1
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	23b6      	movs	r3, #182	@ 0xb6
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a2f4:	2300      	movs	r3, #0
}
 800a2f6:	0018      	movs	r0, r3
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	b004      	add	sp, #16
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	46c0      	nop			@ (mov r8, r8)
 800a300:	0800d61c 	.word	0x0800d61c
 800a304:	0800d63c 	.word	0x0800d63c

0800a308 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b082      	sub	sp, #8
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	0018      	movs	r0, r3
 800a314:	f001 ff92 	bl	800c23c <USBD_LL_Start>
 800a318:	0003      	movs	r3, r0
}
 800a31a:	0018      	movs	r0, r3
 800a31c:	46bd      	mov	sp, r7
 800a31e:	b002      	add	sp, #8
 800a320:	bd80      	pop	{r7, pc}

0800a322 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b082      	sub	sp, #8
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a32a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a32c:	0018      	movs	r0, r3
 800a32e:	46bd      	mov	sp, r7
 800a330:	b002      	add	sp, #8
 800a332:	bd80      	pop	{r7, pc}

0800a334 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a334:	b590      	push	{r4, r7, lr}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	000a      	movs	r2, r1
 800a33e:	1cfb      	adds	r3, r7, #3
 800a340:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a342:	210f      	movs	r1, #15
 800a344:	187b      	adds	r3, r7, r1
 800a346:	2200      	movs	r2, #0
 800a348:	701a      	strb	r2, [r3, #0]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	23ae      	movs	r3, #174	@ 0xae
 800a34e:	009b      	lsls	r3, r3, #2
 800a350:	58d3      	ldr	r3, [r2, r3]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00c      	beq.n	800a370 <USBD_SetClassConfig+0x3c>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	23ae      	movs	r3, #174	@ 0xae
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	58d3      	ldr	r3, [r2, r3]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	187c      	adds	r4, r7, r1
 800a362:	1cfa      	adds	r2, r7, #3
 800a364:	7811      	ldrb	r1, [r2, #0]
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	0010      	movs	r0, r2
 800a36a:	4798      	blx	r3
 800a36c:	0003      	movs	r3, r0
 800a36e:	7023      	strb	r3, [r4, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a370:	230f      	movs	r3, #15
 800a372:	18fb      	adds	r3, r7, r3
 800a374:	781b      	ldrb	r3, [r3, #0]
}
 800a376:	0018      	movs	r0, r3
 800a378:	46bd      	mov	sp, r7
 800a37a:	b005      	add	sp, #20
 800a37c:	bd90      	pop	{r4, r7, pc}

0800a37e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a37e:	b590      	push	{r4, r7, lr}
 800a380:	b085      	sub	sp, #20
 800a382:	af00      	add	r7, sp, #0
 800a384:	6078      	str	r0, [r7, #4]
 800a386:	000a      	movs	r2, r1
 800a388:	1cfb      	adds	r3, r7, #3
 800a38a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a38c:	240f      	movs	r4, #15
 800a38e:	193b      	adds	r3, r7, r4
 800a390:	2200      	movs	r2, #0
 800a392:	701a      	strb	r2, [r3, #0]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	23ae      	movs	r3, #174	@ 0xae
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	58d3      	ldr	r3, [r2, r3]
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	1cfa      	adds	r2, r7, #3
 800a3a0:	7811      	ldrb	r1, [r2, #0]
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	0010      	movs	r0, r2
 800a3a6:	4798      	blx	r3
 800a3a8:	1e03      	subs	r3, r0, #0
 800a3aa:	d002      	beq.n	800a3b2 <USBD_ClrClassConfig+0x34>
  {
    ret = USBD_FAIL;
 800a3ac:	193b      	adds	r3, r7, r4
 800a3ae:	2203      	movs	r2, #3
 800a3b0:	701a      	strb	r2, [r3, #0]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a3b2:	230f      	movs	r3, #15
 800a3b4:	18fb      	adds	r3, r7, r3
 800a3b6:	781b      	ldrb	r3, [r3, #0]
}
 800a3b8:	0018      	movs	r0, r3
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	b005      	add	sp, #20
 800a3be:	bd90      	pop	{r4, r7, pc}

0800a3c0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a3c0:	b590      	push	{r4, r7, lr}
 800a3c2:	b085      	sub	sp, #20
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4a30      	ldr	r2, [pc, #192]	@ (800a490 <USBD_LL_SetupStage+0xd0>)
 800a3ce:	4694      	mov	ip, r2
 800a3d0:	4463      	add	r3, ip
 800a3d2:	683a      	ldr	r2, [r7, #0]
 800a3d4:	0011      	movs	r1, r2
 800a3d6:	0018      	movs	r0, r3
 800a3d8:	f001 fa5d 	bl	800b896 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	23a5      	movs	r3, #165	@ 0xa5
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	23ac      	movs	r3, #172	@ 0xac
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	5ad3      	ldrh	r3, [r2, r3]
 800a3ee:	0019      	movs	r1, r3
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	23a6      	movs	r3, #166	@ 0xa6
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a25      	ldr	r2, [pc, #148]	@ (800a490 <USBD_LL_SetupStage+0xd0>)
 800a3fc:	5c9b      	ldrb	r3, [r3, r2]
 800a3fe:	001a      	movs	r2, r3
 800a400:	231f      	movs	r3, #31
 800a402:	4013      	ands	r3, r2
 800a404:	2b02      	cmp	r3, #2
 800a406:	d01f      	beq.n	800a448 <USBD_LL_SetupStage+0x88>
 800a408:	d82b      	bhi.n	800a462 <USBD_LL_SetupStage+0xa2>
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <USBD_LL_SetupStage+0x54>
 800a40e:	2b01      	cmp	r3, #1
 800a410:	d00d      	beq.n	800a42e <USBD_LL_SetupStage+0x6e>
 800a412:	e026      	b.n	800a462 <USBD_LL_SetupStage+0xa2>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4a1e      	ldr	r2, [pc, #120]	@ (800a490 <USBD_LL_SetupStage+0xd0>)
 800a418:	189a      	adds	r2, r3, r2
 800a41a:	230f      	movs	r3, #15
 800a41c:	18fc      	adds	r4, r7, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	0011      	movs	r1, r2
 800a422:	0018      	movs	r0, r3
 800a424:	f000 fb5c 	bl	800aae0 <USBD_StdDevReq>
 800a428:	0003      	movs	r3, r0
 800a42a:	7023      	strb	r3, [r4, #0]
      break;
 800a42c:	e029      	b.n	800a482 <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	4a17      	ldr	r2, [pc, #92]	@ (800a490 <USBD_LL_SetupStage+0xd0>)
 800a432:	189a      	adds	r2, r3, r2
 800a434:	230f      	movs	r3, #15
 800a436:	18fc      	adds	r4, r7, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	0011      	movs	r1, r2
 800a43c:	0018      	movs	r0, r3
 800a43e:	f000 fbcd 	bl	800abdc <USBD_StdItfReq>
 800a442:	0003      	movs	r3, r0
 800a444:	7023      	strb	r3, [r4, #0]
      break;
 800a446:	e01c      	b.n	800a482 <USBD_LL_SetupStage+0xc2>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a11      	ldr	r2, [pc, #68]	@ (800a490 <USBD_LL_SetupStage+0xd0>)
 800a44c:	189a      	adds	r2, r3, r2
 800a44e:	230f      	movs	r3, #15
 800a450:	18fc      	adds	r4, r7, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	0011      	movs	r1, r2
 800a456:	0018      	movs	r0, r3
 800a458:	f000 fc4d 	bl	800acf6 <USBD_StdEPReq>
 800a45c:	0003      	movs	r3, r0
 800a45e:	7023      	strb	r3, [r4, #0]
      break;
 800a460:	e00f      	b.n	800a482 <USBD_LL_SetupStage+0xc2>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a0a      	ldr	r2, [pc, #40]	@ (800a490 <USBD_LL_SetupStage+0xd0>)
 800a466:	5c9b      	ldrb	r3, [r3, r2]
 800a468:	227f      	movs	r2, #127	@ 0x7f
 800a46a:	4393      	bics	r3, r2
 800a46c:	b2da      	uxtb	r2, r3
 800a46e:	230f      	movs	r3, #15
 800a470:	18fc      	adds	r4, r7, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	0011      	movs	r1, r2
 800a476:	0018      	movs	r0, r3
 800a478:	f001 ff67 	bl	800c34a <USBD_LL_StallEP>
 800a47c:	0003      	movs	r3, r0
 800a47e:	7023      	strb	r3, [r4, #0]
      break;
 800a480:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800a482:	230f      	movs	r3, #15
 800a484:	18fb      	adds	r3, r7, r3
 800a486:	781b      	ldrb	r3, [r3, #0]
}
 800a488:	0018      	movs	r0, r3
 800a48a:	46bd      	mov	sp, r7
 800a48c:	b005      	add	sp, #20
 800a48e:	bd90      	pop	{r4, r7, pc}
 800a490:	000002aa 	.word	0x000002aa

0800a494 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a494:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a496:	b087      	sub	sp, #28
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	607a      	str	r2, [r7, #4]
 800a49e:	200b      	movs	r0, #11
 800a4a0:	183b      	adds	r3, r7, r0
 800a4a2:	1c0a      	adds	r2, r1, #0
 800a4a4:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a4a6:	2317      	movs	r3, #23
 800a4a8:	18fb      	adds	r3, r7, r3
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  if (epnum == 0U)
 800a4ae:	183b      	adds	r3, r7, r0
 800a4b0:	781b      	ldrb	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d000      	beq.n	800a4b8 <USBD_LL_DataOutStage+0x24>
 800a4b6:	e084      	b.n	800a5c2 <USBD_LL_DataOutStage+0x12e>
  {
    pep = &pdev->ep_out[0];
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	3355      	adds	r3, #85	@ 0x55
 800a4bc:	33ff      	adds	r3, #255	@ 0xff
 800a4be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a4c0:	68fa      	ldr	r2, [r7, #12]
 800a4c2:	23a5      	movs	r3, #165	@ 0xa5
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	58d3      	ldr	r3, [r2, r3]
 800a4c8:	2b03      	cmp	r3, #3
 800a4ca:	d000      	beq.n	800a4ce <USBD_LL_DataOutStage+0x3a>
 800a4cc:	e0c0      	b.n	800a650 <USBD_LL_DataOutStage+0x1bc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4ce:	693b      	ldr	r3, [r7, #16]
 800a4d0:	689a      	ldr	r2, [r3, #8]
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d914      	bls.n	800a504 <USBD_LL_DataOutStage+0x70>
      {
        pep->rem_length -= pep->maxpacket;
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	689a      	ldr	r2, [r3, #8]
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	1ad2      	subs	r2, r2, r3
 800a4e4:	693b      	ldr	r3, [r7, #16]
 800a4e6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a4e8:	693b      	ldr	r3, [r7, #16]
 800a4ea:	68d9      	ldr	r1, [r3, #12]
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	689a      	ldr	r2, [r3, #8]
 800a4f0:	000b      	movs	r3, r1
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d900      	bls.n	800a4f8 <USBD_LL_DataOutStage+0x64>
 800a4f6:	0013      	movs	r3, r2
 800a4f8:	6879      	ldr	r1, [r7, #4]
 800a4fa:	68f8      	ldr	r0, [r7, #12]
 800a4fc:	001a      	movs	r2, r3
 800a4fe:	f001 fadc 	bl	800baba <USBD_CtlContinueRx>
 800a502:	e0a5      	b.n	800a650 <USBD_LL_DataOutStage+0x1bc>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	4a55      	ldr	r2, [pc, #340]	@ (800a65c <USBD_LL_DataOutStage+0x1c8>)
 800a508:	5c9b      	ldrb	r3, [r3, r2]
 800a50a:	001a      	movs	r2, r3
 800a50c:	231f      	movs	r3, #31
 800a50e:	4013      	ands	r3, r2
 800a510:	2b02      	cmp	r3, #2
 800a512:	d018      	beq.n	800a546 <USBD_LL_DataOutStage+0xb2>
 800a514:	d825      	bhi.n	800a562 <USBD_LL_DataOutStage+0xce>
 800a516:	2b00      	cmp	r3, #0
 800a518:	d002      	beq.n	800a520 <USBD_LL_DataOutStage+0x8c>
 800a51a:	2b01      	cmp	r3, #1
 800a51c:	d005      	beq.n	800a52a <USBD_LL_DataOutStage+0x96>
 800a51e:	e020      	b.n	800a562 <USBD_LL_DataOutStage+0xce>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a520:	2316      	movs	r3, #22
 800a522:	18fb      	adds	r3, r7, r3
 800a524:	2200      	movs	r2, #0
 800a526:	701a      	strb	r2, [r3, #0]
            break;
 800a528:	e020      	b.n	800a56c <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	4a4c      	ldr	r2, [pc, #304]	@ (800a660 <USBD_LL_DataOutStage+0x1cc>)
 800a52e:	5a9b      	ldrh	r3, [r3, r2]
 800a530:	b2da      	uxtb	r2, r3
 800a532:	2316      	movs	r3, #22
 800a534:	18fc      	adds	r4, r7, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	0011      	movs	r1, r2
 800a53a:	0018      	movs	r0, r3
 800a53c:	f000 fa31 	bl	800a9a2 <USBD_CoreFindIF>
 800a540:	0003      	movs	r3, r0
 800a542:	7023      	strb	r3, [r4, #0]
            break;
 800a544:	e012      	b.n	800a56c <USBD_LL_DataOutStage+0xd8>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	4a45      	ldr	r2, [pc, #276]	@ (800a660 <USBD_LL_DataOutStage+0x1cc>)
 800a54a:	5a9b      	ldrh	r3, [r3, r2]
 800a54c:	b2da      	uxtb	r2, r3
 800a54e:	2316      	movs	r3, #22
 800a550:	18fc      	adds	r4, r7, r3
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	0011      	movs	r1, r2
 800a556:	0018      	movs	r0, r3
 800a558:	f000 fa2f 	bl	800a9ba <USBD_CoreFindEP>
 800a55c:	0003      	movs	r3, r0
 800a55e:	7023      	strb	r3, [r4, #0]
            break;
 800a560:	e004      	b.n	800a56c <USBD_LL_DataOutStage+0xd8>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a562:	2316      	movs	r3, #22
 800a564:	18fb      	adds	r3, r7, r3
 800a566:	2200      	movs	r2, #0
 800a568:	701a      	strb	r2, [r3, #0]
            break;
 800a56a:	46c0      	nop			@ (mov r8, r8)
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a56c:	2116      	movs	r1, #22
 800a56e:	187b      	adds	r3, r7, r1
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d120      	bne.n	800a5b8 <USBD_LL_DataOutStage+0x124>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a576:	68fa      	ldr	r2, [r7, #12]
 800a578:	23a7      	movs	r3, #167	@ 0xa7
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	5cd3      	ldrb	r3, [r2, r3]
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	2b03      	cmp	r3, #3
 800a582:	d119      	bne.n	800a5b8 <USBD_LL_DataOutStage+0x124>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a584:	187b      	adds	r3, r7, r1
 800a586:	781a      	ldrb	r2, [r3, #0]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	32ae      	adds	r2, #174	@ 0xae
 800a58c:	0092      	lsls	r2, r2, #2
 800a58e:	58d3      	ldr	r3, [r2, r3]
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d010      	beq.n	800a5b8 <USBD_LL_DataOutStage+0x124>
            {
              pdev->classId = idx;
 800a596:	0008      	movs	r0, r1
 800a598:	187b      	adds	r3, r7, r1
 800a59a:	7819      	ldrb	r1, [r3, #0]
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	23b5      	movs	r3, #181	@ 0xb5
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	50d1      	str	r1, [r2, r3]
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a5a4:	183b      	adds	r3, r7, r0
 800a5a6:	781a      	ldrb	r2, [r3, #0]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	32ae      	adds	r2, #174	@ 0xae
 800a5ac:	0092      	lsls	r2, r2, #2
 800a5ae:	58d3      	ldr	r3, [r2, r3]
 800a5b0:	691b      	ldr	r3, [r3, #16]
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	0010      	movs	r0, r2
 800a5b6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	0018      	movs	r0, r3
 800a5bc:	f001 fa8e 	bl	800badc <USBD_CtlSendStatus>
 800a5c0:	e046      	b.n	800a650 <USBD_LL_DataOutStage+0x1bc>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a5c2:	260b      	movs	r6, #11
 800a5c4:	19bb      	adds	r3, r7, r6
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	227f      	movs	r2, #127	@ 0x7f
 800a5ca:	4013      	ands	r3, r2
 800a5cc:	b2da      	uxtb	r2, r3
 800a5ce:	2516      	movs	r5, #22
 800a5d0:	197c      	adds	r4, r7, r5
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	0011      	movs	r1, r2
 800a5d6:	0018      	movs	r0, r3
 800a5d8:	f000 f9ef 	bl	800a9ba <USBD_CoreFindEP>
 800a5dc:	0003      	movs	r3, r0
 800a5de:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5e0:	0029      	movs	r1, r5
 800a5e2:	187b      	adds	r3, r7, r1
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	2bff      	cmp	r3, #255	@ 0xff
 800a5e8:	d032      	beq.n	800a650 <USBD_LL_DataOutStage+0x1bc>
 800a5ea:	187b      	adds	r3, r7, r1
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d12e      	bne.n	800a650 <USBD_LL_DataOutStage+0x1bc>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5f2:	68fa      	ldr	r2, [r7, #12]
 800a5f4:	23a7      	movs	r3, #167	@ 0xa7
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	5cd3      	ldrb	r3, [r2, r3]
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b03      	cmp	r3, #3
 800a5fe:	d11f      	bne.n	800a640 <USBD_LL_DataOutStage+0x1ac>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a600:	187b      	adds	r3, r7, r1
 800a602:	781a      	ldrb	r2, [r3, #0]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	32ae      	adds	r2, #174	@ 0xae
 800a608:	0092      	lsls	r2, r2, #2
 800a60a:	58d3      	ldr	r3, [r2, r3]
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d016      	beq.n	800a640 <USBD_LL_DataOutStage+0x1ac>
        {
          pdev->classId = idx;
 800a612:	0008      	movs	r0, r1
 800a614:	187b      	adds	r3, r7, r1
 800a616:	7819      	ldrb	r1, [r3, #0]
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	23b5      	movs	r3, #181	@ 0xb5
 800a61c:	009b      	lsls	r3, r3, #2
 800a61e:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a620:	183b      	adds	r3, r7, r0
 800a622:	781a      	ldrb	r2, [r3, #0]
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	32ae      	adds	r2, #174	@ 0xae
 800a628:	0092      	lsls	r2, r2, #2
 800a62a:	58d3      	ldr	r3, [r2, r3]
 800a62c:	699b      	ldr	r3, [r3, #24]
 800a62e:	2217      	movs	r2, #23
 800a630:	18bc      	adds	r4, r7, r2
 800a632:	19ba      	adds	r2, r7, r6
 800a634:	7811      	ldrb	r1, [r2, #0]
 800a636:	68fa      	ldr	r2, [r7, #12]
 800a638:	0010      	movs	r0, r2
 800a63a:	4798      	blx	r3
 800a63c:	0003      	movs	r3, r0
 800a63e:	7023      	strb	r3, [r4, #0]
        }
      }
      if (ret != USBD_OK)
 800a640:	2217      	movs	r2, #23
 800a642:	18bb      	adds	r3, r7, r2
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d002      	beq.n	800a650 <USBD_LL_DataOutStage+0x1bc>
      {
        return ret;
 800a64a:	18bb      	adds	r3, r7, r2
 800a64c:	781b      	ldrb	r3, [r3, #0]
 800a64e:	e000      	b.n	800a652 <USBD_LL_DataOutStage+0x1be>
      }
    }
  }

  return USBD_OK;
 800a650:	2300      	movs	r3, #0
}
 800a652:	0018      	movs	r0, r3
 800a654:	46bd      	mov	sp, r7
 800a656:	b007      	add	sp, #28
 800a658:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a65a:	46c0      	nop			@ (mov r8, r8)
 800a65c:	000002aa 	.word	0x000002aa
 800a660:	000002ae 	.word	0x000002ae

0800a664 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a664:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a666:	b087      	sub	sp, #28
 800a668:	af00      	add	r7, sp, #0
 800a66a:	60f8      	str	r0, [r7, #12]
 800a66c:	607a      	str	r2, [r7, #4]
 800a66e:	200b      	movs	r0, #11
 800a670:	183b      	adds	r3, r7, r0
 800a672:	1c0a      	adds	r2, r1, #0
 800a674:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a676:	183b      	adds	r3, r7, r0
 800a678:	781b      	ldrb	r3, [r3, #0]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d000      	beq.n	800a680 <USBD_LL_DataInStage+0x1c>
 800a67e:	e07d      	b.n	800a77c <USBD_LL_DataInStage+0x118>
  {
    pep = &pdev->ep_in[0];
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	3314      	adds	r3, #20
 800a684:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a686:	68fa      	ldr	r2, [r7, #12]
 800a688:	23a5      	movs	r3, #165	@ 0xa5
 800a68a:	009b      	lsls	r3, r3, #2
 800a68c:	58d3      	ldr	r3, [r2, r3]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d164      	bne.n	800a75c <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	689a      	ldr	r2, [r3, #8]
 800a696:	693b      	ldr	r3, [r7, #16]
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d914      	bls.n	800a6c8 <USBD_LL_DataInStage+0x64>
      {
        pep->rem_length -= pep->maxpacket;
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	689a      	ldr	r2, [r3, #8]
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	68db      	ldr	r3, [r3, #12]
 800a6a6:	1ad2      	subs	r2, r2, r3
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	689a      	ldr	r2, [r3, #8]
 800a6b0:	6879      	ldr	r1, [r7, #4]
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	0018      	movs	r0, r3
 800a6b6:	f001 f9cf 	bl	800ba58 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6ba:	68f8      	ldr	r0, [r7, #12]
 800a6bc:	2300      	movs	r3, #0
 800a6be:	2200      	movs	r2, #0
 800a6c0:	2100      	movs	r1, #0
 800a6c2:	f001 ff23 	bl	800c50c <USBD_LL_PrepareReceive>
 800a6c6:	e049      	b.n	800a75c <USBD_LL_DataInStage+0xf8>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	68da      	ldr	r2, [r3, #12]
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	d11f      	bne.n	800a714 <USBD_LL_DataInStage+0xb0>
            (pep->total_length >= pep->maxpacket) &&
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	685a      	ldr	r2, [r3, #4]
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d319      	bcc.n	800a714 <USBD_LL_DataInStage+0xb0>
            (pep->total_length < pdev->ep0_data_len))
 800a6e0:	693b      	ldr	r3, [r7, #16]
 800a6e2:	685a      	ldr	r2, [r3, #4]
 800a6e4:	68f9      	ldr	r1, [r7, #12]
 800a6e6:	23a6      	movs	r3, #166	@ 0xa6
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d211      	bcs.n	800a714 <USBD_LL_DataInStage+0xb0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	2100      	movs	r1, #0
 800a6f6:	0018      	movs	r0, r3
 800a6f8:	f001 f9ae 	bl	800ba58 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	23a6      	movs	r3, #166	@ 0xa6
 800a700:	009b      	lsls	r3, r3, #2
 800a702:	2100      	movs	r1, #0
 800a704:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a706:	68f8      	ldr	r0, [r7, #12]
 800a708:	2300      	movs	r3, #0
 800a70a:	2200      	movs	r2, #0
 800a70c:	2100      	movs	r1, #0
 800a70e:	f001 fefd 	bl	800c50c <USBD_LL_PrepareReceive>
 800a712:	e023      	b.n	800a75c <USBD_LL_DataInStage+0xf8>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	23a7      	movs	r3, #167	@ 0xa7
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	5cd3      	ldrb	r3, [r2, r3]
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	2b03      	cmp	r3, #3
 800a720:	d113      	bne.n	800a74a <USBD_LL_DataInStage+0xe6>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	23ae      	movs	r3, #174	@ 0xae
 800a726:	009b      	lsls	r3, r3, #2
 800a728:	58d3      	ldr	r3, [r2, r3]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d00c      	beq.n	800a74a <USBD_LL_DataInStage+0xe6>
            {
              pdev->classId = 0U;
 800a730:	68fa      	ldr	r2, [r7, #12]
 800a732:	23b5      	movs	r3, #181	@ 0xb5
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	2100      	movs	r1, #0
 800a738:	50d1      	str	r1, [r2, r3]
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a73a:	68fa      	ldr	r2, [r7, #12]
 800a73c:	23ae      	movs	r3, #174	@ 0xae
 800a73e:	009b      	lsls	r3, r3, #2
 800a740:	58d3      	ldr	r3, [r2, r3]
 800a742:	68db      	ldr	r3, [r3, #12]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	0010      	movs	r0, r2
 800a748:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2180      	movs	r1, #128	@ 0x80
 800a74e:	0018      	movs	r0, r3
 800a750:	f001 fdfb 	bl	800c34a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	0018      	movs	r0, r3
 800a758:	f001 f9d4 	bl	800bb04 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	23a8      	movs	r3, #168	@ 0xa8
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	5cd3      	ldrb	r3, [r2, r3]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d050      	beq.n	800a80a <USBD_LL_DataInStage+0x1a6>
    {
      (void)USBD_RunTestMode(pdev);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	0018      	movs	r0, r3
 800a76c:	f7ff fdd9 	bl	800a322 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a770:	68fa      	ldr	r2, [r7, #12]
 800a772:	23a8      	movs	r3, #168	@ 0xa8
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	2100      	movs	r1, #0
 800a778:	54d1      	strb	r1, [r2, r3]
 800a77a:	e046      	b.n	800a80a <USBD_LL_DataInStage+0x1a6>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a77c:	260b      	movs	r6, #11
 800a77e:	19bb      	adds	r3, r7, r6
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	2280      	movs	r2, #128	@ 0x80
 800a784:	4252      	negs	r2, r2
 800a786:	4313      	orrs	r3, r2
 800a788:	b2da      	uxtb	r2, r3
 800a78a:	2517      	movs	r5, #23
 800a78c:	197c      	adds	r4, r7, r5
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	0011      	movs	r1, r2
 800a792:	0018      	movs	r0, r3
 800a794:	f000 f911 	bl	800a9ba <USBD_CoreFindEP>
 800a798:	0003      	movs	r3, r0
 800a79a:	7023      	strb	r3, [r4, #0]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a79c:	0029      	movs	r1, r5
 800a79e:	187b      	adds	r3, r7, r1
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	2bff      	cmp	r3, #255	@ 0xff
 800a7a4:	d031      	beq.n	800a80a <USBD_LL_DataInStage+0x1a6>
 800a7a6:	187b      	adds	r3, r7, r1
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d12d      	bne.n	800a80a <USBD_LL_DataInStage+0x1a6>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7ae:	68fa      	ldr	r2, [r7, #12]
 800a7b0:	23a7      	movs	r3, #167	@ 0xa7
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	5cd3      	ldrb	r3, [r2, r3]
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	2b03      	cmp	r3, #3
 800a7ba:	d126      	bne.n	800a80a <USBD_LL_DataInStage+0x1a6>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a7bc:	187b      	adds	r3, r7, r1
 800a7be:	781a      	ldrb	r2, [r3, #0]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	32ae      	adds	r2, #174	@ 0xae
 800a7c4:	0092      	lsls	r2, r2, #2
 800a7c6:	58d3      	ldr	r3, [r2, r3]
 800a7c8:	695b      	ldr	r3, [r3, #20]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d01d      	beq.n	800a80a <USBD_LL_DataInStage+0x1a6>
        {
          pdev->classId = idx;
 800a7ce:	0008      	movs	r0, r1
 800a7d0:	187b      	adds	r3, r7, r1
 800a7d2:	7819      	ldrb	r1, [r3, #0]
 800a7d4:	68fa      	ldr	r2, [r7, #12]
 800a7d6:	23b5      	movs	r3, #181	@ 0xb5
 800a7d8:	009b      	lsls	r3, r3, #2
 800a7da:	50d1      	str	r1, [r2, r3]
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a7dc:	183b      	adds	r3, r7, r0
 800a7de:	781a      	ldrb	r2, [r3, #0]
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	32ae      	adds	r2, #174	@ 0xae
 800a7e4:	0092      	lsls	r2, r2, #2
 800a7e6:	58d3      	ldr	r3, [r2, r3]
 800a7e8:	695b      	ldr	r3, [r3, #20]
 800a7ea:	2516      	movs	r5, #22
 800a7ec:	197c      	adds	r4, r7, r5
 800a7ee:	19ba      	adds	r2, r7, r6
 800a7f0:	7811      	ldrb	r1, [r2, #0]
 800a7f2:	68fa      	ldr	r2, [r7, #12]
 800a7f4:	0010      	movs	r0, r2
 800a7f6:	4798      	blx	r3
 800a7f8:	0003      	movs	r3, r0
 800a7fa:	7023      	strb	r3, [r4, #0]

          if (ret != USBD_OK)
 800a7fc:	197b      	adds	r3, r7, r5
 800a7fe:	781b      	ldrb	r3, [r3, #0]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d002      	beq.n	800a80a <USBD_LL_DataInStage+0x1a6>
          {
            return ret;
 800a804:	197b      	adds	r3, r7, r5
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	e000      	b.n	800a80c <USBD_LL_DataInStage+0x1a8>
        }
      }
    }
  }

  return USBD_OK;
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	0018      	movs	r0, r3
 800a80e:	46bd      	mov	sp, r7
 800a810:	b007      	add	sp, #28
 800a812:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a814 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a814:	b590      	push	{r4, r7, lr}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a81c:	240f      	movs	r4, #15
 800a81e:	193b      	adds	r3, r7, r4
 800a820:	2200      	movs	r2, #0
 800a822:	701a      	strb	r2, [r3, #0]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	23a7      	movs	r3, #167	@ 0xa7
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	2101      	movs	r1, #1
 800a82c:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800a82e:	687a      	ldr	r2, [r7, #4]
 800a830:	23a5      	movs	r3, #165	@ 0xa5
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	2100      	movs	r1, #0
 800a836:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a83e:	687a      	ldr	r2, [r7, #4]
 800a840:	23a9      	movs	r3, #169	@ 0xa9
 800a842:	009b      	lsls	r3, r3, #2
 800a844:	2100      	movs	r1, #0
 800a846:	50d1      	str	r1, [r2, r3]
  pdev->dev_test_mode = 0U;
 800a848:	687a      	ldr	r2, [r7, #4]
 800a84a:	23a8      	movs	r3, #168	@ 0xa8
 800a84c:	009b      	lsls	r3, r3, #2
 800a84e:	2100      	movs	r1, #0
 800a850:	54d1      	strb	r1, [r2, r3]
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a852:	687a      	ldr	r2, [r7, #4]
 800a854:	23ae      	movs	r3, #174	@ 0xae
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	58d3      	ldr	r3, [r2, r3]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d016      	beq.n	800a88c <USBD_LL_Reset+0x78>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	23ae      	movs	r3, #174	@ 0xae
 800a862:	009b      	lsls	r3, r3, #2
 800a864:	58d3      	ldr	r3, [r2, r3]
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d00f      	beq.n	800a88c <USBD_LL_Reset+0x78>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a86c:	687a      	ldr	r2, [r7, #4]
 800a86e:	23ae      	movs	r3, #174	@ 0xae
 800a870:	009b      	lsls	r3, r3, #2
 800a872:	58d3      	ldr	r3, [r2, r3]
 800a874:	685a      	ldr	r2, [r3, #4]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	b2d9      	uxtb	r1, r3
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	0018      	movs	r0, r3
 800a880:	4790      	blx	r2
 800a882:	1e03      	subs	r3, r0, #0
 800a884:	d002      	beq.n	800a88c <USBD_LL_Reset+0x78>
      {
        ret = USBD_FAIL;
 800a886:	193b      	adds	r3, r7, r4
 800a888:	2203      	movs	r2, #3
 800a88a:	701a      	strb	r2, [r3, #0]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	2340      	movs	r3, #64	@ 0x40
 800a890:	2200      	movs	r2, #0
 800a892:	2100      	movs	r1, #0
 800a894:	f001 fcf7 	bl	800c286 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	23b2      	movs	r3, #178	@ 0xb2
 800a89c:	005b      	lsls	r3, r3, #1
 800a89e:	2101      	movs	r1, #1
 800a8a0:	52d1      	strh	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	23b0      	movs	r3, #176	@ 0xb0
 800a8a6:	005b      	lsls	r3, r3, #1
 800a8a8:	2140      	movs	r1, #64	@ 0x40
 800a8aa:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	2340      	movs	r3, #64	@ 0x40
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	2180      	movs	r1, #128	@ 0x80
 800a8b4:	f001 fce7 	bl	800c286 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2240      	movs	r2, #64	@ 0x40
 800a8c2:	621a      	str	r2, [r3, #32]

  return ret;
 800a8c4:	230f      	movs	r3, #15
 800a8c6:	18fb      	adds	r3, r7, r3
 800a8c8:	781b      	ldrb	r3, [r3, #0]
}
 800a8ca:	0018      	movs	r0, r3
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	b005      	add	sp, #20
 800a8d0:	bd90      	pop	{r4, r7, pc}

0800a8d2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a8d2:	b580      	push	{r7, lr}
 800a8d4:	b082      	sub	sp, #8
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
 800a8da:	000a      	movs	r2, r1
 800a8dc:	1cfb      	adds	r3, r7, #3
 800a8de:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	1cfa      	adds	r2, r7, #3
 800a8e4:	7812      	ldrb	r2, [r2, #0]
 800a8e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	0018      	movs	r0, r3
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	b002      	add	sp, #8
 800a8f0:	bd80      	pop	{r7, pc}
	...

0800a8f4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b082      	sub	sp, #8
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	23a7      	movs	r3, #167	@ 0xa7
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	5cd3      	ldrb	r3, [r2, r3]
 800a904:	b2d9      	uxtb	r1, r3
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4a05      	ldr	r2, [pc, #20]	@ (800a920 <USBD_LL_Suspend+0x2c>)
 800a90a:	5499      	strb	r1, [r3, r2]
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a90c:	687a      	ldr	r2, [r7, #4]
 800a90e:	23a7      	movs	r3, #167	@ 0xa7
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	2104      	movs	r1, #4
 800a914:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800a916:	2300      	movs	r3, #0
}
 800a918:	0018      	movs	r0, r3
 800a91a:	46bd      	mov	sp, r7
 800a91c:	b002      	add	sp, #8
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	0000029d 	.word	0x0000029d

0800a924 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	23a7      	movs	r3, #167	@ 0xa7
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	5cd3      	ldrb	r3, [r2, r3]
 800a934:	b2db      	uxtb	r3, r3
 800a936:	2b04      	cmp	r3, #4
 800a938:	d107      	bne.n	800a94a <USBD_LL_Resume+0x26>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	4a05      	ldr	r2, [pc, #20]	@ (800a954 <USBD_LL_Resume+0x30>)
 800a93e:	5c9b      	ldrb	r3, [r3, r2]
 800a940:	b2d9      	uxtb	r1, r3
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	23a7      	movs	r3, #167	@ 0xa7
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	0018      	movs	r0, r3
 800a94e:	46bd      	mov	sp, r7
 800a950:	b002      	add	sp, #8
 800a952:	bd80      	pop	{r7, pc}
 800a954:	0000029d 	.word	0x0000029d

0800a958 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a960:	687a      	ldr	r2, [r7, #4]
 800a962:	23a7      	movs	r3, #167	@ 0xa7
 800a964:	009b      	lsls	r3, r3, #2
 800a966:	5cd3      	ldrb	r3, [r2, r3]
 800a968:	b2db      	uxtb	r3, r3
 800a96a:	2b03      	cmp	r3, #3
 800a96c:	d114      	bne.n	800a998 <USBD_LL_SOF+0x40>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	23ae      	movs	r3, #174	@ 0xae
 800a972:	009b      	lsls	r3, r3, #2
 800a974:	58d3      	ldr	r3, [r2, r3]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d00e      	beq.n	800a998 <USBD_LL_SOF+0x40>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	23ae      	movs	r3, #174	@ 0xae
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	58d3      	ldr	r3, [r2, r3]
 800a982:	69db      	ldr	r3, [r3, #28]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d007      	beq.n	800a998 <USBD_LL_SOF+0x40>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a988:	687a      	ldr	r2, [r7, #4]
 800a98a:	23ae      	movs	r3, #174	@ 0xae
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	58d3      	ldr	r3, [r2, r3]
 800a990:	69db      	ldr	r3, [r3, #28]
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	0010      	movs	r0, r2
 800a996:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a998:	2300      	movs	r3, #0
}
 800a99a:	0018      	movs	r0, r3
 800a99c:	46bd      	mov	sp, r7
 800a99e:	b002      	add	sp, #8
 800a9a0:	bd80      	pop	{r7, pc}

0800a9a2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b082      	sub	sp, #8
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
 800a9aa:	000a      	movs	r2, r1
 800a9ac:	1cfb      	adds	r3, r7, #3
 800a9ae:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a9b0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a9b2:	0018      	movs	r0, r3
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	b002      	add	sp, #8
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b082      	sub	sp, #8
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	000a      	movs	r2, r1
 800a9c4:	1cfb      	adds	r3, r7, #3
 800a9c6:	701a      	strb	r2, [r3, #0]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a9c8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a9ca:	0018      	movs	r0, r3
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	b002      	add	sp, #8
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a9d2:	b580      	push	{r7, lr}
 800a9d4:	b086      	sub	sp, #24
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	6078      	str	r0, [r7, #4]
 800a9da:	000a      	movs	r2, r1
 800a9dc:	1cfb      	adds	r3, r7, #3
 800a9de:	701a      	strb	r2, [r3, #0]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	789a      	ldrb	r2, [r3, #2]
 800a9f0:	78db      	ldrb	r3, [r3, #3]
 800a9f2:	021b      	lsls	r3, r3, #8
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	7812      	ldrb	r2, [r2, #0]
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d92a      	bls.n	800aa56 <USBD_GetEpDesc+0x84>
  {
    ptr = desc->bLength;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	001a      	movs	r2, r3
 800aa06:	230a      	movs	r3, #10
 800aa08:	18fb      	adds	r3, r7, r3
 800aa0a:	801a      	strh	r2, [r3, #0]

    while (ptr < desc->wTotalLength)
 800aa0c:	e016      	b.n	800aa3c <USBD_GetEpDesc+0x6a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800aa0e:	230a      	movs	r3, #10
 800aa10:	18fa      	adds	r2, r7, r3
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	0011      	movs	r1, r2
 800aa16:	0018      	movs	r0, r3
 800aa18:	f000 f822 	bl	800aa60 <USBD_GetNextDesc>
 800aa1c:	0003      	movs	r3, r0
 800aa1e:	617b      	str	r3, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	785b      	ldrb	r3, [r3, #1]
 800aa24:	2b05      	cmp	r3, #5
 800aa26:	d109      	bne.n	800aa3c <USBD_GetEpDesc+0x6a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	789b      	ldrb	r3, [r3, #2]
 800aa30:	1cfa      	adds	r2, r7, #3
 800aa32:	7812      	ldrb	r2, [r2, #0]
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d00d      	beq.n	800aa54 <USBD_GetEpDesc+0x82>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	789a      	ldrb	r2, [r3, #2]
 800aa40:	78db      	ldrb	r3, [r3, #3]
 800aa42:	021b      	lsls	r3, r3, #8
 800aa44:	4313      	orrs	r3, r2
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	230a      	movs	r3, #10
 800aa4a:	18fb      	adds	r3, r7, r3
 800aa4c:	881b      	ldrh	r3, [r3, #0]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d8dd      	bhi.n	800aa0e <USBD_GetEpDesc+0x3c>
 800aa52:	e000      	b.n	800aa56 <USBD_GetEpDesc+0x84>
          break;
 800aa54:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }

  return (void *)pEpDesc;
 800aa56:	693b      	ldr	r3, [r7, #16]
}
 800aa58:	0018      	movs	r0, r3
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	b006      	add	sp, #24
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b084      	sub	sp, #16
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	881b      	ldrh	r3, [r3, #0]
 800aa72:	68fa      	ldr	r2, [r7, #12]
 800aa74:	7812      	ldrb	r2, [r2, #0]
 800aa76:	189b      	adds	r3, r3, r2
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	001a      	movs	r2, r3
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	189b      	adds	r3, r3, r2
 800aa88:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
}
 800aa8c:	0018      	movs	r0, r3
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	b004      	add	sp, #16
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b086      	sub	sp, #24
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	781a      	ldrb	r2, [r3, #0]
 800aaa4:	2112      	movs	r1, #18
 800aaa6:	187b      	adds	r3, r7, r1
 800aaa8:	801a      	strh	r2, [r3, #0]
  _pbuff++;
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	3301      	adds	r3, #1
 800aaae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	781a      	ldrb	r2, [r3, #0]
 800aab4:	2010      	movs	r0, #16
 800aab6:	183b      	adds	r3, r7, r0
 800aab8:	801a      	strh	r2, [r3, #0]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800aaba:	183b      	adds	r3, r7, r0
 800aabc:	881b      	ldrh	r3, [r3, #0]
 800aabe:	021b      	lsls	r3, r3, #8
 800aac0:	b21a      	sxth	r2, r3
 800aac2:	187b      	adds	r3, r7, r1
 800aac4:	2100      	movs	r1, #0
 800aac6:	5e5b      	ldrsh	r3, [r3, r1]
 800aac8:	4313      	orrs	r3, r2
 800aaca:	b21a      	sxth	r2, r3
 800aacc:	210e      	movs	r1, #14
 800aace:	187b      	adds	r3, r7, r1
 800aad0:	801a      	strh	r2, [r3, #0]

  return _SwapVal;
 800aad2:	187b      	adds	r3, r7, r1
 800aad4:	881b      	ldrh	r3, [r3, #0]
}
 800aad6:	0018      	movs	r0, r3
 800aad8:	46bd      	mov	sp, r7
 800aada:	b006      	add	sp, #24
 800aadc:	bd80      	pop	{r7, pc}
	...

0800aae0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aae0:	b590      	push	{r4, r7, lr}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aaea:	230f      	movs	r3, #15
 800aaec:	18fb      	adds	r3, r7, r3
 800aaee:	2200      	movs	r2, #0
 800aaf0:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	001a      	movs	r2, r3
 800aaf8:	2360      	movs	r3, #96	@ 0x60
 800aafa:	4013      	ands	r3, r2
 800aafc:	2b40      	cmp	r3, #64	@ 0x40
 800aafe:	d004      	beq.n	800ab0a <USBD_StdDevReq+0x2a>
 800ab00:	d85b      	bhi.n	800abba <USBD_StdDevReq+0xda>
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d013      	beq.n	800ab2e <USBD_StdDevReq+0x4e>
 800ab06:	2b20      	cmp	r3, #32
 800ab08:	d157      	bne.n	800abba <USBD_StdDevReq+0xda>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	23b5      	movs	r3, #181	@ 0xb5
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	58d2      	ldr	r2, [r2, r3]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	32ae      	adds	r2, #174	@ 0xae
 800ab16:	0092      	lsls	r2, r2, #2
 800ab18:	58d3      	ldr	r3, [r2, r3]
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	220f      	movs	r2, #15
 800ab1e:	18bc      	adds	r4, r7, r2
 800ab20:	6839      	ldr	r1, [r7, #0]
 800ab22:	687a      	ldr	r2, [r7, #4]
 800ab24:	0010      	movs	r0, r2
 800ab26:	4798      	blx	r3
 800ab28:	0003      	movs	r3, r0
 800ab2a:	7023      	strb	r3, [r4, #0]
      break;
 800ab2c:	e04c      	b.n	800abc8 <USBD_StdDevReq+0xe8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	785b      	ldrb	r3, [r3, #1]
 800ab32:	2b09      	cmp	r3, #9
 800ab34:	d839      	bhi.n	800abaa <USBD_StdDevReq+0xca>
 800ab36:	009a      	lsls	r2, r3, #2
 800ab38:	4b27      	ldr	r3, [pc, #156]	@ (800abd8 <USBD_StdDevReq+0xf8>)
 800ab3a:	18d3      	adds	r3, r2, r3
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ab40:	683a      	ldr	r2, [r7, #0]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	0011      	movs	r1, r2
 800ab46:	0018      	movs	r0, r3
 800ab48:	f000 fada 	bl	800b100 <USBD_GetDescriptor>
          break;
 800ab4c:	e034      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ab4e:	683a      	ldr	r2, [r7, #0]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	0011      	movs	r1, r2
 800ab54:	0018      	movs	r0, r3
 800ab56:	f000 fcad 	bl	800b4b4 <USBD_SetAddress>
          break;
 800ab5a:	e02d      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ab5c:	230f      	movs	r3, #15
 800ab5e:	18fc      	adds	r4, r7, r3
 800ab60:	683a      	ldr	r2, [r7, #0]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	0011      	movs	r1, r2
 800ab66:	0018      	movs	r0, r3
 800ab68:	f000 fcfa 	bl	800b560 <USBD_SetConfig>
 800ab6c:	0003      	movs	r3, r0
 800ab6e:	7023      	strb	r3, [r4, #0]
          break;
 800ab70:	e022      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	0011      	movs	r1, r2
 800ab78:	0018      	movs	r0, r3
 800ab7a:	f000 fdbf 	bl	800b6fc <USBD_GetConfig>
          break;
 800ab7e:	e01b      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ab80:	683a      	ldr	r2, [r7, #0]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	0011      	movs	r1, r2
 800ab86:	0018      	movs	r0, r3
 800ab88:	f000 fdf4 	bl	800b774 <USBD_GetStatus>
          break;
 800ab8c:	e014      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ab8e:	683a      	ldr	r2, [r7, #0]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	0011      	movs	r1, r2
 800ab94:	0018      	movs	r0, r3
 800ab96:	f000 fe28 	bl	800b7ea <USBD_SetFeature>
          break;
 800ab9a:	e00d      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ab9c:	683a      	ldr	r2, [r7, #0]
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	0011      	movs	r1, r2
 800aba2:	0018      	movs	r0, r3
 800aba4:	f000 fe50 	bl	800b848 <USBD_ClrFeature>
          break;
 800aba8:	e006      	b.n	800abb8 <USBD_StdDevReq+0xd8>

        default:
          USBD_CtlError(pdev, req);
 800abaa:	683a      	ldr	r2, [r7, #0]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	0011      	movs	r1, r2
 800abb0:	0018      	movs	r0, r3
 800abb2:	f000 fead 	bl	800b910 <USBD_CtlError>
          break;
 800abb6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800abb8:	e006      	b.n	800abc8 <USBD_StdDevReq+0xe8>

    default:
      USBD_CtlError(pdev, req);
 800abba:	683a      	ldr	r2, [r7, #0]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	0011      	movs	r1, r2
 800abc0:	0018      	movs	r0, r3
 800abc2:	f000 fea5 	bl	800b910 <USBD_CtlError>
      break;
 800abc6:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800abc8:	230f      	movs	r3, #15
 800abca:	18fb      	adds	r3, r7, r3
 800abcc:	781b      	ldrb	r3, [r3, #0]
}
 800abce:	0018      	movs	r0, r3
 800abd0:	46bd      	mov	sp, r7
 800abd2:	b005      	add	sp, #20
 800abd4:	bd90      	pop	{r4, r7, pc}
 800abd6:	46c0      	nop			@ (mov r8, r8)
 800abd8:	0800d778 	.word	0x0800d778

0800abdc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abdc:	b5b0      	push	{r4, r5, r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800abe6:	230f      	movs	r3, #15
 800abe8:	18fb      	adds	r3, r7, r3
 800abea:	2200      	movs	r2, #0
 800abec:	701a      	strb	r2, [r3, #0]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	781b      	ldrb	r3, [r3, #0]
 800abf2:	001a      	movs	r2, r3
 800abf4:	2360      	movs	r3, #96	@ 0x60
 800abf6:	4013      	ands	r3, r2
 800abf8:	2b40      	cmp	r3, #64	@ 0x40
 800abfa:	d005      	beq.n	800ac08 <USBD_StdItfReq+0x2c>
 800abfc:	d900      	bls.n	800ac00 <USBD_StdItfReq+0x24>
 800abfe:	e06c      	b.n	800acda <USBD_StdItfReq+0xfe>
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d001      	beq.n	800ac08 <USBD_StdItfReq+0x2c>
 800ac04:	2b20      	cmp	r3, #32
 800ac06:	d168      	bne.n	800acda <USBD_StdItfReq+0xfe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ac08:	687a      	ldr	r2, [r7, #4]
 800ac0a:	23a7      	movs	r3, #167	@ 0xa7
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	5cd3      	ldrb	r3, [r2, r3]
 800ac10:	b2db      	uxtb	r3, r3
 800ac12:	3b01      	subs	r3, #1
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d857      	bhi.n	800acc8 <USBD_StdItfReq+0xec>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	889b      	ldrh	r3, [r3, #4]
 800ac1c:	b2db      	uxtb	r3, r3
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	d84b      	bhi.n	800acba <USBD_StdItfReq+0xde>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	889b      	ldrh	r3, [r3, #4]
 800ac26:	b2da      	uxtb	r2, r3
 800ac28:	250e      	movs	r5, #14
 800ac2a:	197c      	adds	r4, r7, r5
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	0011      	movs	r1, r2
 800ac30:	0018      	movs	r0, r3
 800ac32:	f7ff feb6 	bl	800a9a2 <USBD_CoreFindIF>
 800ac36:	0003      	movs	r3, r0
 800ac38:	7023      	strb	r3, [r4, #0]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac3a:	0029      	movs	r1, r5
 800ac3c:	187b      	adds	r3, r7, r1
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	2bff      	cmp	r3, #255	@ 0xff
 800ac42:	d028      	beq.n	800ac96 <USBD_StdItfReq+0xba>
 800ac44:	187b      	adds	r3, r7, r1
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d124      	bne.n	800ac96 <USBD_StdItfReq+0xba>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ac4c:	187b      	adds	r3, r7, r1
 800ac4e:	781a      	ldrb	r2, [r3, #0]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	32ae      	adds	r2, #174	@ 0xae
 800ac54:	0092      	lsls	r2, r2, #2
 800ac56:	58d3      	ldr	r3, [r2, r3]
 800ac58:	689b      	ldr	r3, [r3, #8]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d016      	beq.n	800ac8c <USBD_StdItfReq+0xb0>
              {
                pdev->classId = idx;
 800ac5e:	0008      	movs	r0, r1
 800ac60:	187b      	adds	r3, r7, r1
 800ac62:	7819      	ldrb	r1, [r3, #0]
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	23b5      	movs	r3, #181	@ 0xb5
 800ac68:	009b      	lsls	r3, r3, #2
 800ac6a:	50d1      	str	r1, [r2, r3]
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ac6c:	183b      	adds	r3, r7, r0
 800ac6e:	781a      	ldrb	r2, [r3, #0]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	32ae      	adds	r2, #174	@ 0xae
 800ac74:	0092      	lsls	r2, r2, #2
 800ac76:	58d3      	ldr	r3, [r2, r3]
 800ac78:	689b      	ldr	r3, [r3, #8]
 800ac7a:	220f      	movs	r2, #15
 800ac7c:	18bc      	adds	r4, r7, r2
 800ac7e:	6839      	ldr	r1, [r7, #0]
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	0010      	movs	r0, r2
 800ac84:	4798      	blx	r3
 800ac86:	0003      	movs	r3, r0
 800ac88:	7023      	strb	r3, [r4, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800ac8a:	e008      	b.n	800ac9e <USBD_StdItfReq+0xc2>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ac8c:	230f      	movs	r3, #15
 800ac8e:	18fb      	adds	r3, r7, r3
 800ac90:	2203      	movs	r2, #3
 800ac92:	701a      	strb	r2, [r3, #0]
              if (pdev->pClass[idx]->Setup != NULL)
 800ac94:	e003      	b.n	800ac9e <USBD_StdItfReq+0xc2>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ac96:	230f      	movs	r3, #15
 800ac98:	18fb      	adds	r3, r7, r3
 800ac9a:	2203      	movs	r2, #3
 800ac9c:	701a      	strb	r2, [r3, #0]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	88db      	ldrh	r3, [r3, #6]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d117      	bne.n	800acd6 <USBD_StdItfReq+0xfa>
 800aca6:	230f      	movs	r3, #15
 800aca8:	18fb      	adds	r3, r7, r3
 800acaa:	781b      	ldrb	r3, [r3, #0]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d112      	bne.n	800acd6 <USBD_StdItfReq+0xfa>
            {
              (void)USBD_CtlSendStatus(pdev);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	0018      	movs	r0, r3
 800acb4:	f000 ff12 	bl	800badc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800acb8:	e00d      	b.n	800acd6 <USBD_StdItfReq+0xfa>
            USBD_CtlError(pdev, req);
 800acba:	683a      	ldr	r2, [r7, #0]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	0011      	movs	r1, r2
 800acc0:	0018      	movs	r0, r3
 800acc2:	f000 fe25 	bl	800b910 <USBD_CtlError>
          break;
 800acc6:	e006      	b.n	800acd6 <USBD_StdItfReq+0xfa>

        default:
          USBD_CtlError(pdev, req);
 800acc8:	683a      	ldr	r2, [r7, #0]
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	0011      	movs	r1, r2
 800acce:	0018      	movs	r0, r3
 800acd0:	f000 fe1e 	bl	800b910 <USBD_CtlError>
          break;
 800acd4:	e000      	b.n	800acd8 <USBD_StdItfReq+0xfc>
          break;
 800acd6:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800acd8:	e006      	b.n	800ace8 <USBD_StdItfReq+0x10c>

    default:
      USBD_CtlError(pdev, req);
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	0011      	movs	r1, r2
 800ace0:	0018      	movs	r0, r3
 800ace2:	f000 fe15 	bl	800b910 <USBD_CtlError>
      break;
 800ace6:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ace8:	230f      	movs	r3, #15
 800acea:	18fb      	adds	r3, r7, r3
 800acec:	781b      	ldrb	r3, [r3, #0]
}
 800acee:	0018      	movs	r0, r3
 800acf0:	46bd      	mov	sp, r7
 800acf2:	b004      	add	sp, #16
 800acf4:	bdb0      	pop	{r4, r5, r7, pc}

0800acf6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800acf6:	b5b0      	push	{r4, r5, r7, lr}
 800acf8:	b084      	sub	sp, #16
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	6078      	str	r0, [r7, #4]
 800acfe:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad00:	230f      	movs	r3, #15
 800ad02:	18fb      	adds	r3, r7, r3
 800ad04:	2200      	movs	r2, #0
 800ad06:	701a      	strb	r2, [r3, #0]

  ep_addr = LOBYTE(req->wIndex);
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	889a      	ldrh	r2, [r3, #4]
 800ad0c:	230e      	movs	r3, #14
 800ad0e:	18fb      	adds	r3, r7, r3
 800ad10:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	001a      	movs	r2, r3
 800ad18:	2360      	movs	r3, #96	@ 0x60
 800ad1a:	4013      	ands	r3, r2
 800ad1c:	2b40      	cmp	r3, #64	@ 0x40
 800ad1e:	d006      	beq.n	800ad2e <USBD_StdEPReq+0x38>
 800ad20:	d900      	bls.n	800ad24 <USBD_StdEPReq+0x2e>
 800ad22:	e1de      	b.n	800b0e2 <USBD_StdEPReq+0x3ec>
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d039      	beq.n	800ad9c <USBD_StdEPReq+0xa6>
 800ad28:	2b20      	cmp	r3, #32
 800ad2a:	d000      	beq.n	800ad2e <USBD_StdEPReq+0x38>
 800ad2c:	e1d9      	b.n	800b0e2 <USBD_StdEPReq+0x3ec>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ad2e:	250d      	movs	r5, #13
 800ad30:	197c      	adds	r4, r7, r5
 800ad32:	230e      	movs	r3, #14
 800ad34:	18fb      	adds	r3, r7, r3
 800ad36:	781a      	ldrb	r2, [r3, #0]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	0011      	movs	r1, r2
 800ad3c:	0018      	movs	r0, r3
 800ad3e:	f7ff fe3c 	bl	800a9ba <USBD_CoreFindEP>
 800ad42:	0003      	movs	r3, r0
 800ad44:	7023      	strb	r3, [r4, #0]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad46:	197b      	adds	r3, r7, r5
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	2bff      	cmp	r3, #255	@ 0xff
 800ad4c:	d100      	bne.n	800ad50 <USBD_StdEPReq+0x5a>
 800ad4e:	e1cf      	b.n	800b0f0 <USBD_StdEPReq+0x3fa>
 800ad50:	197b      	adds	r3, r7, r5
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d000      	beq.n	800ad5a <USBD_StdEPReq+0x64>
 800ad58:	e1ca      	b.n	800b0f0 <USBD_StdEPReq+0x3fa>
      {
        pdev->classId = idx;
 800ad5a:	197b      	adds	r3, r7, r5
 800ad5c:	7819      	ldrb	r1, [r3, #0]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	23b5      	movs	r3, #181	@ 0xb5
 800ad62:	009b      	lsls	r3, r3, #2
 800ad64:	50d1      	str	r1, [r2, r3]
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ad66:	0029      	movs	r1, r5
 800ad68:	187b      	adds	r3, r7, r1
 800ad6a:	781a      	ldrb	r2, [r3, #0]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	32ae      	adds	r2, #174	@ 0xae
 800ad70:	0092      	lsls	r2, r2, #2
 800ad72:	58d3      	ldr	r3, [r2, r3]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d100      	bne.n	800ad7c <USBD_StdEPReq+0x86>
 800ad7a:	e1b9      	b.n	800b0f0 <USBD_StdEPReq+0x3fa>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ad7c:	187b      	adds	r3, r7, r1
 800ad7e:	781a      	ldrb	r2, [r3, #0]
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	32ae      	adds	r2, #174	@ 0xae
 800ad84:	0092      	lsls	r2, r2, #2
 800ad86:	58d3      	ldr	r3, [r2, r3]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	220f      	movs	r2, #15
 800ad8c:	18bc      	adds	r4, r7, r2
 800ad8e:	6839      	ldr	r1, [r7, #0]
 800ad90:	687a      	ldr	r2, [r7, #4]
 800ad92:	0010      	movs	r0, r2
 800ad94:	4798      	blx	r3
 800ad96:	0003      	movs	r3, r0
 800ad98:	7023      	strb	r3, [r4, #0]
        }
      }
      break;
 800ad9a:	e1a9      	b.n	800b0f0 <USBD_StdEPReq+0x3fa>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	785b      	ldrb	r3, [r3, #1]
 800ada0:	2b03      	cmp	r3, #3
 800ada2:	d007      	beq.n	800adb4 <USBD_StdEPReq+0xbe>
 800ada4:	dd00      	ble.n	800ada8 <USBD_StdEPReq+0xb2>
 800ada6:	e194      	b.n	800b0d2 <USBD_StdEPReq+0x3dc>
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d100      	bne.n	800adae <USBD_StdEPReq+0xb8>
 800adac:	e0c9      	b.n	800af42 <USBD_StdEPReq+0x24c>
 800adae:	2b01      	cmp	r3, #1
 800adb0:	d04d      	beq.n	800ae4e <USBD_StdEPReq+0x158>
 800adb2:	e18e      	b.n	800b0d2 <USBD_StdEPReq+0x3dc>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	23a7      	movs	r3, #167	@ 0xa7
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	5cd3      	ldrb	r3, [r2, r3]
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	2b02      	cmp	r3, #2
 800adc0:	d002      	beq.n	800adc8 <USBD_StdEPReq+0xd2>
 800adc2:	2b03      	cmp	r3, #3
 800adc4:	d01e      	beq.n	800ae04 <USBD_StdEPReq+0x10e>
 800adc6:	e03a      	b.n	800ae3e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800adc8:	220e      	movs	r2, #14
 800adca:	18bb      	adds	r3, r7, r2
 800adcc:	781b      	ldrb	r3, [r3, #0]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d011      	beq.n	800adf6 <USBD_StdEPReq+0x100>
 800add2:	18bb      	adds	r3, r7, r2
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2b80      	cmp	r3, #128	@ 0x80
 800add8:	d00d      	beq.n	800adf6 <USBD_StdEPReq+0x100>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800adda:	18bb      	adds	r3, r7, r2
 800addc:	781a      	ldrb	r2, [r3, #0]
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	0011      	movs	r1, r2
 800ade2:	0018      	movs	r0, r3
 800ade4:	f001 fab1 	bl	800c34a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2180      	movs	r1, #128	@ 0x80
 800adec:	0018      	movs	r0, r3
 800adee:	f001 faac 	bl	800c34a <USBD_LL_StallEP>
 800adf2:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800adf4:	e02a      	b.n	800ae4c <USBD_StdEPReq+0x156>
                USBD_CtlError(pdev, req);
 800adf6:	683a      	ldr	r2, [r7, #0]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	0011      	movs	r1, r2
 800adfc:	0018      	movs	r0, r3
 800adfe:	f000 fd87 	bl	800b910 <USBD_CtlError>
              break;
 800ae02:	e023      	b.n	800ae4c <USBD_StdEPReq+0x156>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	885b      	ldrh	r3, [r3, #2]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d113      	bne.n	800ae34 <USBD_StdEPReq+0x13e>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ae0c:	220e      	movs	r2, #14
 800ae0e:	18bb      	adds	r3, r7, r2
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00e      	beq.n	800ae34 <USBD_StdEPReq+0x13e>
 800ae16:	18bb      	adds	r3, r7, r2
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	2b80      	cmp	r3, #128	@ 0x80
 800ae1c:	d00a      	beq.n	800ae34 <USBD_StdEPReq+0x13e>
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	88db      	ldrh	r3, [r3, #6]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d106      	bne.n	800ae34 <USBD_StdEPReq+0x13e>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae26:	18bb      	adds	r3, r7, r2
 800ae28:	781a      	ldrb	r2, [r3, #0]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	0011      	movs	r1, r2
 800ae2e:	0018      	movs	r0, r3
 800ae30:	f001 fa8b 	bl	800c34a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	0018      	movs	r0, r3
 800ae38:	f000 fe50 	bl	800badc <USBD_CtlSendStatus>

              break;
 800ae3c:	e006      	b.n	800ae4c <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800ae3e:	683a      	ldr	r2, [r7, #0]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	0011      	movs	r1, r2
 800ae44:	0018      	movs	r0, r3
 800ae46:	f000 fd63 	bl	800b910 <USBD_CtlError>
              break;
 800ae4a:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800ae4c:	e148      	b.n	800b0e0 <USBD_StdEPReq+0x3ea>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ae4e:	687a      	ldr	r2, [r7, #4]
 800ae50:	23a7      	movs	r3, #167	@ 0xa7
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	5cd3      	ldrb	r3, [r2, r3]
 800ae56:	b2db      	uxtb	r3, r3
 800ae58:	2b02      	cmp	r3, #2
 800ae5a:	d002      	beq.n	800ae62 <USBD_StdEPReq+0x16c>
 800ae5c:	2b03      	cmp	r3, #3
 800ae5e:	d01e      	beq.n	800ae9e <USBD_StdEPReq+0x1a8>
 800ae60:	e066      	b.n	800af30 <USBD_StdEPReq+0x23a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae62:	220e      	movs	r2, #14
 800ae64:	18bb      	adds	r3, r7, r2
 800ae66:	781b      	ldrb	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d011      	beq.n	800ae90 <USBD_StdEPReq+0x19a>
 800ae6c:	18bb      	adds	r3, r7, r2
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	2b80      	cmp	r3, #128	@ 0x80
 800ae72:	d00d      	beq.n	800ae90 <USBD_StdEPReq+0x19a>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae74:	18bb      	adds	r3, r7, r2
 800ae76:	781a      	ldrb	r2, [r3, #0]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	0011      	movs	r1, r2
 800ae7c:	0018      	movs	r0, r3
 800ae7e:	f001 fa64 	bl	800c34a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2180      	movs	r1, #128	@ 0x80
 800ae86:	0018      	movs	r0, r3
 800ae88:	f001 fa5f 	bl	800c34a <USBD_LL_StallEP>
 800ae8c:	46c0      	nop			@ (mov r8, r8)
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae8e:	e057      	b.n	800af40 <USBD_StdEPReq+0x24a>
                USBD_CtlError(pdev, req);
 800ae90:	683a      	ldr	r2, [r7, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	0011      	movs	r1, r2
 800ae96:	0018      	movs	r0, r3
 800ae98:	f000 fd3a 	bl	800b910 <USBD_CtlError>
              break;
 800ae9c:	e050      	b.n	800af40 <USBD_StdEPReq+0x24a>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	885b      	ldrh	r3, [r3, #2]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d14b      	bne.n	800af3e <USBD_StdEPReq+0x248>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aea6:	210e      	movs	r1, #14
 800aea8:	187b      	adds	r3, r7, r1
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	227f      	movs	r2, #127	@ 0x7f
 800aeae:	4013      	ands	r3, r2
 800aeb0:	d006      	beq.n	800aec0 <USBD_StdEPReq+0x1ca>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aeb2:	187b      	adds	r3, r7, r1
 800aeb4:	781a      	ldrb	r2, [r3, #0]
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	0011      	movs	r1, r2
 800aeba:	0018      	movs	r0, r3
 800aebc:	f001 fa70 	bl	800c3a0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	0018      	movs	r0, r3
 800aec4:	f000 fe0a 	bl	800badc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800aec8:	250d      	movs	r5, #13
 800aeca:	197c      	adds	r4, r7, r5
 800aecc:	230e      	movs	r3, #14
 800aece:	18fb      	adds	r3, r7, r3
 800aed0:	781a      	ldrb	r2, [r3, #0]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	0011      	movs	r1, r2
 800aed6:	0018      	movs	r0, r3
 800aed8:	f7ff fd6f 	bl	800a9ba <USBD_CoreFindEP>
 800aedc:	0003      	movs	r3, r0
 800aede:	7023      	strb	r3, [r4, #0]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aee0:	197b      	adds	r3, r7, r5
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	2bff      	cmp	r3, #255	@ 0xff
 800aee6:	d02a      	beq.n	800af3e <USBD_StdEPReq+0x248>
 800aee8:	197b      	adds	r3, r7, r5
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d126      	bne.n	800af3e <USBD_StdEPReq+0x248>
                {
                  pdev->classId = idx;
 800aef0:	197b      	adds	r3, r7, r5
 800aef2:	7819      	ldrb	r1, [r3, #0]
 800aef4:	687a      	ldr	r2, [r7, #4]
 800aef6:	23b5      	movs	r3, #181	@ 0xb5
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	50d1      	str	r1, [r2, r3]
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800aefc:	0029      	movs	r1, r5
 800aefe:	187b      	adds	r3, r7, r1
 800af00:	781a      	ldrb	r2, [r3, #0]
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	32ae      	adds	r2, #174	@ 0xae
 800af06:	0092      	lsls	r2, r2, #2
 800af08:	58d3      	ldr	r3, [r2, r3]
 800af0a:	689b      	ldr	r3, [r3, #8]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d016      	beq.n	800af3e <USBD_StdEPReq+0x248>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800af10:	187b      	adds	r3, r7, r1
 800af12:	781a      	ldrb	r2, [r3, #0]
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	32ae      	adds	r2, #174	@ 0xae
 800af18:	0092      	lsls	r2, r2, #2
 800af1a:	58d3      	ldr	r3, [r2, r3]
 800af1c:	689b      	ldr	r3, [r3, #8]
 800af1e:	220f      	movs	r2, #15
 800af20:	18bc      	adds	r4, r7, r2
 800af22:	6839      	ldr	r1, [r7, #0]
 800af24:	687a      	ldr	r2, [r7, #4]
 800af26:	0010      	movs	r0, r2
 800af28:	4798      	blx	r3
 800af2a:	0003      	movs	r3, r0
 800af2c:	7023      	strb	r3, [r4, #0]
                  }
                }
              }
              break;
 800af2e:	e006      	b.n	800af3e <USBD_StdEPReq+0x248>

            default:
              USBD_CtlError(pdev, req);
 800af30:	683a      	ldr	r2, [r7, #0]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	0011      	movs	r1, r2
 800af36:	0018      	movs	r0, r3
 800af38:	f000 fcea 	bl	800b910 <USBD_CtlError>
              break;
 800af3c:	e000      	b.n	800af40 <USBD_StdEPReq+0x24a>
              break;
 800af3e:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800af40:	e0ce      	b.n	800b0e0 <USBD_StdEPReq+0x3ea>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	23a7      	movs	r3, #167	@ 0xa7
 800af46:	009b      	lsls	r3, r3, #2
 800af48:	5cd3      	ldrb	r3, [r2, r3]
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	2b02      	cmp	r3, #2
 800af4e:	d002      	beq.n	800af56 <USBD_StdEPReq+0x260>
 800af50:	2b03      	cmp	r3, #3
 800af52:	d03c      	beq.n	800afce <USBD_StdEPReq+0x2d8>
 800af54:	e0b5      	b.n	800b0c2 <USBD_StdEPReq+0x3cc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af56:	220e      	movs	r2, #14
 800af58:	18bb      	adds	r3, r7, r2
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d00a      	beq.n	800af76 <USBD_StdEPReq+0x280>
 800af60:	18bb      	adds	r3, r7, r2
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	2b80      	cmp	r3, #128	@ 0x80
 800af66:	d006      	beq.n	800af76 <USBD_StdEPReq+0x280>
              {
                USBD_CtlError(pdev, req);
 800af68:	683a      	ldr	r2, [r7, #0]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	0011      	movs	r1, r2
 800af6e:	0018      	movs	r0, r3
 800af70:	f000 fcce 	bl	800b910 <USBD_CtlError>
                break;
 800af74:	e0ac      	b.n	800b0d0 <USBD_StdEPReq+0x3da>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af76:	220e      	movs	r2, #14
 800af78:	18bb      	adds	r3, r7, r2
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	b25b      	sxtb	r3, r3
 800af7e:	2b00      	cmp	r3, #0
 800af80:	da0c      	bge.n	800af9c <USBD_StdEPReq+0x2a6>
 800af82:	18bb      	adds	r3, r7, r2
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	227f      	movs	r2, #127	@ 0x7f
 800af88:	401a      	ands	r2, r3
 800af8a:	0013      	movs	r3, r2
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	189b      	adds	r3, r3, r2
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	3310      	adds	r3, #16
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	18d3      	adds	r3, r2, r3
 800af98:	3304      	adds	r3, #4
 800af9a:	e00d      	b.n	800afb8 <USBD_StdEPReq+0x2c2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800af9c:	230e      	movs	r3, #14
 800af9e:	18fb      	adds	r3, r7, r3
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	227f      	movs	r2, #127	@ 0x7f
 800afa4:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afa6:	0013      	movs	r3, r2
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	189b      	adds	r3, r3, r2
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	3351      	adds	r3, #81	@ 0x51
 800afb0:	33ff      	adds	r3, #255	@ 0xff
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	18d3      	adds	r3, r2, r3
 800afb6:	3304      	adds	r3, #4
 800afb8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	2200      	movs	r2, #0
 800afbe:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800afc0:	68b9      	ldr	r1, [r7, #8]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2202      	movs	r2, #2
 800afc6:	0018      	movs	r0, r3
 800afc8:	f000 fd2a 	bl	800ba20 <USBD_CtlSendData>
              break;
 800afcc:	e080      	b.n	800b0d0 <USBD_StdEPReq+0x3da>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800afce:	220e      	movs	r2, #14
 800afd0:	18bb      	adds	r3, r7, r2
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	b25b      	sxtb	r3, r3
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	da14      	bge.n	800b004 <USBD_StdEPReq+0x30e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800afda:	18bb      	adds	r3, r7, r2
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	220f      	movs	r2, #15
 800afe0:	401a      	ands	r2, r3
 800afe2:	6879      	ldr	r1, [r7, #4]
 800afe4:	0013      	movs	r3, r2
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	189b      	adds	r3, r3, r2
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	18cb      	adds	r3, r1, r3
 800afee:	3324      	adds	r3, #36	@ 0x24
 800aff0:	881b      	ldrh	r3, [r3, #0]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d11e      	bne.n	800b034 <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800aff6:	683a      	ldr	r2, [r7, #0]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	0011      	movs	r1, r2
 800affc:	0018      	movs	r0, r3
 800affe:	f000 fc87 	bl	800b910 <USBD_CtlError>
                  break;
 800b002:	e065      	b.n	800b0d0 <USBD_StdEPReq+0x3da>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b004:	230e      	movs	r3, #14
 800b006:	18fb      	adds	r3, r7, r3
 800b008:	781b      	ldrb	r3, [r3, #0]
 800b00a:	220f      	movs	r2, #15
 800b00c:	401a      	ands	r2, r3
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	23b2      	movs	r3, #178	@ 0xb2
 800b012:	0059      	lsls	r1, r3, #1
 800b014:	0013      	movs	r3, r2
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	189b      	adds	r3, r3, r2
 800b01a:	009b      	lsls	r3, r3, #2
 800b01c:	18c3      	adds	r3, r0, r3
 800b01e:	185b      	adds	r3, r3, r1
 800b020:	881b      	ldrh	r3, [r3, #0]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d106      	bne.n	800b034 <USBD_StdEPReq+0x33e>
                {
                  USBD_CtlError(pdev, req);
 800b026:	683a      	ldr	r2, [r7, #0]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	0011      	movs	r1, r2
 800b02c:	0018      	movs	r0, r3
 800b02e:	f000 fc6f 	bl	800b910 <USBD_CtlError>
                  break;
 800b032:	e04d      	b.n	800b0d0 <USBD_StdEPReq+0x3da>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b034:	220e      	movs	r2, #14
 800b036:	18bb      	adds	r3, r7, r2
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	b25b      	sxtb	r3, r3
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	da0c      	bge.n	800b05a <USBD_StdEPReq+0x364>
 800b040:	18bb      	adds	r3, r7, r2
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	227f      	movs	r2, #127	@ 0x7f
 800b046:	401a      	ands	r2, r3
 800b048:	0013      	movs	r3, r2
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	189b      	adds	r3, r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	3310      	adds	r3, #16
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	18d3      	adds	r3, r2, r3
 800b056:	3304      	adds	r3, #4
 800b058:	e00d      	b.n	800b076 <USBD_StdEPReq+0x380>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b05a:	230e      	movs	r3, #14
 800b05c:	18fb      	adds	r3, r7, r3
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	227f      	movs	r2, #127	@ 0x7f
 800b062:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b064:	0013      	movs	r3, r2
 800b066:	009b      	lsls	r3, r3, #2
 800b068:	189b      	adds	r3, r3, r2
 800b06a:	009b      	lsls	r3, r3, #2
 800b06c:	3351      	adds	r3, #81	@ 0x51
 800b06e:	33ff      	adds	r3, #255	@ 0xff
 800b070:	687a      	ldr	r2, [r7, #4]
 800b072:	18d3      	adds	r3, r2, r3
 800b074:	3304      	adds	r3, #4
 800b076:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b078:	220e      	movs	r2, #14
 800b07a:	18bb      	adds	r3, r7, r2
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d003      	beq.n	800b08a <USBD_StdEPReq+0x394>
 800b082:	18bb      	adds	r3, r7, r2
 800b084:	781b      	ldrb	r3, [r3, #0]
 800b086:	2b80      	cmp	r3, #128	@ 0x80
 800b088:	d103      	bne.n	800b092 <USBD_StdEPReq+0x39c>
              {
                pep->status = 0x0000U;
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	2200      	movs	r2, #0
 800b08e:	601a      	str	r2, [r3, #0]
 800b090:	e010      	b.n	800b0b4 <USBD_StdEPReq+0x3be>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b092:	230e      	movs	r3, #14
 800b094:	18fb      	adds	r3, r7, r3
 800b096:	781a      	ldrb	r2, [r3, #0]
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	0011      	movs	r1, r2
 800b09c:	0018      	movs	r0, r3
 800b09e:	f001 f9aa 	bl	800c3f6 <USBD_LL_IsStallEP>
 800b0a2:	1e03      	subs	r3, r0, #0
 800b0a4:	d003      	beq.n	800b0ae <USBD_StdEPReq+0x3b8>
              {
                pep->status = 0x0001U;
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	601a      	str	r2, [r3, #0]
 800b0ac:	e002      	b.n	800b0b4 <USBD_StdEPReq+0x3be>
              }
              else
              {
                pep->status = 0x0000U;
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b0b4:	68b9      	ldr	r1, [r7, #8]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2202      	movs	r2, #2
 800b0ba:	0018      	movs	r0, r3
 800b0bc:	f000 fcb0 	bl	800ba20 <USBD_CtlSendData>
              break;
 800b0c0:	e006      	b.n	800b0d0 <USBD_StdEPReq+0x3da>

            default:
              USBD_CtlError(pdev, req);
 800b0c2:	683a      	ldr	r2, [r7, #0]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	0011      	movs	r1, r2
 800b0c8:	0018      	movs	r0, r3
 800b0ca:	f000 fc21 	bl	800b910 <USBD_CtlError>
              break;
 800b0ce:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800b0d0:	e006      	b.n	800b0e0 <USBD_StdEPReq+0x3ea>

        default:
          USBD_CtlError(pdev, req);
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	0011      	movs	r1, r2
 800b0d8:	0018      	movs	r0, r3
 800b0da:	f000 fc19 	bl	800b910 <USBD_CtlError>
          break;
 800b0de:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b0e0:	e007      	b.n	800b0f2 <USBD_StdEPReq+0x3fc>

    default:
      USBD_CtlError(pdev, req);
 800b0e2:	683a      	ldr	r2, [r7, #0]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	0011      	movs	r1, r2
 800b0e8:	0018      	movs	r0, r3
 800b0ea:	f000 fc11 	bl	800b910 <USBD_CtlError>
      break;
 800b0ee:	e000      	b.n	800b0f2 <USBD_StdEPReq+0x3fc>
      break;
 800b0f0:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b0f2:	230f      	movs	r3, #15
 800b0f4:	18fb      	adds	r3, r7, r3
 800b0f6:	781b      	ldrb	r3, [r3, #0]
}
 800b0f8:	0018      	movs	r0, r3
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	b004      	add	sp, #16
 800b0fe:	bdb0      	pop	{r4, r5, r7, pc}

0800b100 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b10a:	2308      	movs	r3, #8
 800b10c:	18fb      	adds	r3, r7, r3
 800b10e:	2200      	movs	r2, #0
 800b110:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b112:	2300      	movs	r3, #0
 800b114:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b116:	230b      	movs	r3, #11
 800b118:	18fb      	adds	r3, r7, r3
 800b11a:	2200      	movs	r2, #0
 800b11c:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	885b      	ldrh	r3, [r3, #2]
 800b122:	0a1b      	lsrs	r3, r3, #8
 800b124:	b29b      	uxth	r3, r3
 800b126:	2b0f      	cmp	r3, #15
 800b128:	d900      	bls.n	800b12c <USBD_GetDescriptor+0x2c>
 800b12a:	e17b      	b.n	800b424 <USBD_GetDescriptor+0x324>
 800b12c:	009a      	lsls	r2, r3, #2
 800b12e:	4bdd      	ldr	r3, [pc, #884]	@ (800b4a4 <USBD_GetDescriptor+0x3a4>)
 800b130:	18d3      	adds	r3, r2, r3
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	469f      	mov	pc, r3
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	23ad      	movs	r3, #173	@ 0xad
 800b13a:	009b      	lsls	r3, r3, #2
 800b13c:	58d3      	ldr	r3, [r2, r3]
 800b13e:	69db      	ldr	r3, [r3, #28]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d00d      	beq.n	800b160 <USBD_GetDescriptor+0x60>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	23ad      	movs	r3, #173	@ 0xad
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	58d3      	ldr	r3, [r2, r3]
 800b14c:	69db      	ldr	r3, [r3, #28]
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	7c12      	ldrb	r2, [r2, #16]
 800b152:	2108      	movs	r1, #8
 800b154:	1879      	adds	r1, r7, r1
 800b156:	0010      	movs	r0, r2
 800b158:	4798      	blx	r3
 800b15a:	0003      	movs	r3, r0
 800b15c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b15e:	e16e      	b.n	800b43e <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b160:	683a      	ldr	r2, [r7, #0]
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	0011      	movs	r1, r2
 800b166:	0018      	movs	r0, r3
 800b168:	f000 fbd2 	bl	800b910 <USBD_CtlError>
        err++;
 800b16c:	210b      	movs	r1, #11
 800b16e:	187b      	adds	r3, r7, r1
 800b170:	781a      	ldrb	r2, [r3, #0]
 800b172:	187b      	adds	r3, r7, r1
 800b174:	3201      	adds	r2, #1
 800b176:	701a      	strb	r2, [r3, #0]
      break;
 800b178:	e161      	b.n	800b43e <USBD_GetDescriptor+0x33e>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	23ad      	movs	r3, #173	@ 0xad
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	58d3      	ldr	r3, [r2, r3]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	687a      	ldr	r2, [r7, #4]
 800b186:	7c12      	ldrb	r2, [r2, #16]
 800b188:	2108      	movs	r1, #8
 800b18a:	1879      	adds	r1, r7, r1
 800b18c:	0010      	movs	r0, r2
 800b18e:	4798      	blx	r3
 800b190:	0003      	movs	r3, r0
 800b192:	60fb      	str	r3, [r7, #12]
      break;
 800b194:	e153      	b.n	800b43e <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	7c1b      	ldrb	r3, [r3, #16]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d10f      	bne.n	800b1be <USBD_GetDescriptor+0xbe>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	23ae      	movs	r3, #174	@ 0xae
 800b1a2:	009b      	lsls	r3, r3, #2
 800b1a4:	58d3      	ldr	r3, [r2, r3]
 800b1a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1a8:	2208      	movs	r2, #8
 800b1aa:	18ba      	adds	r2, r7, r2
 800b1ac:	0010      	movs	r0, r2
 800b1ae:	4798      	blx	r3
 800b1b0:	0003      	movs	r3, r0
 800b1b2:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	2202      	movs	r2, #2
 800b1ba:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b1bc:	e13f      	b.n	800b43e <USBD_GetDescriptor+0x33e>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b1be:	687a      	ldr	r2, [r7, #4]
 800b1c0:	23ae      	movs	r3, #174	@ 0xae
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	58d3      	ldr	r3, [r2, r3]
 800b1c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1c8:	2208      	movs	r2, #8
 800b1ca:	18ba      	adds	r2, r7, r2
 800b1cc:	0010      	movs	r0, r2
 800b1ce:	4798      	blx	r3
 800b1d0:	0003      	movs	r3, r0
 800b1d2:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	2202      	movs	r2, #2
 800b1da:	701a      	strb	r2, [r3, #0]
      break;
 800b1dc:	e12f      	b.n	800b43e <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	885b      	ldrh	r3, [r3, #2]
 800b1e2:	b2db      	uxtb	r3, r3
 800b1e4:	2b05      	cmp	r3, #5
 800b1e6:	d900      	bls.n	800b1ea <USBD_GetDescriptor+0xea>
 800b1e8:	e0d0      	b.n	800b38c <USBD_GetDescriptor+0x28c>
 800b1ea:	009a      	lsls	r2, r3, #2
 800b1ec:	4bae      	ldr	r3, [pc, #696]	@ (800b4a8 <USBD_GetDescriptor+0x3a8>)
 800b1ee:	18d3      	adds	r3, r2, r3
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	23ad      	movs	r3, #173	@ 0xad
 800b1f8:	009b      	lsls	r3, r3, #2
 800b1fa:	58d3      	ldr	r3, [r2, r3]
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d00d      	beq.n	800b21e <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b202:	687a      	ldr	r2, [r7, #4]
 800b204:	23ad      	movs	r3, #173	@ 0xad
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	58d3      	ldr	r3, [r2, r3]
 800b20a:	685b      	ldr	r3, [r3, #4]
 800b20c:	687a      	ldr	r2, [r7, #4]
 800b20e:	7c12      	ldrb	r2, [r2, #16]
 800b210:	2108      	movs	r1, #8
 800b212:	1879      	adds	r1, r7, r1
 800b214:	0010      	movs	r0, r2
 800b216:	4798      	blx	r3
 800b218:	0003      	movs	r3, r0
 800b21a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b21c:	e0c3      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b21e:	683a      	ldr	r2, [r7, #0]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	0011      	movs	r1, r2
 800b224:	0018      	movs	r0, r3
 800b226:	f000 fb73 	bl	800b910 <USBD_CtlError>
            err++;
 800b22a:	210b      	movs	r1, #11
 800b22c:	187b      	adds	r3, r7, r1
 800b22e:	781a      	ldrb	r2, [r3, #0]
 800b230:	187b      	adds	r3, r7, r1
 800b232:	3201      	adds	r2, #1
 800b234:	701a      	strb	r2, [r3, #0]
          break;
 800b236:	e0b6      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	23ad      	movs	r3, #173	@ 0xad
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	58d3      	ldr	r3, [r2, r3]
 800b240:	689b      	ldr	r3, [r3, #8]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00d      	beq.n	800b262 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	23ad      	movs	r3, #173	@ 0xad
 800b24a:	009b      	lsls	r3, r3, #2
 800b24c:	58d3      	ldr	r3, [r2, r3]
 800b24e:	689b      	ldr	r3, [r3, #8]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	7c12      	ldrb	r2, [r2, #16]
 800b254:	2108      	movs	r1, #8
 800b256:	1879      	adds	r1, r7, r1
 800b258:	0010      	movs	r0, r2
 800b25a:	4798      	blx	r3
 800b25c:	0003      	movs	r3, r0
 800b25e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b260:	e0a1      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b262:	683a      	ldr	r2, [r7, #0]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	0011      	movs	r1, r2
 800b268:	0018      	movs	r0, r3
 800b26a:	f000 fb51 	bl	800b910 <USBD_CtlError>
            err++;
 800b26e:	210b      	movs	r1, #11
 800b270:	187b      	adds	r3, r7, r1
 800b272:	781a      	ldrb	r2, [r3, #0]
 800b274:	187b      	adds	r3, r7, r1
 800b276:	3201      	adds	r2, #1
 800b278:	701a      	strb	r2, [r3, #0]
          break;
 800b27a:	e094      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b27c:	687a      	ldr	r2, [r7, #4]
 800b27e:	23ad      	movs	r3, #173	@ 0xad
 800b280:	009b      	lsls	r3, r3, #2
 800b282:	58d3      	ldr	r3, [r2, r3]
 800b284:	68db      	ldr	r3, [r3, #12]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00d      	beq.n	800b2a6 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b28a:	687a      	ldr	r2, [r7, #4]
 800b28c:	23ad      	movs	r3, #173	@ 0xad
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	58d3      	ldr	r3, [r2, r3]
 800b292:	68db      	ldr	r3, [r3, #12]
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	7c12      	ldrb	r2, [r2, #16]
 800b298:	2108      	movs	r1, #8
 800b29a:	1879      	adds	r1, r7, r1
 800b29c:	0010      	movs	r0, r2
 800b29e:	4798      	blx	r3
 800b2a0:	0003      	movs	r3, r0
 800b2a2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2a4:	e07f      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b2a6:	683a      	ldr	r2, [r7, #0]
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	0011      	movs	r1, r2
 800b2ac:	0018      	movs	r0, r3
 800b2ae:	f000 fb2f 	bl	800b910 <USBD_CtlError>
            err++;
 800b2b2:	210b      	movs	r1, #11
 800b2b4:	187b      	adds	r3, r7, r1
 800b2b6:	781a      	ldrb	r2, [r3, #0]
 800b2b8:	187b      	adds	r3, r7, r1
 800b2ba:	3201      	adds	r2, #1
 800b2bc:	701a      	strb	r2, [r3, #0]
          break;
 800b2be:	e072      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b2c0:	687a      	ldr	r2, [r7, #4]
 800b2c2:	23ad      	movs	r3, #173	@ 0xad
 800b2c4:	009b      	lsls	r3, r3, #2
 800b2c6:	58d3      	ldr	r3, [r2, r3]
 800b2c8:	691b      	ldr	r3, [r3, #16]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00d      	beq.n	800b2ea <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b2ce:	687a      	ldr	r2, [r7, #4]
 800b2d0:	23ad      	movs	r3, #173	@ 0xad
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	58d3      	ldr	r3, [r2, r3]
 800b2d6:	691b      	ldr	r3, [r3, #16]
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	7c12      	ldrb	r2, [r2, #16]
 800b2dc:	2108      	movs	r1, #8
 800b2de:	1879      	adds	r1, r7, r1
 800b2e0:	0010      	movs	r0, r2
 800b2e2:	4798      	blx	r3
 800b2e4:	0003      	movs	r3, r0
 800b2e6:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b2e8:	e05d      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b2ea:	683a      	ldr	r2, [r7, #0]
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	0011      	movs	r1, r2
 800b2f0:	0018      	movs	r0, r3
 800b2f2:	f000 fb0d 	bl	800b910 <USBD_CtlError>
            err++;
 800b2f6:	210b      	movs	r1, #11
 800b2f8:	187b      	adds	r3, r7, r1
 800b2fa:	781a      	ldrb	r2, [r3, #0]
 800b2fc:	187b      	adds	r3, r7, r1
 800b2fe:	3201      	adds	r2, #1
 800b300:	701a      	strb	r2, [r3, #0]
          break;
 800b302:	e050      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	23ad      	movs	r3, #173	@ 0xad
 800b308:	009b      	lsls	r3, r3, #2
 800b30a:	58d3      	ldr	r3, [r2, r3]
 800b30c:	695b      	ldr	r3, [r3, #20]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d00d      	beq.n	800b32e <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	23ad      	movs	r3, #173	@ 0xad
 800b316:	009b      	lsls	r3, r3, #2
 800b318:	58d3      	ldr	r3, [r2, r3]
 800b31a:	695b      	ldr	r3, [r3, #20]
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	7c12      	ldrb	r2, [r2, #16]
 800b320:	2108      	movs	r1, #8
 800b322:	1879      	adds	r1, r7, r1
 800b324:	0010      	movs	r0, r2
 800b326:	4798      	blx	r3
 800b328:	0003      	movs	r3, r0
 800b32a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b32c:	e03b      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b32e:	683a      	ldr	r2, [r7, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	0011      	movs	r1, r2
 800b334:	0018      	movs	r0, r3
 800b336:	f000 faeb 	bl	800b910 <USBD_CtlError>
            err++;
 800b33a:	210b      	movs	r1, #11
 800b33c:	187b      	adds	r3, r7, r1
 800b33e:	781a      	ldrb	r2, [r3, #0]
 800b340:	187b      	adds	r3, r7, r1
 800b342:	3201      	adds	r2, #1
 800b344:	701a      	strb	r2, [r3, #0]
          break;
 800b346:	e02e      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	23ad      	movs	r3, #173	@ 0xad
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	58d3      	ldr	r3, [r2, r3]
 800b350:	699b      	ldr	r3, [r3, #24]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d00d      	beq.n	800b372 <USBD_GetDescriptor+0x272>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	23ad      	movs	r3, #173	@ 0xad
 800b35a:	009b      	lsls	r3, r3, #2
 800b35c:	58d3      	ldr	r3, [r2, r3]
 800b35e:	699b      	ldr	r3, [r3, #24]
 800b360:	687a      	ldr	r2, [r7, #4]
 800b362:	7c12      	ldrb	r2, [r2, #16]
 800b364:	2108      	movs	r1, #8
 800b366:	1879      	adds	r1, r7, r1
 800b368:	0010      	movs	r0, r2
 800b36a:	4798      	blx	r3
 800b36c:	0003      	movs	r3, r0
 800b36e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b370:	e019      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            USBD_CtlError(pdev, req);
 800b372:	683a      	ldr	r2, [r7, #0]
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	0011      	movs	r1, r2
 800b378:	0018      	movs	r0, r3
 800b37a:	f000 fac9 	bl	800b910 <USBD_CtlError>
            err++;
 800b37e:	210b      	movs	r1, #11
 800b380:	187b      	adds	r3, r7, r1
 800b382:	781a      	ldrb	r2, [r3, #0]
 800b384:	187b      	adds	r3, r7, r1
 800b386:	3201      	adds	r2, #1
 800b388:	701a      	strb	r2, [r3, #0]
          break;
 800b38a:	e00c      	b.n	800b3a6 <USBD_GetDescriptor+0x2a6>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b38c:	683a      	ldr	r2, [r7, #0]
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	0011      	movs	r1, r2
 800b392:	0018      	movs	r0, r3
 800b394:	f000 fabc 	bl	800b910 <USBD_CtlError>
          err++;
 800b398:	210b      	movs	r1, #11
 800b39a:	187b      	adds	r3, r7, r1
 800b39c:	781a      	ldrb	r2, [r3, #0]
 800b39e:	187b      	adds	r3, r7, r1
 800b3a0:	3201      	adds	r2, #1
 800b3a2:	701a      	strb	r2, [r3, #0]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b3a4:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800b3a6:	e04a      	b.n	800b43e <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	7c1b      	ldrb	r3, [r3, #16]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d10b      	bne.n	800b3c8 <USBD_GetDescriptor+0x2c8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	23ae      	movs	r3, #174	@ 0xae
 800b3b4:	009b      	lsls	r3, r3, #2
 800b3b6:	58d3      	ldr	r3, [r2, r3]
 800b3b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b3ba:	2208      	movs	r2, #8
 800b3bc:	18ba      	adds	r2, r7, r2
 800b3be:	0010      	movs	r0, r2
 800b3c0:	4798      	blx	r3
 800b3c2:	0003      	movs	r3, r0
 800b3c4:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3c6:	e03a      	b.n	800b43e <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b3c8:	683a      	ldr	r2, [r7, #0]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	0011      	movs	r1, r2
 800b3ce:	0018      	movs	r0, r3
 800b3d0:	f000 fa9e 	bl	800b910 <USBD_CtlError>
        err++;
 800b3d4:	210b      	movs	r1, #11
 800b3d6:	187b      	adds	r3, r7, r1
 800b3d8:	781a      	ldrb	r2, [r3, #0]
 800b3da:	187b      	adds	r3, r7, r1
 800b3dc:	3201      	adds	r2, #1
 800b3de:	701a      	strb	r2, [r3, #0]
      break;
 800b3e0:	e02d      	b.n	800b43e <USBD_GetDescriptor+0x33e>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	7c1b      	ldrb	r3, [r3, #16]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d10f      	bne.n	800b40a <USBD_GetDescriptor+0x30a>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	23ae      	movs	r3, #174	@ 0xae
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	58d3      	ldr	r3, [r2, r3]
 800b3f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3f4:	2208      	movs	r2, #8
 800b3f6:	18ba      	adds	r2, r7, r2
 800b3f8:	0010      	movs	r0, r2
 800b3fa:	4798      	blx	r3
 800b3fc:	0003      	movs	r3, r0
 800b3fe:	60fb      	str	r3, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	3301      	adds	r3, #1
 800b404:	2207      	movs	r2, #7
 800b406:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b408:	e019      	b.n	800b43e <USBD_GetDescriptor+0x33e>
        USBD_CtlError(pdev, req);
 800b40a:	683a      	ldr	r2, [r7, #0]
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	0011      	movs	r1, r2
 800b410:	0018      	movs	r0, r3
 800b412:	f000 fa7d 	bl	800b910 <USBD_CtlError>
        err++;
 800b416:	210b      	movs	r1, #11
 800b418:	187b      	adds	r3, r7, r1
 800b41a:	781a      	ldrb	r2, [r3, #0]
 800b41c:	187b      	adds	r3, r7, r1
 800b41e:	3201      	adds	r2, #1
 800b420:	701a      	strb	r2, [r3, #0]
      break;
 800b422:	e00c      	b.n	800b43e <USBD_GetDescriptor+0x33e>

    default:
      USBD_CtlError(pdev, req);
 800b424:	683a      	ldr	r2, [r7, #0]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	0011      	movs	r1, r2
 800b42a:	0018      	movs	r0, r3
 800b42c:	f000 fa70 	bl	800b910 <USBD_CtlError>
      err++;
 800b430:	210b      	movs	r1, #11
 800b432:	187b      	adds	r3, r7, r1
 800b434:	781a      	ldrb	r2, [r3, #0]
 800b436:	187b      	adds	r3, r7, r1
 800b438:	3201      	adds	r2, #1
 800b43a:	701a      	strb	r2, [r3, #0]
      break;
 800b43c:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800b43e:	230b      	movs	r3, #11
 800b440:	18fb      	adds	r3, r7, r3
 800b442:	781b      	ldrb	r3, [r3, #0]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d131      	bne.n	800b4ac <USBD_GetDescriptor+0x3ac>
  {
    return;
  }

  if (req->wLength != 0U)
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	88db      	ldrh	r3, [r3, #6]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d023      	beq.n	800b498 <USBD_GetDescriptor+0x398>
  {
    if (len != 0U)
 800b450:	2108      	movs	r1, #8
 800b452:	187b      	adds	r3, r7, r1
 800b454:	881b      	ldrh	r3, [r3, #0]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d017      	beq.n	800b48a <USBD_GetDescriptor+0x38a>
    {
      len = MIN(len, req->wLength);
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	88da      	ldrh	r2, [r3, #6]
 800b45e:	187b      	adds	r3, r7, r1
 800b460:	881b      	ldrh	r3, [r3, #0]
 800b462:	1c18      	adds	r0, r3, #0
 800b464:	1c11      	adds	r1, r2, #0
 800b466:	b28a      	uxth	r2, r1
 800b468:	b283      	uxth	r3, r0
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d900      	bls.n	800b470 <USBD_GetDescriptor+0x370>
 800b46e:	1c01      	adds	r1, r0, #0
 800b470:	b28a      	uxth	r2, r1
 800b472:	2108      	movs	r1, #8
 800b474:	187b      	adds	r3, r7, r1
 800b476:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b478:	187b      	adds	r3, r7, r1
 800b47a:	881b      	ldrh	r3, [r3, #0]
 800b47c:	001a      	movs	r2, r3
 800b47e:	68f9      	ldr	r1, [r7, #12]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	0018      	movs	r0, r3
 800b484:	f000 facc 	bl	800ba20 <USBD_CtlSendData>
 800b488:	e011      	b.n	800b4ae <USBD_GetDescriptor+0x3ae>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b48a:	683a      	ldr	r2, [r7, #0]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	0011      	movs	r1, r2
 800b490:	0018      	movs	r0, r3
 800b492:	f000 fa3d 	bl	800b910 <USBD_CtlError>
 800b496:	e00a      	b.n	800b4ae <USBD_GetDescriptor+0x3ae>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	0018      	movs	r0, r3
 800b49c:	f000 fb1e 	bl	800badc <USBD_CtlSendStatus>
 800b4a0:	e005      	b.n	800b4ae <USBD_GetDescriptor+0x3ae>
 800b4a2:	46c0      	nop			@ (mov r8, r8)
 800b4a4:	0800d7a0 	.word	0x0800d7a0
 800b4a8:	0800d7e0 	.word	0x0800d7e0
    return;
 800b4ac:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	b004      	add	sp, #16
 800b4b2:	bd80      	pop	{r7, pc}

0800b4b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4b4:	b590      	push	{r4, r7, lr}
 800b4b6:	b085      	sub	sp, #20
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
 800b4bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	889b      	ldrh	r3, [r3, #4]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d13e      	bne.n	800b544 <USBD_SetAddress+0x90>
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	88db      	ldrh	r3, [r3, #6]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d13a      	bne.n	800b544 <USBD_SetAddress+0x90>
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	885b      	ldrh	r3, [r3, #2]
 800b4d2:	2b7f      	cmp	r3, #127	@ 0x7f
 800b4d4:	d836      	bhi.n	800b544 <USBD_SetAddress+0x90>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	885b      	ldrh	r3, [r3, #2]
 800b4da:	b2da      	uxtb	r2, r3
 800b4dc:	230f      	movs	r3, #15
 800b4de:	18fb      	adds	r3, r7, r3
 800b4e0:	217f      	movs	r1, #127	@ 0x7f
 800b4e2:	400a      	ands	r2, r1
 800b4e4:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4e6:	687a      	ldr	r2, [r7, #4]
 800b4e8:	23a7      	movs	r3, #167	@ 0xa7
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	5cd3      	ldrb	r3, [r2, r3]
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	2b03      	cmp	r3, #3
 800b4f2:	d106      	bne.n	800b502 <USBD_SetAddress+0x4e>
    {
      USBD_CtlError(pdev, req);
 800b4f4:	683a      	ldr	r2, [r7, #0]
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	0011      	movs	r1, r2
 800b4fa:	0018      	movs	r0, r3
 800b4fc:	f000 fa08 	bl	800b910 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b500:	e027      	b.n	800b552 <USBD_SetAddress+0x9e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	240f      	movs	r4, #15
 800b506:	193a      	adds	r2, r7, r4
 800b508:	4914      	ldr	r1, [pc, #80]	@ (800b55c <USBD_SetAddress+0xa8>)
 800b50a:	7812      	ldrb	r2, [r2, #0]
 800b50c:	545a      	strb	r2, [r3, r1]
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b50e:	193b      	adds	r3, r7, r4
 800b510:	781a      	ldrb	r2, [r3, #0]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	0011      	movs	r1, r2
 800b516:	0018      	movs	r0, r3
 800b518:	f000 ff9d 	bl	800c456 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	0018      	movs	r0, r3
 800b520:	f000 fadc 	bl	800badc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b524:	193b      	adds	r3, r7, r4
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d005      	beq.n	800b538 <USBD_SetAddress+0x84>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	23a7      	movs	r3, #167	@ 0xa7
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	2102      	movs	r1, #2
 800b534:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b536:	e00c      	b.n	800b552 <USBD_SetAddress+0x9e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	23a7      	movs	r3, #167	@ 0xa7
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	2101      	movs	r1, #1
 800b540:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b542:	e006      	b.n	800b552 <USBD_SetAddress+0x9e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b544:	683a      	ldr	r2, [r7, #0]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	0011      	movs	r1, r2
 800b54a:	0018      	movs	r0, r3
 800b54c:	f000 f9e0 	bl	800b910 <USBD_CtlError>
  }
}
 800b550:	46c0      	nop			@ (mov r8, r8)
 800b552:	46c0      	nop			@ (mov r8, r8)
 800b554:	46bd      	mov	sp, r7
 800b556:	b005      	add	sp, #20
 800b558:	bd90      	pop	{r4, r7, pc}
 800b55a:	46c0      	nop			@ (mov r8, r8)
 800b55c:	0000029e 	.word	0x0000029e

0800b560 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b560:	b5b0      	push	{r4, r5, r7, lr}
 800b562:	b084      	sub	sp, #16
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
 800b568:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b56a:	230f      	movs	r3, #15
 800b56c:	18fb      	adds	r3, r7, r3
 800b56e:	2200      	movs	r2, #0
 800b570:	701a      	strb	r2, [r3, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	885b      	ldrh	r3, [r3, #2]
 800b576:	b2da      	uxtb	r2, r3
 800b578:	4b5f      	ldr	r3, [pc, #380]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b57a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b57c:	4b5e      	ldr	r3, [pc, #376]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b57e:	781b      	ldrb	r3, [r3, #0]
 800b580:	2b01      	cmp	r3, #1
 800b582:	d907      	bls.n	800b594 <USBD_SetConfig+0x34>
  {
    USBD_CtlError(pdev, req);
 800b584:	683a      	ldr	r2, [r7, #0]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	0011      	movs	r1, r2
 800b58a:	0018      	movs	r0, r3
 800b58c:	f000 f9c0 	bl	800b910 <USBD_CtlError>
    return USBD_FAIL;
 800b590:	2303      	movs	r3, #3
 800b592:	e0ac      	b.n	800b6ee <USBD_SetConfig+0x18e>
  }

  switch (pdev->dev_state)
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	23a7      	movs	r3, #167	@ 0xa7
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	5cd3      	ldrb	r3, [r2, r3]
 800b59c:	b2db      	uxtb	r3, r3
 800b59e:	2b02      	cmp	r3, #2
 800b5a0:	d002      	beq.n	800b5a8 <USBD_SetConfig+0x48>
 800b5a2:	2b03      	cmp	r3, #3
 800b5a4:	d033      	beq.n	800b60e <USBD_SetConfig+0xae>
 800b5a6:	e08d      	b.n	800b6c4 <USBD_SetConfig+0x164>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b5a8:	4b53      	ldr	r3, [pc, #332]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d029      	beq.n	800b604 <USBD_SetConfig+0xa4>
      {
        pdev->dev_config = cfgidx;
 800b5b0:	4b51      	ldr	r3, [pc, #324]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	001a      	movs	r2, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5ba:	4b4f      	ldr	r3, [pc, #316]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b5bc:	781a      	ldrb	r2, [r3, #0]
 800b5be:	250f      	movs	r5, #15
 800b5c0:	197c      	adds	r4, r7, r5
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	0011      	movs	r1, r2
 800b5c6:	0018      	movs	r0, r3
 800b5c8:	f7fe feb4 	bl	800a334 <USBD_SetClassConfig>
 800b5cc:	0003      	movs	r3, r0
 800b5ce:	7023      	strb	r3, [r4, #0]

        if (ret != USBD_OK)
 800b5d0:	197b      	adds	r3, r7, r5
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d00b      	beq.n	800b5f0 <USBD_SetConfig+0x90>
        {
          USBD_CtlError(pdev, req);
 800b5d8:	683a      	ldr	r2, [r7, #0]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	0011      	movs	r1, r2
 800b5de:	0018      	movs	r0, r3
 800b5e0:	f000 f996 	bl	800b910 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	23a7      	movs	r3, #167	@ 0xa7
 800b5e8:	009b      	lsls	r3, r3, #2
 800b5ea:	2102      	movs	r1, #2
 800b5ec:	54d1      	strb	r1, [r2, r3]
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b5ee:	e07b      	b.n	800b6e8 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	0018      	movs	r0, r3
 800b5f4:	f000 fa72 	bl	800badc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b5f8:	687a      	ldr	r2, [r7, #4]
 800b5fa:	23a7      	movs	r3, #167	@ 0xa7
 800b5fc:	009b      	lsls	r3, r3, #2
 800b5fe:	2103      	movs	r1, #3
 800b600:	54d1      	strb	r1, [r2, r3]
      break;
 800b602:	e071      	b.n	800b6e8 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	0018      	movs	r0, r3
 800b608:	f000 fa68 	bl	800badc <USBD_CtlSendStatus>
      break;
 800b60c:	e06c      	b.n	800b6e8 <USBD_SetConfig+0x188>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b60e:	4b3a      	ldr	r3, [pc, #232]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b610:	781b      	ldrb	r3, [r3, #0]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d115      	bne.n	800b642 <USBD_SetConfig+0xe2>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	23a7      	movs	r3, #167	@ 0xa7
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	2102      	movs	r1, #2
 800b61e:	54d1      	strb	r1, [r2, r3]
        pdev->dev_config = cfgidx;
 800b620:	4b35      	ldr	r3, [pc, #212]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	001a      	movs	r2, r3
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b62a:	4b33      	ldr	r3, [pc, #204]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b62c:	781a      	ldrb	r2, [r3, #0]
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	0011      	movs	r1, r2
 800b632:	0018      	movs	r0, r3
 800b634:	f7fe fea3 	bl	800a37e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	0018      	movs	r0, r3
 800b63c:	f000 fa4e 	bl	800badc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b640:	e052      	b.n	800b6e8 <USBD_SetConfig+0x188>
      else if (cfgidx != pdev->dev_config)
 800b642:	4b2d      	ldr	r3, [pc, #180]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b644:	781b      	ldrb	r3, [r3, #0]
 800b646:	001a      	movs	r2, r3
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	429a      	cmp	r2, r3
 800b64e:	d034      	beq.n	800b6ba <USBD_SetConfig+0x15a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	685b      	ldr	r3, [r3, #4]
 800b654:	b2da      	uxtb	r2, r3
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	0011      	movs	r1, r2
 800b65a:	0018      	movs	r0, r3
 800b65c:	f7fe fe8f 	bl	800a37e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b660:	4b25      	ldr	r3, [pc, #148]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b662:	781b      	ldrb	r3, [r3, #0]
 800b664:	001a      	movs	r2, r3
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b66a:	4b23      	ldr	r3, [pc, #140]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b66c:	781a      	ldrb	r2, [r3, #0]
 800b66e:	250f      	movs	r5, #15
 800b670:	197c      	adds	r4, r7, r5
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	0011      	movs	r1, r2
 800b676:	0018      	movs	r0, r3
 800b678:	f7fe fe5c 	bl	800a334 <USBD_SetClassConfig>
 800b67c:	0003      	movs	r3, r0
 800b67e:	7023      	strb	r3, [r4, #0]
        if (ret != USBD_OK)
 800b680:	197b      	adds	r3, r7, r5
 800b682:	781b      	ldrb	r3, [r3, #0]
 800b684:	2b00      	cmp	r3, #0
 800b686:	d013      	beq.n	800b6b0 <USBD_SetConfig+0x150>
          USBD_CtlError(pdev, req);
 800b688:	683a      	ldr	r2, [r7, #0]
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	0011      	movs	r1, r2
 800b68e:	0018      	movs	r0, r3
 800b690:	f000 f93e 	bl	800b910 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	b2da      	uxtb	r2, r3
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	0011      	movs	r1, r2
 800b69e:	0018      	movs	r0, r3
 800b6a0:	f7fe fe6d 	bl	800a37e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	23a7      	movs	r3, #167	@ 0xa7
 800b6a8:	009b      	lsls	r3, r3, #2
 800b6aa:	2102      	movs	r1, #2
 800b6ac:	54d1      	strb	r1, [r2, r3]
      break;
 800b6ae:	e01b      	b.n	800b6e8 <USBD_SetConfig+0x188>
          (void)USBD_CtlSendStatus(pdev);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	0018      	movs	r0, r3
 800b6b4:	f000 fa12 	bl	800badc <USBD_CtlSendStatus>
      break;
 800b6b8:	e016      	b.n	800b6e8 <USBD_SetConfig+0x188>
        (void)USBD_CtlSendStatus(pdev);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	0018      	movs	r0, r3
 800b6be:	f000 fa0d 	bl	800badc <USBD_CtlSendStatus>
      break;
 800b6c2:	e011      	b.n	800b6e8 <USBD_SetConfig+0x188>

    default:
      USBD_CtlError(pdev, req);
 800b6c4:	683a      	ldr	r2, [r7, #0]
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	0011      	movs	r1, r2
 800b6ca:	0018      	movs	r0, r3
 800b6cc:	f000 f920 	bl	800b910 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b6d0:	4b09      	ldr	r3, [pc, #36]	@ (800b6f8 <USBD_SetConfig+0x198>)
 800b6d2:	781a      	ldrb	r2, [r3, #0]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	0011      	movs	r1, r2
 800b6d8:	0018      	movs	r0, r3
 800b6da:	f7fe fe50 	bl	800a37e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b6de:	230f      	movs	r3, #15
 800b6e0:	18fb      	adds	r3, r7, r3
 800b6e2:	2203      	movs	r2, #3
 800b6e4:	701a      	strb	r2, [r3, #0]
      break;
 800b6e6:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800b6e8:	230f      	movs	r3, #15
 800b6ea:	18fb      	adds	r3, r7, r3
 800b6ec:	781b      	ldrb	r3, [r3, #0]
}
 800b6ee:	0018      	movs	r0, r3
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	b004      	add	sp, #16
 800b6f4:	bdb0      	pop	{r4, r5, r7, pc}
 800b6f6:	46c0      	nop			@ (mov r8, r8)
 800b6f8:	200004d4 	.word	0x200004d4

0800b6fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b082      	sub	sp, #8
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
 800b704:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	88db      	ldrh	r3, [r3, #6]
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d006      	beq.n	800b71c <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800b70e:	683a      	ldr	r2, [r7, #0]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	0011      	movs	r1, r2
 800b714:	0018      	movs	r0, r3
 800b716:	f000 f8fb 	bl	800b910 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b71a:	e027      	b.n	800b76c <USBD_GetConfig+0x70>
    switch (pdev->dev_state)
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	23a7      	movs	r3, #167	@ 0xa7
 800b720:	009b      	lsls	r3, r3, #2
 800b722:	5cd3      	ldrb	r3, [r2, r3]
 800b724:	b2db      	uxtb	r3, r3
 800b726:	2b02      	cmp	r3, #2
 800b728:	dc02      	bgt.n	800b730 <USBD_GetConfig+0x34>
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	dc03      	bgt.n	800b736 <USBD_GetConfig+0x3a>
 800b72e:	e016      	b.n	800b75e <USBD_GetConfig+0x62>
 800b730:	2b03      	cmp	r3, #3
 800b732:	d00c      	beq.n	800b74e <USBD_GetConfig+0x52>
 800b734:	e013      	b.n	800b75e <USBD_GetConfig+0x62>
        pdev->dev_default_config = 0U;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2200      	movs	r2, #0
 800b73a:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	3308      	adds	r3, #8
 800b740:	0019      	movs	r1, r3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	2201      	movs	r2, #1
 800b746:	0018      	movs	r0, r3
 800b748:	f000 f96a 	bl	800ba20 <USBD_CtlSendData>
        break;
 800b74c:	e00e      	b.n	800b76c <USBD_GetConfig+0x70>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	1d19      	adds	r1, r3, #4
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2201      	movs	r2, #1
 800b756:	0018      	movs	r0, r3
 800b758:	f000 f962 	bl	800ba20 <USBD_CtlSendData>
        break;
 800b75c:	e006      	b.n	800b76c <USBD_GetConfig+0x70>
        USBD_CtlError(pdev, req);
 800b75e:	683a      	ldr	r2, [r7, #0]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	0011      	movs	r1, r2
 800b764:	0018      	movs	r0, r3
 800b766:	f000 f8d3 	bl	800b910 <USBD_CtlError>
        break;
 800b76a:	46c0      	nop			@ (mov r8, r8)
}
 800b76c:	46c0      	nop			@ (mov r8, r8)
 800b76e:	46bd      	mov	sp, r7
 800b770:	b002      	add	sp, #8
 800b772:	bd80      	pop	{r7, pc}

0800b774 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b082      	sub	sp, #8
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
 800b77c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	23a7      	movs	r3, #167	@ 0xa7
 800b782:	009b      	lsls	r3, r3, #2
 800b784:	5cd3      	ldrb	r3, [r2, r3]
 800b786:	b2db      	uxtb	r3, r3
 800b788:	3b01      	subs	r3, #1
 800b78a:	2b02      	cmp	r3, #2
 800b78c:	d822      	bhi.n	800b7d4 <USBD_GetStatus+0x60>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	88db      	ldrh	r3, [r3, #6]
 800b792:	2b02      	cmp	r3, #2
 800b794:	d006      	beq.n	800b7a4 <USBD_GetStatus+0x30>
      {
        USBD_CtlError(pdev, req);
 800b796:	683a      	ldr	r2, [r7, #0]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	0011      	movs	r1, r2
 800b79c:	0018      	movs	r0, r3
 800b79e:	f000 f8b7 	bl	800b910 <USBD_CtlError>
        break;
 800b7a2:	e01e      	b.n	800b7e2 <USBD_GetStatus+0x6e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	23a9      	movs	r3, #169	@ 0xa9
 800b7ae:	009b      	lsls	r3, r3, #2
 800b7b0:	58d3      	ldr	r3, [r2, r3]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d005      	beq.n	800b7c2 <USBD_GetStatus+0x4e>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	68db      	ldr	r3, [r3, #12]
 800b7ba:	2202      	movs	r2, #2
 800b7bc:	431a      	orrs	r2, r3
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	330c      	adds	r3, #12
 800b7c6:	0019      	movs	r1, r3
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	0018      	movs	r0, r3
 800b7ce:	f000 f927 	bl	800ba20 <USBD_CtlSendData>
      break;
 800b7d2:	e006      	b.n	800b7e2 <USBD_GetStatus+0x6e>

    default:
      USBD_CtlError(pdev, req);
 800b7d4:	683a      	ldr	r2, [r7, #0]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	0011      	movs	r1, r2
 800b7da:	0018      	movs	r0, r3
 800b7dc:	f000 f898 	bl	800b910 <USBD_CtlError>
      break;
 800b7e0:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b7e2:	46c0      	nop			@ (mov r8, r8)
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	b002      	add	sp, #8
 800b7e8:	bd80      	pop	{r7, pc}

0800b7ea <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7ea:	b580      	push	{r7, lr}
 800b7ec:	b082      	sub	sp, #8
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	6078      	str	r0, [r7, #4]
 800b7f2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	885b      	ldrh	r3, [r3, #2]
 800b7f8:	2b01      	cmp	r3, #1
 800b7fa:	d109      	bne.n	800b810 <USBD_SetFeature+0x26>
  {
    pdev->dev_remote_wakeup = 1U;
 800b7fc:	687a      	ldr	r2, [r7, #4]
 800b7fe:	23a9      	movs	r3, #169	@ 0xa9
 800b800:	009b      	lsls	r3, r3, #2
 800b802:	2101      	movs	r1, #1
 800b804:	50d1      	str	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	0018      	movs	r0, r3
 800b80a:	f000 f967 	bl	800badc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b80e:	e017      	b.n	800b840 <USBD_SetFeature+0x56>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	885b      	ldrh	r3, [r3, #2]
 800b814:	2b02      	cmp	r3, #2
 800b816:	d10d      	bne.n	800b834 <USBD_SetFeature+0x4a>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	889b      	ldrh	r3, [r3, #4]
 800b81c:	0a1b      	lsrs	r3, r3, #8
 800b81e:	b29b      	uxth	r3, r3
 800b820:	b2d9      	uxtb	r1, r3
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	23a8      	movs	r3, #168	@ 0xa8
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	54d1      	strb	r1, [r2, r3]
    (void)USBD_CtlSendStatus(pdev);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	0018      	movs	r0, r3
 800b82e:	f000 f955 	bl	800badc <USBD_CtlSendStatus>
}
 800b832:	e005      	b.n	800b840 <USBD_SetFeature+0x56>
    USBD_CtlError(pdev, req);
 800b834:	683a      	ldr	r2, [r7, #0]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	0011      	movs	r1, r2
 800b83a:	0018      	movs	r0, r3
 800b83c:	f000 f868 	bl	800b910 <USBD_CtlError>
}
 800b840:	46c0      	nop			@ (mov r8, r8)
 800b842:	46bd      	mov	sp, r7
 800b844:	b002      	add	sp, #8
 800b846:	bd80      	pop	{r7, pc}

0800b848 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b082      	sub	sp, #8
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b852:	687a      	ldr	r2, [r7, #4]
 800b854:	23a7      	movs	r3, #167	@ 0xa7
 800b856:	009b      	lsls	r3, r3, #2
 800b858:	5cd3      	ldrb	r3, [r2, r3]
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	3b01      	subs	r3, #1
 800b85e:	2b02      	cmp	r3, #2
 800b860:	d80d      	bhi.n	800b87e <USBD_ClrFeature+0x36>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	885b      	ldrh	r3, [r3, #2]
 800b866:	2b01      	cmp	r3, #1
 800b868:	d110      	bne.n	800b88c <USBD_ClrFeature+0x44>
      {
        pdev->dev_remote_wakeup = 0U;
 800b86a:	687a      	ldr	r2, [r7, #4]
 800b86c:	23a9      	movs	r3, #169	@ 0xa9
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	2100      	movs	r1, #0
 800b872:	50d1      	str	r1, [r2, r3]
        (void)USBD_CtlSendStatus(pdev);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	0018      	movs	r0, r3
 800b878:	f000 f930 	bl	800badc <USBD_CtlSendStatus>
      }
      break;
 800b87c:	e006      	b.n	800b88c <USBD_ClrFeature+0x44>

    default:
      USBD_CtlError(pdev, req);
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	0011      	movs	r1, r2
 800b884:	0018      	movs	r0, r3
 800b886:	f000 f843 	bl	800b910 <USBD_CtlError>
      break;
 800b88a:	e000      	b.n	800b88e <USBD_ClrFeature+0x46>
      break;
 800b88c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b88e:	46c0      	nop			@ (mov r8, r8)
 800b890:	46bd      	mov	sp, r7
 800b892:	b002      	add	sp, #8
 800b894:	bd80      	pop	{r7, pc}

0800b896 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b896:	b580      	push	{r7, lr}
 800b898:	b084      	sub	sp, #16
 800b89a:	af00      	add	r7, sp, #0
 800b89c:	6078      	str	r0, [r7, #4]
 800b89e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b8a0:	683b      	ldr	r3, [r7, #0]
 800b8a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	781a      	ldrb	r2, [r3, #0]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	781a      	ldrb	r2, [r3, #0]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	3301      	adds	r3, #1
 800b8be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	0018      	movs	r0, r3
 800b8c4:	f7ff f8e6 	bl	800aa94 <SWAPBYTE>
 800b8c8:	0003      	movs	r3, r0
 800b8ca:	001a      	movs	r2, r3
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	0018      	movs	r0, r3
 800b8e0:	f7ff f8d8 	bl	800aa94 <SWAPBYTE>
 800b8e4:	0003      	movs	r3, r0
 800b8e6:	001a      	movs	r2, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	3301      	adds	r3, #1
 800b8f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	0018      	movs	r0, r3
 800b8fc:	f7ff f8ca 	bl	800aa94 <SWAPBYTE>
 800b900:	0003      	movs	r3, r0
 800b902:	001a      	movs	r2, r3
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	80da      	strh	r2, [r3, #6]
}
 800b908:	46c0      	nop			@ (mov r8, r8)
 800b90a:	46bd      	mov	sp, r7
 800b90c:	b004      	add	sp, #16
 800b90e:	bd80      	pop	{r7, pc}

0800b910 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2180      	movs	r1, #128	@ 0x80
 800b91e:	0018      	movs	r0, r3
 800b920:	f000 fd13 	bl	800c34a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2100      	movs	r1, #0
 800b928:	0018      	movs	r0, r3
 800b92a:	f000 fd0e 	bl	800c34a <USBD_LL_StallEP>
}
 800b92e:	46c0      	nop			@ (mov r8, r8)
 800b930:	46bd      	mov	sp, r7
 800b932:	b002      	add	sp, #8
 800b934:	bd80      	pop	{r7, pc}

0800b936 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b936:	b590      	push	{r4, r7, lr}
 800b938:	b087      	sub	sp, #28
 800b93a:	af00      	add	r7, sp, #0
 800b93c:	60f8      	str	r0, [r7, #12]
 800b93e:	60b9      	str	r1, [r7, #8]
 800b940:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b942:	2417      	movs	r4, #23
 800b944:	193b      	adds	r3, r7, r4
 800b946:	2200      	movs	r2, #0
 800b948:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d044      	beq.n	800b9da <USBD_GetString+0xa4>
  {
    return;
  }

  pdesc = desc;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	0018      	movs	r0, r3
 800b958:	f000 f843 	bl	800b9e2 <USBD_GetLen>
 800b95c:	0003      	movs	r3, r0
 800b95e:	3301      	adds	r3, #1
 800b960:	b29b      	uxth	r3, r3
 800b962:	18db      	adds	r3, r3, r3
 800b964:	b29a      	uxth	r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b96a:	193b      	adds	r3, r7, r4
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	68ba      	ldr	r2, [r7, #8]
 800b970:	18d3      	adds	r3, r2, r3
 800b972:	687a      	ldr	r2, [r7, #4]
 800b974:	7812      	ldrb	r2, [r2, #0]
 800b976:	701a      	strb	r2, [r3, #0]
  idx++;
 800b978:	193b      	adds	r3, r7, r4
 800b97a:	781a      	ldrb	r2, [r3, #0]
 800b97c:	193b      	adds	r3, r7, r4
 800b97e:	3201      	adds	r2, #1
 800b980:	701a      	strb	r2, [r3, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b982:	193b      	adds	r3, r7, r4
 800b984:	781b      	ldrb	r3, [r3, #0]
 800b986:	68ba      	ldr	r2, [r7, #8]
 800b988:	18d3      	adds	r3, r2, r3
 800b98a:	2203      	movs	r2, #3
 800b98c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b98e:	193b      	adds	r3, r7, r4
 800b990:	781a      	ldrb	r2, [r3, #0]
 800b992:	193b      	adds	r3, r7, r4
 800b994:	3201      	adds	r2, #1
 800b996:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 800b998:	e01a      	b.n	800b9d0 <USBD_GetString+0x9a>
  {
    unicode[idx] = *pdesc;
 800b99a:	2117      	movs	r1, #23
 800b99c:	187b      	adds	r3, r7, r1
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	68ba      	ldr	r2, [r7, #8]
 800b9a2:	18d3      	adds	r3, r2, r3
 800b9a4:	693a      	ldr	r2, [r7, #16]
 800b9a6:	7812      	ldrb	r2, [r2, #0]
 800b9a8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	613b      	str	r3, [r7, #16]
    idx++;
 800b9b0:	187b      	adds	r3, r7, r1
 800b9b2:	781a      	ldrb	r2, [r3, #0]
 800b9b4:	187b      	adds	r3, r7, r1
 800b9b6:	3201      	adds	r2, #1
 800b9b8:	701a      	strb	r2, [r3, #0]

    unicode[idx] = 0U;
 800b9ba:	187b      	adds	r3, r7, r1
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	68ba      	ldr	r2, [r7, #8]
 800b9c0:	18d3      	adds	r3, r2, r3
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	701a      	strb	r2, [r3, #0]
    idx++;
 800b9c6:	187b      	adds	r3, r7, r1
 800b9c8:	781a      	ldrb	r2, [r3, #0]
 800b9ca:	187b      	adds	r3, r7, r1
 800b9cc:	3201      	adds	r2, #1
 800b9ce:	701a      	strb	r2, [r3, #0]
  while (*pdesc != (uint8_t)'\0')
 800b9d0:	693b      	ldr	r3, [r7, #16]
 800b9d2:	781b      	ldrb	r3, [r3, #0]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d1e0      	bne.n	800b99a <USBD_GetString+0x64>
 800b9d8:	e000      	b.n	800b9dc <USBD_GetString+0xa6>
    return;
 800b9da:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	b007      	add	sp, #28
 800b9e0:	bd90      	pop	{r4, r7, pc}

0800b9e2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b9e2:	b580      	push	{r7, lr}
 800b9e4:	b084      	sub	sp, #16
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b9ea:	230f      	movs	r3, #15
 800b9ec:	18fb      	adds	r3, r7, r3
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b9f6:	e008      	b.n	800ba0a <USBD_GetLen+0x28>
  {
    len++;
 800b9f8:	210f      	movs	r1, #15
 800b9fa:	187b      	adds	r3, r7, r1
 800b9fc:	781a      	ldrb	r2, [r3, #0]
 800b9fe:	187b      	adds	r3, r7, r1
 800ba00:	3201      	adds	r2, #1
 800ba02:	701a      	strb	r2, [r3, #0]
    pbuff++;
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	3301      	adds	r3, #1
 800ba08:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1f2      	bne.n	800b9f8 <USBD_GetLen+0x16>
  }

  return len;
 800ba12:	230f      	movs	r3, #15
 800ba14:	18fb      	adds	r3, r7, r3
 800ba16:	781b      	ldrb	r3, [r3, #0]
}
 800ba18:	0018      	movs	r0, r3
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	b004      	add	sp, #16
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	60f8      	str	r0, [r7, #12]
 800ba28:	60b9      	str	r1, [r7, #8]
 800ba2a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ba2c:	68fa      	ldr	r2, [r7, #12]
 800ba2e:	23a5      	movs	r3, #165	@ 0xa5
 800ba30:	009b      	lsls	r3, r3, #2
 800ba32:	2102      	movs	r1, #2
 800ba34:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	687a      	ldr	r2, [r7, #4]
 800ba40:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	68ba      	ldr	r2, [r7, #8]
 800ba46:	68f8      	ldr	r0, [r7, #12]
 800ba48:	2100      	movs	r1, #0
 800ba4a:	f000 fd2f 	bl	800c4ac <USBD_LL_Transmit>

  return USBD_OK;
 800ba4e:	2300      	movs	r3, #0
}
 800ba50:	0018      	movs	r0, r3
 800ba52:	46bd      	mov	sp, r7
 800ba54:	b004      	add	sp, #16
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	60b9      	str	r1, [r7, #8]
 800ba62:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	68ba      	ldr	r2, [r7, #8]
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	f000 fd1e 	bl	800c4ac <USBD_LL_Transmit>

  return USBD_OK;
 800ba70:	2300      	movs	r3, #0
}
 800ba72:	0018      	movs	r0, r3
 800ba74:	46bd      	mov	sp, r7
 800ba76:	b004      	add	sp, #16
 800ba78:	bd80      	pop	{r7, pc}

0800ba7a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ba7a:	b580      	push	{r7, lr}
 800ba7c:	b084      	sub	sp, #16
 800ba7e:	af00      	add	r7, sp, #0
 800ba80:	60f8      	str	r0, [r7, #12]
 800ba82:	60b9      	str	r1, [r7, #8]
 800ba84:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ba86:	68fa      	ldr	r2, [r7, #12]
 800ba88:	23a5      	movs	r3, #165	@ 0xa5
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	2103      	movs	r1, #3
 800ba8e:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800ba90:	68fa      	ldr	r2, [r7, #12]
 800ba92:	23ac      	movs	r3, #172	@ 0xac
 800ba94:	005b      	lsls	r3, r3, #1
 800ba96:	6879      	ldr	r1, [r7, #4]
 800ba98:	50d1      	str	r1, [r2, r3]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ba9a:	68fa      	ldr	r2, [r7, #12]
 800ba9c:	23ae      	movs	r3, #174	@ 0xae
 800ba9e:	005b      	lsls	r3, r3, #1
 800baa0:	6879      	ldr	r1, [r7, #4]
 800baa2:	50d1      	str	r1, [r2, r3]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	68ba      	ldr	r2, [r7, #8]
 800baa8:	68f8      	ldr	r0, [r7, #12]
 800baaa:	2100      	movs	r1, #0
 800baac:	f000 fd2e 	bl	800c50c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	0018      	movs	r0, r3
 800bab4:	46bd      	mov	sp, r7
 800bab6:	b004      	add	sp, #16
 800bab8:	bd80      	pop	{r7, pc}

0800baba <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800baba:	b580      	push	{r7, lr}
 800babc:	b084      	sub	sp, #16
 800babe:	af00      	add	r7, sp, #0
 800bac0:	60f8      	str	r0, [r7, #12]
 800bac2:	60b9      	str	r1, [r7, #8]
 800bac4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	68ba      	ldr	r2, [r7, #8]
 800baca:	68f8      	ldr	r0, [r7, #12]
 800bacc:	2100      	movs	r1, #0
 800bace:	f000 fd1d 	bl	800c50c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bad2:	2300      	movs	r3, #0
}
 800bad4:	0018      	movs	r0, r3
 800bad6:	46bd      	mov	sp, r7
 800bad8:	b004      	add	sp, #16
 800bada:	bd80      	pop	{r7, pc}

0800badc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b082      	sub	sp, #8
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	23a5      	movs	r3, #165	@ 0xa5
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	2104      	movs	r1, #4
 800baec:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	2300      	movs	r3, #0
 800baf2:	2200      	movs	r2, #0
 800baf4:	2100      	movs	r1, #0
 800baf6:	f000 fcd9 	bl	800c4ac <USBD_LL_Transmit>

  return USBD_OK;
 800bafa:	2300      	movs	r3, #0
}
 800bafc:	0018      	movs	r0, r3
 800bafe:	46bd      	mov	sp, r7
 800bb00:	b002      	add	sp, #8
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b082      	sub	sp, #8
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bb0c:	687a      	ldr	r2, [r7, #4]
 800bb0e:	23a5      	movs	r3, #165	@ 0xa5
 800bb10:	009b      	lsls	r3, r3, #2
 800bb12:	2105      	movs	r1, #5
 800bb14:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	2300      	movs	r3, #0
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	2100      	movs	r1, #0
 800bb1e:	f000 fcf5 	bl	800c50c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bb22:	2300      	movs	r3, #0
}
 800bb24:	0018      	movs	r0, r3
 800bb26:	46bd      	mov	sp, r7
 800bb28:	b002      	add	sp, #8
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800bb30:	4914      	ldr	r1, [pc, #80]	@ (800bb84 <MX_USB_Device_Init+0x58>)
 800bb32:	4b15      	ldr	r3, [pc, #84]	@ (800bb88 <MX_USB_Device_Init+0x5c>)
 800bb34:	2200      	movs	r2, #0
 800bb36:	0018      	movs	r0, r3
 800bb38:	f7fe fb4e 	bl	800a1d8 <USBD_Init>
 800bb3c:	1e03      	subs	r3, r0, #0
 800bb3e:	d001      	beq.n	800bb44 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800bb40:	f7f5 f93e 	bl	8000dc0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800bb44:	4a11      	ldr	r2, [pc, #68]	@ (800bb8c <MX_USB_Device_Init+0x60>)
 800bb46:	4b10      	ldr	r3, [pc, #64]	@ (800bb88 <MX_USB_Device_Init+0x5c>)
 800bb48:	0011      	movs	r1, r2
 800bb4a:	0018      	movs	r0, r3
 800bb4c:	f7fe fb8e 	bl	800a26c <USBD_RegisterClass>
 800bb50:	1e03      	subs	r3, r0, #0
 800bb52:	d001      	beq.n	800bb58 <MX_USB_Device_Init+0x2c>
    Error_Handler();
 800bb54:	f7f5 f934 	bl	8000dc0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800bb58:	4a0d      	ldr	r2, [pc, #52]	@ (800bb90 <MX_USB_Device_Init+0x64>)
 800bb5a:	4b0b      	ldr	r3, [pc, #44]	@ (800bb88 <MX_USB_Device_Init+0x5c>)
 800bb5c:	0011      	movs	r1, r2
 800bb5e:	0018      	movs	r0, r3
 800bb60:	f7fe fa58 	bl	800a014 <USBD_CDC_RegisterInterface>
 800bb64:	1e03      	subs	r3, r0, #0
 800bb66:	d001      	beq.n	800bb6c <MX_USB_Device_Init+0x40>
    Error_Handler();
 800bb68:	f7f5 f92a 	bl	8000dc0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800bb6c:	4b06      	ldr	r3, [pc, #24]	@ (800bb88 <MX_USB_Device_Init+0x5c>)
 800bb6e:	0018      	movs	r0, r3
 800bb70:	f7fe fbca 	bl	800a308 <USBD_Start>
 800bb74:	1e03      	subs	r3, r0, #0
 800bb76:	d001      	beq.n	800bb7c <MX_USB_Device_Init+0x50>
    Error_Handler();
 800bb78:	f7f5 f922 	bl	8000dc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800bb7c:	46c0      	nop			@ (mov r8, r8)
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}
 800bb82:	46c0      	nop			@ (mov r8, r8)
 800bb84:	200000b4 	.word	0x200000b4
 800bb88:	200004d8 	.word	0x200004d8
 800bb8c:	20000020 	.word	0x20000020
 800bb90:	200000a0 	.word	0x200000a0

0800bb94 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bb98:	4907      	ldr	r1, [pc, #28]	@ (800bbb8 <CDC_Init_FS+0x24>)
 800bb9a:	4b08      	ldr	r3, [pc, #32]	@ (800bbbc <CDC_Init_FS+0x28>)
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	0018      	movs	r0, r3
 800bba0:	f7fe fa52 	bl	800a048 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bba4:	4a06      	ldr	r2, [pc, #24]	@ (800bbc0 <CDC_Init_FS+0x2c>)
 800bba6:	4b05      	ldr	r3, [pc, #20]	@ (800bbbc <CDC_Init_FS+0x28>)
 800bba8:	0011      	movs	r1, r2
 800bbaa:	0018      	movs	r0, r3
 800bbac:	f7fe fa6f 	bl	800a08e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bbb0:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bbb2:	0018      	movs	r0, r3
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}
 800bbb8:	20000fb4 	.word	0x20000fb4
 800bbbc:	200004d8 	.word	0x200004d8
 800bbc0:	200007b4 	.word	0x200007b4

0800bbc4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bbc8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bbca:	0018      	movs	r0, r3
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}

0800bbd0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6039      	str	r1, [r7, #0]
 800bbd8:	0011      	movs	r1, r2
 800bbda:	1dfb      	adds	r3, r7, #7
 800bbdc:	1c02      	adds	r2, r0, #0
 800bbde:	701a      	strb	r2, [r3, #0]
 800bbe0:	1d3b      	adds	r3, r7, #4
 800bbe2:	1c0a      	adds	r2, r1, #0
 800bbe4:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bbe6:	1dfb      	adds	r3, r7, #7
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	2b23      	cmp	r3, #35	@ 0x23
 800bbec:	d804      	bhi.n	800bbf8 <CDC_Control_FS+0x28>
 800bbee:	009a      	lsls	r2, r3, #2
 800bbf0:	4b04      	ldr	r3, [pc, #16]	@ (800bc04 <CDC_Control_FS+0x34>)
 800bbf2:	18d3      	adds	r3, r2, r3
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bbf8:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 800bbfa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bbfc:	0018      	movs	r0, r3
 800bbfe:	46bd      	mov	sp, r7
 800bc00:	b002      	add	sp, #8
 800bc02:	bd80      	pop	{r7, pc}
 800bc04:	0800d7f8 	.word	0x0800d7f8

0800bc08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b082      	sub	sp, #8
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
 800bc10:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bc12:	687a      	ldr	r2, [r7, #4]
 800bc14:	4b06      	ldr	r3, [pc, #24]	@ (800bc30 <CDC_Receive_FS+0x28>)
 800bc16:	0011      	movs	r1, r2
 800bc18:	0018      	movs	r0, r3
 800bc1a:	f7fe fa38 	bl	800a08e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bc1e:	4b04      	ldr	r3, [pc, #16]	@ (800bc30 <CDC_Receive_FS+0x28>)
 800bc20:	0018      	movs	r0, r3
 800bc22:	f7fe fa9f 	bl	800a164 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bc26:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bc28:	0018      	movs	r0, r3
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	b002      	add	sp, #8
 800bc2e:	bd80      	pop	{r7, pc}
 800bc30:	200004d8 	.word	0x200004d8

0800bc34 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bc34:	b5b0      	push	{r4, r5, r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
 800bc3c:	000a      	movs	r2, r1
 800bc3e:	1cbb      	adds	r3, r7, #2
 800bc40:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800bc42:	230f      	movs	r3, #15
 800bc44:	18fb      	adds	r3, r7, r3
 800bc46:	2200      	movs	r2, #0
 800bc48:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bc4a:	4a11      	ldr	r2, [pc, #68]	@ (800bc90 <CDC_Transmit_FS+0x5c>)
 800bc4c:	23af      	movs	r3, #175	@ 0xaf
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	58d3      	ldr	r3, [r2, r3]
 800bc52:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bc54:	68ba      	ldr	r2, [r7, #8]
 800bc56:	2385      	movs	r3, #133	@ 0x85
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	58d3      	ldr	r3, [r2, r3]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d001      	beq.n	800bc64 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800bc60:	2301      	movs	r3, #1
 800bc62:	e010      	b.n	800bc86 <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bc64:	1cbb      	adds	r3, r7, #2
 800bc66:	881a      	ldrh	r2, [r3, #0]
 800bc68:	6879      	ldr	r1, [r7, #4]
 800bc6a:	4b09      	ldr	r3, [pc, #36]	@ (800bc90 <CDC_Transmit_FS+0x5c>)
 800bc6c:	0018      	movs	r0, r3
 800bc6e:	f7fe f9eb 	bl	800a048 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bc72:	250f      	movs	r5, #15
 800bc74:	197c      	adds	r4, r7, r5
 800bc76:	4b06      	ldr	r3, [pc, #24]	@ (800bc90 <CDC_Transmit_FS+0x5c>)
 800bc78:	0018      	movs	r0, r3
 800bc7a:	f7fe fa25 	bl	800a0c8 <USBD_CDC_TransmitPacket>
 800bc7e:	0003      	movs	r3, r0
 800bc80:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800bc82:	197b      	adds	r3, r7, r5
 800bc84:	781b      	ldrb	r3, [r3, #0]
}
 800bc86:	0018      	movs	r0, r3
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	b004      	add	sp, #16
 800bc8c:	bdb0      	pop	{r4, r5, r7, pc}
 800bc8e:	46c0      	nop			@ (mov r8, r8)
 800bc90:	200004d8 	.word	0x200004d8

0800bc94 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b086      	sub	sp, #24
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	60f8      	str	r0, [r7, #12]
 800bc9c:	60b9      	str	r1, [r7, #8]
 800bc9e:	1dfb      	adds	r3, r7, #7
 800bca0:	701a      	strb	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800bca2:	2117      	movs	r1, #23
 800bca4:	187b      	adds	r3, r7, r1
 800bca6:	2200      	movs	r2, #0
 800bca8:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bcaa:	187b      	adds	r3, r7, r1
 800bcac:	781b      	ldrb	r3, [r3, #0]
 800bcae:	b25b      	sxtb	r3, r3
}
 800bcb0:	0018      	movs	r0, r3
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	b006      	add	sp, #24
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	0002      	movs	r2, r0
 800bcc0:	6039      	str	r1, [r7, #0]
 800bcc2:	1dfb      	adds	r3, r7, #7
 800bcc4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	2212      	movs	r2, #18
 800bcca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800bccc:	4b02      	ldr	r3, [pc, #8]	@ (800bcd8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800bcce:	0018      	movs	r0, r3
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	b002      	add	sp, #8
 800bcd4:	bd80      	pop	{r7, pc}
 800bcd6:	46c0      	nop			@ (mov r8, r8)
 800bcd8:	200000d4 	.word	0x200000d4

0800bcdc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b082      	sub	sp, #8
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	0002      	movs	r2, r0
 800bce4:	6039      	str	r1, [r7, #0]
 800bce6:	1dfb      	adds	r3, r7, #7
 800bce8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	2204      	movs	r2, #4
 800bcee:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bcf0:	4b02      	ldr	r3, [pc, #8]	@ (800bcfc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800bcf2:	0018      	movs	r0, r3
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	b002      	add	sp, #8
 800bcf8:	bd80      	pop	{r7, pc}
 800bcfa:	46c0      	nop			@ (mov r8, r8)
 800bcfc:	200000e8 	.word	0x200000e8

0800bd00 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b082      	sub	sp, #8
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	0002      	movs	r2, r0
 800bd08:	6039      	str	r1, [r7, #0]
 800bd0a:	1dfb      	adds	r3, r7, #7
 800bd0c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800bd0e:	1dfb      	adds	r3, r7, #7
 800bd10:	781b      	ldrb	r3, [r3, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d106      	bne.n	800bd24 <USBD_CDC_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800bd16:	683a      	ldr	r2, [r7, #0]
 800bd18:	4908      	ldr	r1, [pc, #32]	@ (800bd3c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800bd1a:	4b09      	ldr	r3, [pc, #36]	@ (800bd40 <USBD_CDC_ProductStrDescriptor+0x40>)
 800bd1c:	0018      	movs	r0, r3
 800bd1e:	f7ff fe0a 	bl	800b936 <USBD_GetString>
 800bd22:	e005      	b.n	800bd30 <USBD_CDC_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800bd24:	683a      	ldr	r2, [r7, #0]
 800bd26:	4905      	ldr	r1, [pc, #20]	@ (800bd3c <USBD_CDC_ProductStrDescriptor+0x3c>)
 800bd28:	4b05      	ldr	r3, [pc, #20]	@ (800bd40 <USBD_CDC_ProductStrDescriptor+0x40>)
 800bd2a:	0018      	movs	r0, r3
 800bd2c:	f7ff fe03 	bl	800b936 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd30:	4b02      	ldr	r3, [pc, #8]	@ (800bd3c <USBD_CDC_ProductStrDescriptor+0x3c>)
}
 800bd32:	0018      	movs	r0, r3
 800bd34:	46bd      	mov	sp, r7
 800bd36:	b002      	add	sp, #8
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	46c0      	nop			@ (mov r8, r8)
 800bd3c:	200017b4 	.word	0x200017b4
 800bd40:	0800d654 	.word	0x0800d654

0800bd44 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b082      	sub	sp, #8
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	0002      	movs	r2, r0
 800bd4c:	6039      	str	r1, [r7, #0]
 800bd4e:	1dfb      	adds	r3, r7, #7
 800bd50:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bd52:	683a      	ldr	r2, [r7, #0]
 800bd54:	4904      	ldr	r1, [pc, #16]	@ (800bd68 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800bd56:	4b05      	ldr	r3, [pc, #20]	@ (800bd6c <USBD_CDC_ManufacturerStrDescriptor+0x28>)
 800bd58:	0018      	movs	r0, r3
 800bd5a:	f7ff fdec 	bl	800b936 <USBD_GetString>
  return USBD_StrDesc;
 800bd5e:	4b02      	ldr	r3, [pc, #8]	@ (800bd68 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
}
 800bd60:	0018      	movs	r0, r3
 800bd62:	46bd      	mov	sp, r7
 800bd64:	b002      	add	sp, #8
 800bd66:	bd80      	pop	{r7, pc}
 800bd68:	200017b4 	.word	0x200017b4
 800bd6c:	0800d66c 	.word	0x0800d66c

0800bd70 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b082      	sub	sp, #8
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	0002      	movs	r2, r0
 800bd78:	6039      	str	r1, [r7, #0]
 800bd7a:	1dfb      	adds	r3, r7, #7
 800bd7c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	221a      	movs	r2, #26
 800bd82:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bd84:	f000 f84c 	bl	800be20 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800bd88:	4b02      	ldr	r3, [pc, #8]	@ (800bd94 <USBD_CDC_SerialStrDescriptor+0x24>)
}
 800bd8a:	0018      	movs	r0, r3
 800bd8c:	46bd      	mov	sp, r7
 800bd8e:	b002      	add	sp, #8
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	46c0      	nop			@ (mov r8, r8)
 800bd94:	200000ec 	.word	0x200000ec

0800bd98 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b082      	sub	sp, #8
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	0002      	movs	r2, r0
 800bda0:	6039      	str	r1, [r7, #0]
 800bda2:	1dfb      	adds	r3, r7, #7
 800bda4:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800bda6:	1dfb      	adds	r3, r7, #7
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d106      	bne.n	800bdbc <USBD_CDC_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bdae:	683a      	ldr	r2, [r7, #0]
 800bdb0:	4908      	ldr	r1, [pc, #32]	@ (800bdd4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800bdb2:	4b09      	ldr	r3, [pc, #36]	@ (800bdd8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800bdb4:	0018      	movs	r0, r3
 800bdb6:	f7ff fdbe 	bl	800b936 <USBD_GetString>
 800bdba:	e005      	b.n	800bdc8 <USBD_CDC_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800bdbc:	683a      	ldr	r2, [r7, #0]
 800bdbe:	4905      	ldr	r1, [pc, #20]	@ (800bdd4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
 800bdc0:	4b05      	ldr	r3, [pc, #20]	@ (800bdd8 <USBD_CDC_ConfigStrDescriptor+0x40>)
 800bdc2:	0018      	movs	r0, r3
 800bdc4:	f7ff fdb7 	bl	800b936 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bdc8:	4b02      	ldr	r3, [pc, #8]	@ (800bdd4 <USBD_CDC_ConfigStrDescriptor+0x3c>)
}
 800bdca:	0018      	movs	r0, r3
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	b002      	add	sp, #8
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	46c0      	nop			@ (mov r8, r8)
 800bdd4:	200017b4 	.word	0x200017b4
 800bdd8:	0800d680 	.word	0x0800d680

0800bddc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b082      	sub	sp, #8
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	0002      	movs	r2, r0
 800bde4:	6039      	str	r1, [r7, #0]
 800bde6:	1dfb      	adds	r3, r7, #7
 800bde8:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800bdea:	1dfb      	adds	r3, r7, #7
 800bdec:	781b      	ldrb	r3, [r3, #0]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d106      	bne.n	800be00 <USBD_CDC_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800bdf2:	683a      	ldr	r2, [r7, #0]
 800bdf4:	4908      	ldr	r1, [pc, #32]	@ (800be18 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800bdf6:	4b09      	ldr	r3, [pc, #36]	@ (800be1c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800bdf8:	0018      	movs	r0, r3
 800bdfa:	f7ff fd9c 	bl	800b936 <USBD_GetString>
 800bdfe:	e005      	b.n	800be0c <USBD_CDC_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800be00:	683a      	ldr	r2, [r7, #0]
 800be02:	4905      	ldr	r1, [pc, #20]	@ (800be18 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
 800be04:	4b05      	ldr	r3, [pc, #20]	@ (800be1c <USBD_CDC_InterfaceStrDescriptor+0x40>)
 800be06:	0018      	movs	r0, r3
 800be08:	f7ff fd95 	bl	800b936 <USBD_GetString>
  }
  return USBD_StrDesc;
 800be0c:	4b02      	ldr	r3, [pc, #8]	@ (800be18 <USBD_CDC_InterfaceStrDescriptor+0x3c>)
}
 800be0e:	0018      	movs	r0, r3
 800be10:	46bd      	mov	sp, r7
 800be12:	b002      	add	sp, #8
 800be14:	bd80      	pop	{r7, pc}
 800be16:	46c0      	nop			@ (mov r8, r8)
 800be18:	200017b4 	.word	0x200017b4
 800be1c:	0800d68c 	.word	0x0800d68c

0800be20 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b084      	sub	sp, #16
 800be24:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800be26:	4b10      	ldr	r3, [pc, #64]	@ (800be68 <Get_SerialNum+0x48>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800be2c:	4b0f      	ldr	r3, [pc, #60]	@ (800be6c <Get_SerialNum+0x4c>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800be32:	4b0f      	ldr	r3, [pc, #60]	@ (800be70 <Get_SerialNum+0x50>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800be38:	68fa      	ldr	r2, [r7, #12]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	18d3      	adds	r3, r2, r3
 800be3e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d00b      	beq.n	800be5e <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800be46:	490b      	ldr	r1, [pc, #44]	@ (800be74 <Get_SerialNum+0x54>)
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	2208      	movs	r2, #8
 800be4c:	0018      	movs	r0, r3
 800be4e:	f000 f815 	bl	800be7c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800be52:	4909      	ldr	r1, [pc, #36]	@ (800be78 <Get_SerialNum+0x58>)
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	2204      	movs	r2, #4
 800be58:	0018      	movs	r0, r3
 800be5a:	f000 f80f 	bl	800be7c <IntToUnicode>
  }
}
 800be5e:	46c0      	nop			@ (mov r8, r8)
 800be60:	46bd      	mov	sp, r7
 800be62:	b004      	add	sp, #16
 800be64:	bd80      	pop	{r7, pc}
 800be66:	46c0      	nop			@ (mov r8, r8)
 800be68:	1fff7590 	.word	0x1fff7590
 800be6c:	1fff7594 	.word	0x1fff7594
 800be70:	1fff7598 	.word	0x1fff7598
 800be74:	200000ee 	.word	0x200000ee
 800be78:	200000fe 	.word	0x200000fe

0800be7c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b086      	sub	sp, #24
 800be80:	af00      	add	r7, sp, #0
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	60b9      	str	r1, [r7, #8]
 800be86:	1dfb      	adds	r3, r7, #7
 800be88:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800be8a:	2117      	movs	r1, #23
 800be8c:	187b      	adds	r3, r7, r1
 800be8e:	2200      	movs	r2, #0
 800be90:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800be92:	187b      	adds	r3, r7, r1
 800be94:	2200      	movs	r2, #0
 800be96:	701a      	strb	r2, [r3, #0]
 800be98:	e02f      	b.n	800befa <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	0f1b      	lsrs	r3, r3, #28
 800be9e:	2b09      	cmp	r3, #9
 800bea0:	d80d      	bhi.n	800bebe <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	0f1b      	lsrs	r3, r3, #28
 800bea6:	b2da      	uxtb	r2, r3
 800bea8:	2317      	movs	r3, #23
 800beaa:	18fb      	adds	r3, r7, r3
 800beac:	781b      	ldrb	r3, [r3, #0]
 800beae:	005b      	lsls	r3, r3, #1
 800beb0:	0019      	movs	r1, r3
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	185b      	adds	r3, r3, r1
 800beb6:	3230      	adds	r2, #48	@ 0x30
 800beb8:	b2d2      	uxtb	r2, r2
 800beba:	701a      	strb	r2, [r3, #0]
 800bebc:	e00c      	b.n	800bed8 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	0f1b      	lsrs	r3, r3, #28
 800bec2:	b2da      	uxtb	r2, r3
 800bec4:	2317      	movs	r3, #23
 800bec6:	18fb      	adds	r3, r7, r3
 800bec8:	781b      	ldrb	r3, [r3, #0]
 800beca:	005b      	lsls	r3, r3, #1
 800becc:	0019      	movs	r1, r3
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	185b      	adds	r3, r3, r1
 800bed2:	3237      	adds	r2, #55	@ 0x37
 800bed4:	b2d2      	uxtb	r2, r2
 800bed6:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	011b      	lsls	r3, r3, #4
 800bedc:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bede:	2117      	movs	r1, #23
 800bee0:	187b      	adds	r3, r7, r1
 800bee2:	781b      	ldrb	r3, [r3, #0]
 800bee4:	005b      	lsls	r3, r3, #1
 800bee6:	3301      	adds	r3, #1
 800bee8:	68ba      	ldr	r2, [r7, #8]
 800beea:	18d3      	adds	r3, r2, r3
 800beec:	2200      	movs	r2, #0
 800beee:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bef0:	187b      	adds	r3, r7, r1
 800bef2:	781a      	ldrb	r2, [r3, #0]
 800bef4:	187b      	adds	r3, r7, r1
 800bef6:	3201      	adds	r2, #1
 800bef8:	701a      	strb	r2, [r3, #0]
 800befa:	2317      	movs	r3, #23
 800befc:	18fa      	adds	r2, r7, r3
 800befe:	1dfb      	adds	r3, r7, #7
 800bf00:	7812      	ldrb	r2, [r2, #0]
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	429a      	cmp	r2, r3
 800bf06:	d3c8      	bcc.n	800be9a <IntToUnicode+0x1e>
  }
}
 800bf08:	46c0      	nop			@ (mov r8, r8)
 800bf0a:	46c0      	nop			@ (mov r8, r8)
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	b006      	add	sp, #24
 800bf10:	bd80      	pop	{r7, pc}
	...

0800bf14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bf14:	b590      	push	{r4, r7, lr}
 800bf16:	b099      	sub	sp, #100	@ 0x64
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800bf1c:	2414      	movs	r4, #20
 800bf1e:	193b      	adds	r3, r7, r4
 800bf20:	0018      	movs	r0, r3
 800bf22:	234c      	movs	r3, #76	@ 0x4c
 800bf24:	001a      	movs	r2, r3
 800bf26:	2100      	movs	r1, #0
 800bf28:	f000 fcec 	bl	800c904 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	4a25      	ldr	r2, [pc, #148]	@ (800bfc8 <HAL_PCD_MspInit+0xb4>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d143      	bne.n	800bfbe <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800bf36:	193b      	adds	r3, r7, r4
 800bf38:	2280      	movs	r2, #128	@ 0x80
 800bf3a:	0452      	lsls	r2, r2, #17
 800bf3c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800bf3e:	193b      	adds	r3, r7, r4
 800bf40:	2200      	movs	r2, #0
 800bf42:	645a      	str	r2, [r3, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800bf44:	193b      	adds	r3, r7, r4
 800bf46:	0018      	movs	r0, r3
 800bf48:	f7f8 ff02 	bl	8004d50 <HAL_RCCEx_PeriphCLKConfig>
 800bf4c:	1e03      	subs	r3, r0, #0
 800bf4e:	d001      	beq.n	800bf54 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800bf50:	f7f4 ff36 	bl	8000dc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bf54:	4b1d      	ldr	r3, [pc, #116]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf58:	4b1c      	ldr	r3, [pc, #112]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf5a:	2180      	movs	r1, #128	@ 0x80
 800bf5c:	0189      	lsls	r1, r1, #6
 800bf5e:	430a      	orrs	r2, r1
 800bf60:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bf62:	4b1a      	ldr	r3, [pc, #104]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf66:	2380      	movs	r3, #128	@ 0x80
 800bf68:	019b      	lsls	r3, r3, #6
 800bf6a:	4013      	ands	r3, r2
 800bf6c:	613b      	str	r3, [r7, #16]
 800bf6e:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bf70:	4b16      	ldr	r3, [pc, #88]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf74:	2380      	movs	r3, #128	@ 0x80
 800bf76:	055b      	lsls	r3, r3, #21
 800bf78:	4013      	ands	r3, r2
 800bf7a:	d116      	bne.n	800bfaa <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bf7c:	4b13      	ldr	r3, [pc, #76]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf80:	4b12      	ldr	r3, [pc, #72]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf82:	2180      	movs	r1, #128	@ 0x80
 800bf84:	0549      	lsls	r1, r1, #21
 800bf86:	430a      	orrs	r2, r1
 800bf88:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bf8a:	4b10      	ldr	r3, [pc, #64]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf8e:	2380      	movs	r3, #128	@ 0x80
 800bf90:	055b      	lsls	r3, r3, #21
 800bf92:	4013      	ands	r3, r2
 800bf94:	60fb      	str	r3, [r7, #12]
 800bf96:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800bf98:	f7f8 f976 	bl	8004288 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf9c:	4b0b      	ldr	r3, [pc, #44]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bf9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bfa0:	4b0a      	ldr	r3, [pc, #40]	@ (800bfcc <HAL_PCD_MspInit+0xb8>)
 800bfa2:	490b      	ldr	r1, [pc, #44]	@ (800bfd0 <HAL_PCD_MspInit+0xbc>)
 800bfa4:	400a      	ands	r2, r1
 800bfa6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bfa8:	e001      	b.n	800bfae <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800bfaa:	f7f8 f96d 	bl	8004288 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 800bfae:	2200      	movs	r2, #0
 800bfb0:	2100      	movs	r1, #0
 800bfb2:	2008      	movs	r0, #8
 800bfb4:	f7f5 fc28 	bl	8001808 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800bfb8:	2008      	movs	r0, #8
 800bfba:	f7f5 fc3a 	bl	8001832 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 800bfbe:	46c0      	nop			@ (mov r8, r8)
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	b019      	add	sp, #100	@ 0x64
 800bfc4:	bd90      	pop	{r4, r7, pc}
 800bfc6:	46c0      	nop			@ (mov r8, r8)
 800bfc8:	40005c00 	.word	0x40005c00
 800bfcc:	40021000 	.word	0x40021000
 800bfd0:	efffffff 	.word	0xefffffff

0800bfd4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b082      	sub	sp, #8
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bfdc:	687a      	ldr	r2, [r7, #4]
 800bfde:	23b7      	movs	r3, #183	@ 0xb7
 800bfe0:	009b      	lsls	r3, r3, #2
 800bfe2:	58d2      	ldr	r2, [r2, r3]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	21a7      	movs	r1, #167	@ 0xa7
 800bfe8:	0089      	lsls	r1, r1, #2
 800bfea:	468c      	mov	ip, r1
 800bfec:	4463      	add	r3, ip
 800bfee:	0019      	movs	r1, r3
 800bff0:	0010      	movs	r0, r2
 800bff2:	f7fe f9e5 	bl	800a3c0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800bff6:	46c0      	nop			@ (mov r8, r8)
 800bff8:	46bd      	mov	sp, r7
 800bffa:	b002      	add	sp, #8
 800bffc:	bd80      	pop	{r7, pc}

0800bffe <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bffe:	b590      	push	{r4, r7, lr}
 800c000:	b083      	sub	sp, #12
 800c002:	af00      	add	r7, sp, #0
 800c004:	6078      	str	r0, [r7, #4]
 800c006:	000a      	movs	r2, r1
 800c008:	1cfb      	adds	r3, r7, #3
 800c00a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c00c:	687a      	ldr	r2, [r7, #4]
 800c00e:	23b7      	movs	r3, #183	@ 0xb7
 800c010:	009b      	lsls	r3, r3, #2
 800c012:	58d4      	ldr	r4, [r2, r3]
 800c014:	1cfb      	adds	r3, r7, #3
 800c016:	781a      	ldrb	r2, [r3, #0]
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	23b4      	movs	r3, #180	@ 0xb4
 800c01c:	0059      	lsls	r1, r3, #1
 800c01e:	0013      	movs	r3, r2
 800c020:	009b      	lsls	r3, r3, #2
 800c022:	189b      	adds	r3, r3, r2
 800c024:	00db      	lsls	r3, r3, #3
 800c026:	18c3      	adds	r3, r0, r3
 800c028:	185b      	adds	r3, r3, r1
 800c02a:	681a      	ldr	r2, [r3, #0]
 800c02c:	1cfb      	adds	r3, r7, #3
 800c02e:	781b      	ldrb	r3, [r3, #0]
 800c030:	0019      	movs	r1, r3
 800c032:	0020      	movs	r0, r4
 800c034:	f7fe fa2e 	bl	800a494 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800c038:	46c0      	nop			@ (mov r8, r8)
 800c03a:	46bd      	mov	sp, r7
 800c03c:	b003      	add	sp, #12
 800c03e:	bd90      	pop	{r4, r7, pc}

0800c040 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
 800c048:	000a      	movs	r2, r1
 800c04a:	1cfb      	adds	r3, r7, #3
 800c04c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	23b7      	movs	r3, #183	@ 0xb7
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	58d0      	ldr	r0, [r2, r3]
 800c056:	1cfb      	adds	r3, r7, #3
 800c058:	781a      	ldrb	r2, [r3, #0]
 800c05a:	6879      	ldr	r1, [r7, #4]
 800c05c:	0013      	movs	r3, r2
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	189b      	adds	r3, r3, r2
 800c062:	00db      	lsls	r3, r3, #3
 800c064:	18cb      	adds	r3, r1, r3
 800c066:	3328      	adds	r3, #40	@ 0x28
 800c068:	681a      	ldr	r2, [r3, #0]
 800c06a:	1cfb      	adds	r3, r7, #3
 800c06c:	781b      	ldrb	r3, [r3, #0]
 800c06e:	0019      	movs	r1, r3
 800c070:	f7fe faf8 	bl	800a664 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800c074:	46c0      	nop			@ (mov r8, r8)
 800c076:	46bd      	mov	sp, r7
 800c078:	b002      	add	sp, #8
 800c07a:	bd80      	pop	{r7, pc}

0800c07c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b082      	sub	sp, #8
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c084:	687a      	ldr	r2, [r7, #4]
 800c086:	23b7      	movs	r3, #183	@ 0xb7
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	58d3      	ldr	r3, [r2, r3]
 800c08c:	0018      	movs	r0, r3
 800c08e:	f7fe fc63 	bl	800a958 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800c092:	46c0      	nop			@ (mov r8, r8)
 800c094:	46bd      	mov	sp, r7
 800c096:	b002      	add	sp, #8
 800c098:	bd80      	pop	{r7, pc}

0800c09a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c09a:	b580      	push	{r7, lr}
 800c09c:	b084      	sub	sp, #16
 800c09e:	af00      	add	r7, sp, #0
 800c0a0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c0a2:	230f      	movs	r3, #15
 800c0a4:	18fb      	adds	r3, r7, r3
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	701a      	strb	r2, [r3, #0]
  if (hpcd->Init.speed != USBD_FS_SPEED)
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	79db      	ldrb	r3, [r3, #7]
 800c0ae:	2b02      	cmp	r3, #2
 800c0b0:	d001      	beq.n	800c0b6 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c0b2:	f7f4 fe85 	bl	8000dc0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	23b7      	movs	r3, #183	@ 0xb7
 800c0ba:	009b      	lsls	r3, r3, #2
 800c0bc:	58d2      	ldr	r2, [r2, r3]
 800c0be:	230f      	movs	r3, #15
 800c0c0:	18fb      	adds	r3, r7, r3
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	0019      	movs	r1, r3
 800c0c6:	0010      	movs	r0, r2
 800c0c8:	f7fe fc03 	bl	800a8d2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c0cc:	687a      	ldr	r2, [r7, #4]
 800c0ce:	23b7      	movs	r3, #183	@ 0xb7
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	58d3      	ldr	r3, [r2, r3]
 800c0d4:	0018      	movs	r0, r3
 800c0d6:	f7fe fb9d 	bl	800a814 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800c0da:	46c0      	nop			@ (mov r8, r8)
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	b004      	add	sp, #16
 800c0e0:	bd80      	pop	{r7, pc}
	...

0800c0e4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b082      	sub	sp, #8
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
 /* __HAL_PCD_GATE_PHYCLOCK(hpcd);*/
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c0ec:	687a      	ldr	r2, [r7, #4]
 800c0ee:	23b7      	movs	r3, #183	@ 0xb7
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	58d3      	ldr	r3, [r2, r3]
 800c0f4:	0018      	movs	r0, r3
 800c0f6:	f7fe fbfd 	bl	800a8f4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	7adb      	ldrb	r3, [r3, #11]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d005      	beq.n	800c10e <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c102:	4b05      	ldr	r3, [pc, #20]	@ (800c118 <HAL_PCD_SuspendCallback+0x34>)
 800c104:	691a      	ldr	r2, [r3, #16]
 800c106:	4b04      	ldr	r3, [pc, #16]	@ (800c118 <HAL_PCD_SuspendCallback+0x34>)
 800c108:	2106      	movs	r1, #6
 800c10a:	430a      	orrs	r2, r1
 800c10c:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800c10e:	46c0      	nop			@ (mov r8, r8)
 800c110:	46bd      	mov	sp, r7
 800c112:	b002      	add	sp, #8
 800c114:	bd80      	pop	{r7, pc}
 800c116:	46c0      	nop			@ (mov r8, r8)
 800c118:	e000ed00 	.word	0xe000ed00

0800c11c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b082      	sub	sp, #8
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */
 /* __HAL_PCD_UNGATE_PHYCLOCK(hpcd);*/

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	7adb      	ldrb	r3, [r3, #11]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d007      	beq.n	800c13c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c12c:	4b09      	ldr	r3, [pc, #36]	@ (800c154 <HAL_PCD_ResumeCallback+0x38>)
 800c12e:	691a      	ldr	r2, [r3, #16]
 800c130:	4b08      	ldr	r3, [pc, #32]	@ (800c154 <HAL_PCD_ResumeCallback+0x38>)
 800c132:	2106      	movs	r1, #6
 800c134:	438a      	bics	r2, r1
 800c136:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c138:	f000 fa7c 	bl	800c634 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c13c:	687a      	ldr	r2, [r7, #4]
 800c13e:	23b7      	movs	r3, #183	@ 0xb7
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	58d3      	ldr	r3, [r2, r3]
 800c144:	0018      	movs	r0, r3
 800c146:	f7fe fbed 	bl	800a924 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800c14a:	46c0      	nop			@ (mov r8, r8)
 800c14c:	46bd      	mov	sp, r7
 800c14e:	b002      	add	sp, #8
 800c150:	bd80      	pop	{r7, pc}
 800c152:	46c0      	nop			@ (mov r8, r8)
 800c154:	e000ed00 	.word	0xe000ed00

0800c158 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b082      	sub	sp, #8
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_DRD_FS.pData = pdev;
 800c160:	4a34      	ldr	r2, [pc, #208]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c162:	23b7      	movs	r3, #183	@ 0xb7
 800c164:	009b      	lsls	r3, r3, #2
 800c166:	6879      	ldr	r1, [r7, #4]
 800c168:	50d1      	str	r1, [r2, r3]
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_DRD_FS;
 800c16a:	687a      	ldr	r2, [r7, #4]
 800c16c:	23b2      	movs	r3, #178	@ 0xb2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4930      	ldr	r1, [pc, #192]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c172:	50d1      	str	r1, [r2, r3]

  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 800c174:	4b2f      	ldr	r3, [pc, #188]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c176:	4a30      	ldr	r2, [pc, #192]	@ (800c238 <USBD_LL_Init+0xe0>)
 800c178:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800c17a:	4b2e      	ldr	r3, [pc, #184]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c17c:	2208      	movs	r2, #8
 800c17e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 800c180:	4b2c      	ldr	r3, [pc, #176]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c182:	2208      	movs	r2, #8
 800c184:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 800c186:	4b2b      	ldr	r3, [pc, #172]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c188:	2202      	movs	r2, #2
 800c18a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c18c:	4b29      	ldr	r3, [pc, #164]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c18e:	2202      	movs	r2, #2
 800c190:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 800c192:	4b28      	ldr	r3, [pc, #160]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c194:	2200      	movs	r2, #0
 800c196:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800c198:	4b26      	ldr	r3, [pc, #152]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c19a:	2200      	movs	r2, #0
 800c19c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800c19e:	4b25      	ldr	r3, [pc, #148]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800c1a4:	4b23      	ldr	r3, [pc, #140]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 800c1aa:	4b22      	ldr	r3, [pc, #136]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800c1b0:	4b20      	ldr	r3, [pc, #128]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800c1b6:	4b1f      	ldr	r3, [pc, #124]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800c1bc:	4b1d      	ldr	r3, [pc, #116]	@ (800c234 <USBD_LL_Init+0xdc>)
 800c1be:	0018      	movs	r0, r3
 800c1c0:	f7f6 fb5c 	bl	800287c <HAL_PCD_Init>
 800c1c4:	1e03      	subs	r3, r0, #0
 800c1c6:	d001      	beq.n	800c1cc <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800c1c8:	f7f4 fdfa 	bl	8000dc0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	23b2      	movs	r3, #178	@ 0xb2
 800c1d0:	009b      	lsls	r3, r3, #2
 800c1d2:	58d0      	ldr	r0, [r2, r3]
 800c1d4:	2318      	movs	r3, #24
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	2100      	movs	r1, #0
 800c1da:	f7f7 ffe3 	bl	80041a4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	23b2      	movs	r3, #178	@ 0xb2
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	58d0      	ldr	r0, [r2, r3]
 800c1e6:	2358      	movs	r3, #88	@ 0x58
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	2180      	movs	r1, #128	@ 0x80
 800c1ec:	f7f7 ffda 	bl	80041a4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	23b2      	movs	r3, #178	@ 0xb2
 800c1f4:	009b      	lsls	r3, r3, #2
 800c1f6:	58d0      	ldr	r0, [r2, r3]
 800c1f8:	23c0      	movs	r3, #192	@ 0xc0
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	2181      	movs	r1, #129	@ 0x81
 800c1fe:	f7f7 ffd1 	bl	80041a4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c202:	687a      	ldr	r2, [r7, #4]
 800c204:	23b2      	movs	r3, #178	@ 0xb2
 800c206:	009b      	lsls	r3, r3, #2
 800c208:	58d0      	ldr	r0, [r2, r3]
 800c20a:	2388      	movs	r3, #136	@ 0x88
 800c20c:	005b      	lsls	r3, r3, #1
 800c20e:	2200      	movs	r2, #0
 800c210:	2101      	movs	r1, #1
 800c212:	f7f7 ffc7 	bl	80041a4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c216:	687a      	ldr	r2, [r7, #4]
 800c218:	23b2      	movs	r3, #178	@ 0xb2
 800c21a:	009b      	lsls	r3, r3, #2
 800c21c:	58d0      	ldr	r0, [r2, r3]
 800c21e:	2380      	movs	r3, #128	@ 0x80
 800c220:	005b      	lsls	r3, r3, #1
 800c222:	2200      	movs	r2, #0
 800c224:	2182      	movs	r1, #130	@ 0x82
 800c226:	f7f7 ffbd 	bl	80041a4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */

  return USBD_OK;
 800c22a:	2300      	movs	r3, #0
}
 800c22c:	0018      	movs	r0, r3
 800c22e:	46bd      	mov	sp, r7
 800c230:	b002      	add	sp, #8
 800c232:	bd80      	pop	{r7, pc}
 800c234:	200019b4 	.word	0x200019b4
 800c238:	40005c00 	.word	0x40005c00

0800c23c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c23c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c23e:	b085      	sub	sp, #20
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c244:	210f      	movs	r1, #15
 800c246:	187b      	adds	r3, r7, r1
 800c248:	2200      	movs	r2, #0
 800c24a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c24c:	260e      	movs	r6, #14
 800c24e:	19bb      	adds	r3, r7, r6
 800c250:	2200      	movs	r2, #0
 800c252:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c254:	687a      	ldr	r2, [r7, #4]
 800c256:	23b2      	movs	r3, #178	@ 0xb2
 800c258:	009b      	lsls	r3, r3, #2
 800c25a:	58d3      	ldr	r3, [r2, r3]
 800c25c:	000d      	movs	r5, r1
 800c25e:	187c      	adds	r4, r7, r1
 800c260:	0018      	movs	r0, r3
 800c262:	f7f6 fc05 	bl	8002a70 <HAL_PCD_Start>
 800c266:	0003      	movs	r3, r0
 800c268:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c26a:	19bc      	adds	r4, r7, r6
 800c26c:	197b      	adds	r3, r7, r5
 800c26e:	781b      	ldrb	r3, [r3, #0]
 800c270:	0018      	movs	r0, r3
 800c272:	f000 f9e6 	bl	800c642 <USBD_Get_USB_Status>
 800c276:	0003      	movs	r3, r0
 800c278:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c27a:	19bb      	adds	r3, r7, r6
 800c27c:	781b      	ldrb	r3, [r3, #0]
}
 800c27e:	0018      	movs	r0, r3
 800c280:	46bd      	mov	sp, r7
 800c282:	b005      	add	sp, #20
 800c284:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c286 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c286:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c288:	b085      	sub	sp, #20
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
 800c28e:	000c      	movs	r4, r1
 800c290:	0010      	movs	r0, r2
 800c292:	0019      	movs	r1, r3
 800c294:	1cfb      	adds	r3, r7, #3
 800c296:	1c22      	adds	r2, r4, #0
 800c298:	701a      	strb	r2, [r3, #0]
 800c29a:	1cbb      	adds	r3, r7, #2
 800c29c:	1c02      	adds	r2, r0, #0
 800c29e:	701a      	strb	r2, [r3, #0]
 800c2a0:	003b      	movs	r3, r7
 800c2a2:	1c0a      	adds	r2, r1, #0
 800c2a4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2a6:	260f      	movs	r6, #15
 800c2a8:	19bb      	adds	r3, r7, r6
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2ae:	250e      	movs	r5, #14
 800c2b0:	197b      	adds	r3, r7, r5
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c2b6:	687a      	ldr	r2, [r7, #4]
 800c2b8:	23b2      	movs	r3, #178	@ 0xb2
 800c2ba:	009b      	lsls	r3, r3, #2
 800c2bc:	58d0      	ldr	r0, [r2, r3]
 800c2be:	19bc      	adds	r4, r7, r6
 800c2c0:	1cbb      	adds	r3, r7, #2
 800c2c2:	781d      	ldrb	r5, [r3, #0]
 800c2c4:	003b      	movs	r3, r7
 800c2c6:	881a      	ldrh	r2, [r3, #0]
 800c2c8:	1cfb      	adds	r3, r7, #3
 800c2ca:	7819      	ldrb	r1, [r3, #0]
 800c2cc:	002b      	movs	r3, r5
 800c2ce:	f7f6 fd35 	bl	8002d3c <HAL_PCD_EP_Open>
 800c2d2:	0003      	movs	r3, r0
 800c2d4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2d6:	250e      	movs	r5, #14
 800c2d8:	197c      	adds	r4, r7, r5
 800c2da:	19bb      	adds	r3, r7, r6
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	0018      	movs	r0, r3
 800c2e0:	f000 f9af 	bl	800c642 <USBD_Get_USB_Status>
 800c2e4:	0003      	movs	r3, r0
 800c2e6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c2e8:	197b      	adds	r3, r7, r5
 800c2ea:	781b      	ldrb	r3, [r3, #0]
}
 800c2ec:	0018      	movs	r0, r3
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	b005      	add	sp, #20
 800c2f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c2f4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2f6:	b085      	sub	sp, #20
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	000a      	movs	r2, r1
 800c2fe:	1cfb      	adds	r3, r7, #3
 800c300:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c302:	210f      	movs	r1, #15
 800c304:	187b      	adds	r3, r7, r1
 800c306:	2200      	movs	r2, #0
 800c308:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c30a:	260e      	movs	r6, #14
 800c30c:	19bb      	adds	r3, r7, r6
 800c30e:	2200      	movs	r2, #0
 800c310:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c312:	687a      	ldr	r2, [r7, #4]
 800c314:	23b2      	movs	r3, #178	@ 0xb2
 800c316:	009b      	lsls	r3, r3, #2
 800c318:	58d2      	ldr	r2, [r2, r3]
 800c31a:	000d      	movs	r5, r1
 800c31c:	187c      	adds	r4, r7, r1
 800c31e:	1cfb      	adds	r3, r7, #3
 800c320:	781b      	ldrb	r3, [r3, #0]
 800c322:	0019      	movs	r1, r3
 800c324:	0010      	movs	r0, r2
 800c326:	f7f6 fd7a 	bl	8002e1e <HAL_PCD_EP_Close>
 800c32a:	0003      	movs	r3, r0
 800c32c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c32e:	19bc      	adds	r4, r7, r6
 800c330:	197b      	adds	r3, r7, r5
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	0018      	movs	r0, r3
 800c336:	f000 f984 	bl	800c642 <USBD_Get_USB_Status>
 800c33a:	0003      	movs	r3, r0
 800c33c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c33e:	19bb      	adds	r3, r7, r6
 800c340:	781b      	ldrb	r3, [r3, #0]
}
 800c342:	0018      	movs	r0, r3
 800c344:	46bd      	mov	sp, r7
 800c346:	b005      	add	sp, #20
 800c348:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c34a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c34a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c34c:	b085      	sub	sp, #20
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
 800c352:	000a      	movs	r2, r1
 800c354:	1cfb      	adds	r3, r7, #3
 800c356:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c358:	210f      	movs	r1, #15
 800c35a:	187b      	adds	r3, r7, r1
 800c35c:	2200      	movs	r2, #0
 800c35e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c360:	260e      	movs	r6, #14
 800c362:	19bb      	adds	r3, r7, r6
 800c364:	2200      	movs	r2, #0
 800c366:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c368:	687a      	ldr	r2, [r7, #4]
 800c36a:	23b2      	movs	r3, #178	@ 0xb2
 800c36c:	009b      	lsls	r3, r3, #2
 800c36e:	58d2      	ldr	r2, [r2, r3]
 800c370:	000d      	movs	r5, r1
 800c372:	187c      	adds	r4, r7, r1
 800c374:	1cfb      	adds	r3, r7, #3
 800c376:	781b      	ldrb	r3, [r3, #0]
 800c378:	0019      	movs	r1, r3
 800c37a:	0010      	movs	r0, r2
 800c37c:	f7f6 fe30 	bl	8002fe0 <HAL_PCD_EP_SetStall>
 800c380:	0003      	movs	r3, r0
 800c382:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c384:	19bc      	adds	r4, r7, r6
 800c386:	197b      	adds	r3, r7, r5
 800c388:	781b      	ldrb	r3, [r3, #0]
 800c38a:	0018      	movs	r0, r3
 800c38c:	f000 f959 	bl	800c642 <USBD_Get_USB_Status>
 800c390:	0003      	movs	r3, r0
 800c392:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c394:	19bb      	adds	r3, r7, r6
 800c396:	781b      	ldrb	r3, [r3, #0]
}
 800c398:	0018      	movs	r0, r3
 800c39a:	46bd      	mov	sp, r7
 800c39c:	b005      	add	sp, #20
 800c39e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c3a0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3a2:	b085      	sub	sp, #20
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
 800c3a8:	000a      	movs	r2, r1
 800c3aa:	1cfb      	adds	r3, r7, #3
 800c3ac:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3ae:	210f      	movs	r1, #15
 800c3b0:	187b      	adds	r3, r7, r1
 800c3b2:	2200      	movs	r2, #0
 800c3b4:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3b6:	260e      	movs	r6, #14
 800c3b8:	19bb      	adds	r3, r7, r6
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c3be:	687a      	ldr	r2, [r7, #4]
 800c3c0:	23b2      	movs	r3, #178	@ 0xb2
 800c3c2:	009b      	lsls	r3, r3, #2
 800c3c4:	58d2      	ldr	r2, [r2, r3]
 800c3c6:	000d      	movs	r5, r1
 800c3c8:	187c      	adds	r4, r7, r1
 800c3ca:	1cfb      	adds	r3, r7, #3
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	0019      	movs	r1, r3
 800c3d0:	0010      	movs	r0, r2
 800c3d2:	f7f6 fe63 	bl	800309c <HAL_PCD_EP_ClrStall>
 800c3d6:	0003      	movs	r3, r0
 800c3d8:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3da:	19bc      	adds	r4, r7, r6
 800c3dc:	197b      	adds	r3, r7, r5
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	0018      	movs	r0, r3
 800c3e2:	f000 f92e 	bl	800c642 <USBD_Get_USB_Status>
 800c3e6:	0003      	movs	r3, r0
 800c3e8:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c3ea:	19bb      	adds	r3, r7, r6
 800c3ec:	781b      	ldrb	r3, [r3, #0]
}
 800c3ee:	0018      	movs	r0, r3
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	b005      	add	sp, #20
 800c3f4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c3f6 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3f6:	b580      	push	{r7, lr}
 800c3f8:	b084      	sub	sp, #16
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]
 800c3fe:	000a      	movs	r2, r1
 800c400:	1cfb      	adds	r3, r7, #3
 800c402:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c404:	687a      	ldr	r2, [r7, #4]
 800c406:	23b2      	movs	r3, #178	@ 0xb2
 800c408:	009b      	lsls	r3, r3, #2
 800c40a:	58d3      	ldr	r3, [r2, r3]
 800c40c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c40e:	1cfb      	adds	r3, r7, #3
 800c410:	781b      	ldrb	r3, [r3, #0]
 800c412:	b25b      	sxtb	r3, r3
 800c414:	2b00      	cmp	r3, #0
 800c416:	da0c      	bge.n	800c432 <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c418:	1cfb      	adds	r3, r7, #3
 800c41a:	781b      	ldrb	r3, [r3, #0]
 800c41c:	227f      	movs	r2, #127	@ 0x7f
 800c41e:	401a      	ands	r2, r3
 800c420:	68f9      	ldr	r1, [r7, #12]
 800c422:	0013      	movs	r3, r2
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	189b      	adds	r3, r3, r2
 800c428:	00db      	lsls	r3, r3, #3
 800c42a:	18cb      	adds	r3, r1, r3
 800c42c:	3316      	adds	r3, #22
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	e00d      	b.n	800c44e <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c432:	1cfb      	adds	r3, r7, #3
 800c434:	781b      	ldrb	r3, [r3, #0]
 800c436:	227f      	movs	r2, #127	@ 0x7f
 800c438:	401a      	ands	r2, r3
 800c43a:	68f8      	ldr	r0, [r7, #12]
 800c43c:	23ab      	movs	r3, #171	@ 0xab
 800c43e:	0059      	lsls	r1, r3, #1
 800c440:	0013      	movs	r3, r2
 800c442:	009b      	lsls	r3, r3, #2
 800c444:	189b      	adds	r3, r3, r2
 800c446:	00db      	lsls	r3, r3, #3
 800c448:	18c3      	adds	r3, r0, r3
 800c44a:	185b      	adds	r3, r3, r1
 800c44c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c44e:	0018      	movs	r0, r3
 800c450:	46bd      	mov	sp, r7
 800c452:	b004      	add	sp, #16
 800c454:	bd80      	pop	{r7, pc}

0800c456 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c456:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c458:	b085      	sub	sp, #20
 800c45a:	af00      	add	r7, sp, #0
 800c45c:	6078      	str	r0, [r7, #4]
 800c45e:	000a      	movs	r2, r1
 800c460:	1cfb      	adds	r3, r7, #3
 800c462:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c464:	210f      	movs	r1, #15
 800c466:	187b      	adds	r3, r7, r1
 800c468:	2200      	movs	r2, #0
 800c46a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c46c:	260e      	movs	r6, #14
 800c46e:	19bb      	adds	r3, r7, r6
 800c470:	2200      	movs	r2, #0
 800c472:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	23b2      	movs	r3, #178	@ 0xb2
 800c478:	009b      	lsls	r3, r3, #2
 800c47a:	58d2      	ldr	r2, [r2, r3]
 800c47c:	000d      	movs	r5, r1
 800c47e:	187c      	adds	r4, r7, r1
 800c480:	1cfb      	adds	r3, r7, #3
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	0019      	movs	r1, r3
 800c486:	0010      	movs	r0, r2
 800c488:	f7f6 fc2e 	bl	8002ce8 <HAL_PCD_SetAddress>
 800c48c:	0003      	movs	r3, r0
 800c48e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c490:	19bc      	adds	r4, r7, r6
 800c492:	197b      	adds	r3, r7, r5
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	0018      	movs	r0, r3
 800c498:	f000 f8d3 	bl	800c642 <USBD_Get_USB_Status>
 800c49c:	0003      	movs	r3, r0
 800c49e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c4a0:	19bb      	adds	r3, r7, r6
 800c4a2:	781b      	ldrb	r3, [r3, #0]
}
 800c4a4:	0018      	movs	r0, r3
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	b005      	add	sp, #20
 800c4aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c4ac <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4ae:	b087      	sub	sp, #28
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	607a      	str	r2, [r7, #4]
 800c4b6:	603b      	str	r3, [r7, #0]
 800c4b8:	230b      	movs	r3, #11
 800c4ba:	18fb      	adds	r3, r7, r3
 800c4bc:	1c0a      	adds	r2, r1, #0
 800c4be:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4c0:	2617      	movs	r6, #23
 800c4c2:	19bb      	adds	r3, r7, r6
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4c8:	2516      	movs	r5, #22
 800c4ca:	197b      	adds	r3, r7, r5
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c4d0:	68fa      	ldr	r2, [r7, #12]
 800c4d2:	23b2      	movs	r3, #178	@ 0xb2
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	58d0      	ldr	r0, [r2, r3]
 800c4d8:	19bc      	adds	r4, r7, r6
 800c4da:	683d      	ldr	r5, [r7, #0]
 800c4dc:	687a      	ldr	r2, [r7, #4]
 800c4de:	230b      	movs	r3, #11
 800c4e0:	18fb      	adds	r3, r7, r3
 800c4e2:	7819      	ldrb	r1, [r3, #0]
 800c4e4:	002b      	movs	r3, r5
 800c4e6:	f7f6 fd3e 	bl	8002f66 <HAL_PCD_EP_Transmit>
 800c4ea:	0003      	movs	r3, r0
 800c4ec:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4ee:	2516      	movs	r5, #22
 800c4f0:	197c      	adds	r4, r7, r5
 800c4f2:	19bb      	adds	r3, r7, r6
 800c4f4:	781b      	ldrb	r3, [r3, #0]
 800c4f6:	0018      	movs	r0, r3
 800c4f8:	f000 f8a3 	bl	800c642 <USBD_Get_USB_Status>
 800c4fc:	0003      	movs	r3, r0
 800c4fe:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c500:	197b      	adds	r3, r7, r5
 800c502:	781b      	ldrb	r3, [r3, #0]
}
 800c504:	0018      	movs	r0, r3
 800c506:	46bd      	mov	sp, r7
 800c508:	b007      	add	sp, #28
 800c50a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c50c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c50c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c50e:	b087      	sub	sp, #28
 800c510:	af00      	add	r7, sp, #0
 800c512:	60f8      	str	r0, [r7, #12]
 800c514:	607a      	str	r2, [r7, #4]
 800c516:	603b      	str	r3, [r7, #0]
 800c518:	230b      	movs	r3, #11
 800c51a:	18fb      	adds	r3, r7, r3
 800c51c:	1c0a      	adds	r2, r1, #0
 800c51e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c520:	2617      	movs	r6, #23
 800c522:	19bb      	adds	r3, r7, r6
 800c524:	2200      	movs	r2, #0
 800c526:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c528:	2516      	movs	r5, #22
 800c52a:	197b      	adds	r3, r7, r5
 800c52c:	2200      	movs	r2, #0
 800c52e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c530:	68fa      	ldr	r2, [r7, #12]
 800c532:	23b2      	movs	r3, #178	@ 0xb2
 800c534:	009b      	lsls	r3, r3, #2
 800c536:	58d0      	ldr	r0, [r2, r3]
 800c538:	19bc      	adds	r4, r7, r6
 800c53a:	683d      	ldr	r5, [r7, #0]
 800c53c:	687a      	ldr	r2, [r7, #4]
 800c53e:	230b      	movs	r3, #11
 800c540:	18fb      	adds	r3, r7, r3
 800c542:	7819      	ldrb	r1, [r3, #0]
 800c544:	002b      	movs	r3, r5
 800c546:	f7f6 fcbd 	bl	8002ec4 <HAL_PCD_EP_Receive>
 800c54a:	0003      	movs	r3, r0
 800c54c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c54e:	2516      	movs	r5, #22
 800c550:	197c      	adds	r4, r7, r5
 800c552:	19bb      	adds	r3, r7, r6
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	0018      	movs	r0, r3
 800c558:	f000 f873 	bl	800c642 <USBD_Get_USB_Status>
 800c55c:	0003      	movs	r3, r0
 800c55e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c560:	197b      	adds	r3, r7, r5
 800c562:	781b      	ldrb	r3, [r3, #0]
}
 800c564:	0018      	movs	r0, r3
 800c566:	46bd      	mov	sp, r7
 800c568:	b007      	add	sp, #28
 800c56a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c56c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	000a      	movs	r2, r1
 800c576:	1cfb      	adds	r3, r7, #3
 800c578:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c57a:	687a      	ldr	r2, [r7, #4]
 800c57c:	23b2      	movs	r3, #178	@ 0xb2
 800c57e:	009b      	lsls	r3, r3, #2
 800c580:	58d2      	ldr	r2, [r2, r3]
 800c582:	1cfb      	adds	r3, r7, #3
 800c584:	781b      	ldrb	r3, [r3, #0]
 800c586:	0019      	movs	r1, r3
 800c588:	0010      	movs	r0, r2
 800c58a:	f7f6 fcd3 	bl	8002f34 <HAL_PCD_EP_GetRxCount>
 800c58e:	0003      	movs	r3, r0
}
 800c590:	0018      	movs	r0, r3
 800c592:	46bd      	mov	sp, r7
 800c594:	b002      	add	sp, #8
 800c596:	bd80      	pop	{r7, pc}

0800c598 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b082      	sub	sp, #8
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	000a      	movs	r2, r1
 800c5a2:	1cfb      	adds	r3, r7, #3
 800c5a4:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800c5a6:	1cfb      	adds	r3, r7, #3
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d002      	beq.n	800c5b4 <HAL_PCDEx_LPM_Callback+0x1c>
 800c5ae:	2b01      	cmp	r3, #1
 800c5b0:	d014      	beq.n	800c5dc <HAL_PCDEx_LPM_Callback+0x44>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800c5b2:	e025      	b.n	800c600 <HAL_PCDEx_LPM_Callback+0x68>
    if (hpcd->Init.low_power_enable)
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	7adb      	ldrb	r3, [r3, #11]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d007      	beq.n	800c5cc <HAL_PCDEx_LPM_Callback+0x34>
      SystemClockConfig_Resume();
 800c5bc:	f000 f83a 	bl	800c634 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c5c0:	4b11      	ldr	r3, [pc, #68]	@ (800c608 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5c2:	691a      	ldr	r2, [r3, #16]
 800c5c4:	4b10      	ldr	r3, [pc, #64]	@ (800c608 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5c6:	2106      	movs	r1, #6
 800c5c8:	438a      	bics	r2, r1
 800c5ca:	611a      	str	r2, [r3, #16]
    USBD_LL_Resume(hpcd->pData);
 800c5cc:	687a      	ldr	r2, [r7, #4]
 800c5ce:	23b7      	movs	r3, #183	@ 0xb7
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	58d3      	ldr	r3, [r2, r3]
 800c5d4:	0018      	movs	r0, r3
 800c5d6:	f7fe f9a5 	bl	800a924 <USBD_LL_Resume>
    break;
 800c5da:	e011      	b.n	800c600 <HAL_PCDEx_LPM_Callback+0x68>
    USBD_LL_Suspend(hpcd->pData);
 800c5dc:	687a      	ldr	r2, [r7, #4]
 800c5de:	23b7      	movs	r3, #183	@ 0xb7
 800c5e0:	009b      	lsls	r3, r3, #2
 800c5e2:	58d3      	ldr	r3, [r2, r3]
 800c5e4:	0018      	movs	r0, r3
 800c5e6:	f7fe f985 	bl	800a8f4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	7adb      	ldrb	r3, [r3, #11]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d005      	beq.n	800c5fe <HAL_PCDEx_LPM_Callback+0x66>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c5f2:	4b05      	ldr	r3, [pc, #20]	@ (800c608 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5f4:	691a      	ldr	r2, [r3, #16]
 800c5f6:	4b04      	ldr	r3, [pc, #16]	@ (800c608 <HAL_PCDEx_LPM_Callback+0x70>)
 800c5f8:	2106      	movs	r1, #6
 800c5fa:	430a      	orrs	r2, r1
 800c5fc:	611a      	str	r2, [r3, #16]
    break;
 800c5fe:	46c0      	nop			@ (mov r8, r8)
}
 800c600:	46c0      	nop			@ (mov r8, r8)
 800c602:	46bd      	mov	sp, r7
 800c604:	b002      	add	sp, #8
 800c606:	bd80      	pop	{r7, pc}
 800c608:	e000ed00 	.word	0xe000ed00

0800c60c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b082      	sub	sp, #8
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c614:	4b02      	ldr	r3, [pc, #8]	@ (800c620 <USBD_static_malloc+0x14>)
}
 800c616:	0018      	movs	r0, r3
 800c618:	46bd      	mov	sp, r7
 800c61a:	b002      	add	sp, #8
 800c61c:	bd80      	pop	{r7, pc}
 800c61e:	46c0      	nop			@ (mov r8, r8)
 800c620:	20001c94 	.word	0x20001c94

0800c624 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b082      	sub	sp, #8
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]

}
 800c62c:	46c0      	nop			@ (mov r8, r8)
 800c62e:	46bd      	mov	sp, r7
 800c630:	b002      	add	sp, #8
 800c632:	bd80      	pop	{r7, pc}

0800c634 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c638:	f7f4 f83c 	bl	80006b4 <SystemClock_Config>
}
 800c63c:	46c0      	nop			@ (mov r8, r8)
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}

0800c642 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c642:	b580      	push	{r7, lr}
 800c644:	b084      	sub	sp, #16
 800c646:	af00      	add	r7, sp, #0
 800c648:	0002      	movs	r2, r0
 800c64a:	1dfb      	adds	r3, r7, #7
 800c64c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c64e:	230f      	movs	r3, #15
 800c650:	18fb      	adds	r3, r7, r3
 800c652:	2200      	movs	r2, #0
 800c654:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800c656:	1dfb      	adds	r3, r7, #7
 800c658:	781b      	ldrb	r3, [r3, #0]
 800c65a:	2b03      	cmp	r3, #3
 800c65c:	d017      	beq.n	800c68e <USBD_Get_USB_Status+0x4c>
 800c65e:	dc1b      	bgt.n	800c698 <USBD_Get_USB_Status+0x56>
 800c660:	2b02      	cmp	r3, #2
 800c662:	d00f      	beq.n	800c684 <USBD_Get_USB_Status+0x42>
 800c664:	dc18      	bgt.n	800c698 <USBD_Get_USB_Status+0x56>
 800c666:	2b00      	cmp	r3, #0
 800c668:	d002      	beq.n	800c670 <USBD_Get_USB_Status+0x2e>
 800c66a:	2b01      	cmp	r3, #1
 800c66c:	d005      	beq.n	800c67a <USBD_Get_USB_Status+0x38>
 800c66e:	e013      	b.n	800c698 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c670:	230f      	movs	r3, #15
 800c672:	18fb      	adds	r3, r7, r3
 800c674:	2200      	movs	r2, #0
 800c676:	701a      	strb	r2, [r3, #0]
    break;
 800c678:	e013      	b.n	800c6a2 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c67a:	230f      	movs	r3, #15
 800c67c:	18fb      	adds	r3, r7, r3
 800c67e:	2203      	movs	r2, #3
 800c680:	701a      	strb	r2, [r3, #0]
    break;
 800c682:	e00e      	b.n	800c6a2 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c684:	230f      	movs	r3, #15
 800c686:	18fb      	adds	r3, r7, r3
 800c688:	2201      	movs	r2, #1
 800c68a:	701a      	strb	r2, [r3, #0]
    break;
 800c68c:	e009      	b.n	800c6a2 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c68e:	230f      	movs	r3, #15
 800c690:	18fb      	adds	r3, r7, r3
 800c692:	2203      	movs	r2, #3
 800c694:	701a      	strb	r2, [r3, #0]
    break;
 800c696:	e004      	b.n	800c6a2 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800c698:	230f      	movs	r3, #15
 800c69a:	18fb      	adds	r3, r7, r3
 800c69c:	2203      	movs	r2, #3
 800c69e:	701a      	strb	r2, [r3, #0]
    break;
 800c6a0:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800c6a2:	230f      	movs	r3, #15
 800c6a4:	18fb      	adds	r3, r7, r3
 800c6a6:	781b      	ldrb	r3, [r3, #0]
}
 800c6a8:	0018      	movs	r0, r3
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	b004      	add	sp, #16
 800c6ae:	bd80      	pop	{r7, pc}

0800c6b0 <std>:
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	b510      	push	{r4, lr}
 800c6b4:	0004      	movs	r4, r0
 800c6b6:	6003      	str	r3, [r0, #0]
 800c6b8:	6043      	str	r3, [r0, #4]
 800c6ba:	6083      	str	r3, [r0, #8]
 800c6bc:	8181      	strh	r1, [r0, #12]
 800c6be:	6643      	str	r3, [r0, #100]	@ 0x64
 800c6c0:	81c2      	strh	r2, [r0, #14]
 800c6c2:	6103      	str	r3, [r0, #16]
 800c6c4:	6143      	str	r3, [r0, #20]
 800c6c6:	6183      	str	r3, [r0, #24]
 800c6c8:	0019      	movs	r1, r3
 800c6ca:	2208      	movs	r2, #8
 800c6cc:	305c      	adds	r0, #92	@ 0x5c
 800c6ce:	f000 f919 	bl	800c904 <memset>
 800c6d2:	4b0b      	ldr	r3, [pc, #44]	@ (800c700 <std+0x50>)
 800c6d4:	6224      	str	r4, [r4, #32]
 800c6d6:	6263      	str	r3, [r4, #36]	@ 0x24
 800c6d8:	4b0a      	ldr	r3, [pc, #40]	@ (800c704 <std+0x54>)
 800c6da:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c6dc:	4b0a      	ldr	r3, [pc, #40]	@ (800c708 <std+0x58>)
 800c6de:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c6e0:	4b0a      	ldr	r3, [pc, #40]	@ (800c70c <std+0x5c>)
 800c6e2:	6323      	str	r3, [r4, #48]	@ 0x30
 800c6e4:	4b0a      	ldr	r3, [pc, #40]	@ (800c710 <std+0x60>)
 800c6e6:	429c      	cmp	r4, r3
 800c6e8:	d005      	beq.n	800c6f6 <std+0x46>
 800c6ea:	4b0a      	ldr	r3, [pc, #40]	@ (800c714 <std+0x64>)
 800c6ec:	429c      	cmp	r4, r3
 800c6ee:	d002      	beq.n	800c6f6 <std+0x46>
 800c6f0:	4b09      	ldr	r3, [pc, #36]	@ (800c718 <std+0x68>)
 800c6f2:	429c      	cmp	r4, r3
 800c6f4:	d103      	bne.n	800c6fe <std+0x4e>
 800c6f6:	0020      	movs	r0, r4
 800c6f8:	3058      	adds	r0, #88	@ 0x58
 800c6fa:	f000 f983 	bl	800ca04 <__retarget_lock_init_recursive>
 800c6fe:	bd10      	pop	{r4, pc}
 800c700:	0800c86d 	.word	0x0800c86d
 800c704:	0800c895 	.word	0x0800c895
 800c708:	0800c8cd 	.word	0x0800c8cd
 800c70c:	0800c8f9 	.word	0x0800c8f9
 800c710:	20001eb4 	.word	0x20001eb4
 800c714:	20001f1c 	.word	0x20001f1c
 800c718:	20001f84 	.word	0x20001f84

0800c71c <stdio_exit_handler>:
 800c71c:	b510      	push	{r4, lr}
 800c71e:	4a03      	ldr	r2, [pc, #12]	@ (800c72c <stdio_exit_handler+0x10>)
 800c720:	4903      	ldr	r1, [pc, #12]	@ (800c730 <stdio_exit_handler+0x14>)
 800c722:	4804      	ldr	r0, [pc, #16]	@ (800c734 <stdio_exit_handler+0x18>)
 800c724:	f000 f86c 	bl	800c800 <_fwalk_sglue>
 800c728:	bd10      	pop	{r4, pc}
 800c72a:	46c0      	nop			@ (mov r8, r8)
 800c72c:	20000108 	.word	0x20000108
 800c730:	0800d295 	.word	0x0800d295
 800c734:	20000118 	.word	0x20000118

0800c738 <cleanup_stdio>:
 800c738:	6841      	ldr	r1, [r0, #4]
 800c73a:	4b0b      	ldr	r3, [pc, #44]	@ (800c768 <cleanup_stdio+0x30>)
 800c73c:	b510      	push	{r4, lr}
 800c73e:	0004      	movs	r4, r0
 800c740:	4299      	cmp	r1, r3
 800c742:	d001      	beq.n	800c748 <cleanup_stdio+0x10>
 800c744:	f000 fda6 	bl	800d294 <_fflush_r>
 800c748:	68a1      	ldr	r1, [r4, #8]
 800c74a:	4b08      	ldr	r3, [pc, #32]	@ (800c76c <cleanup_stdio+0x34>)
 800c74c:	4299      	cmp	r1, r3
 800c74e:	d002      	beq.n	800c756 <cleanup_stdio+0x1e>
 800c750:	0020      	movs	r0, r4
 800c752:	f000 fd9f 	bl	800d294 <_fflush_r>
 800c756:	68e1      	ldr	r1, [r4, #12]
 800c758:	4b05      	ldr	r3, [pc, #20]	@ (800c770 <cleanup_stdio+0x38>)
 800c75a:	4299      	cmp	r1, r3
 800c75c:	d002      	beq.n	800c764 <cleanup_stdio+0x2c>
 800c75e:	0020      	movs	r0, r4
 800c760:	f000 fd98 	bl	800d294 <_fflush_r>
 800c764:	bd10      	pop	{r4, pc}
 800c766:	46c0      	nop			@ (mov r8, r8)
 800c768:	20001eb4 	.word	0x20001eb4
 800c76c:	20001f1c 	.word	0x20001f1c
 800c770:	20001f84 	.word	0x20001f84

0800c774 <global_stdio_init.part.0>:
 800c774:	b510      	push	{r4, lr}
 800c776:	4b09      	ldr	r3, [pc, #36]	@ (800c79c <global_stdio_init.part.0+0x28>)
 800c778:	4a09      	ldr	r2, [pc, #36]	@ (800c7a0 <global_stdio_init.part.0+0x2c>)
 800c77a:	2104      	movs	r1, #4
 800c77c:	601a      	str	r2, [r3, #0]
 800c77e:	4809      	ldr	r0, [pc, #36]	@ (800c7a4 <global_stdio_init.part.0+0x30>)
 800c780:	2200      	movs	r2, #0
 800c782:	f7ff ff95 	bl	800c6b0 <std>
 800c786:	2201      	movs	r2, #1
 800c788:	2109      	movs	r1, #9
 800c78a:	4807      	ldr	r0, [pc, #28]	@ (800c7a8 <global_stdio_init.part.0+0x34>)
 800c78c:	f7ff ff90 	bl	800c6b0 <std>
 800c790:	2202      	movs	r2, #2
 800c792:	2112      	movs	r1, #18
 800c794:	4805      	ldr	r0, [pc, #20]	@ (800c7ac <global_stdio_init.part.0+0x38>)
 800c796:	f7ff ff8b 	bl	800c6b0 <std>
 800c79a:	bd10      	pop	{r4, pc}
 800c79c:	20001fec 	.word	0x20001fec
 800c7a0:	0800c71d 	.word	0x0800c71d
 800c7a4:	20001eb4 	.word	0x20001eb4
 800c7a8:	20001f1c 	.word	0x20001f1c
 800c7ac:	20001f84 	.word	0x20001f84

0800c7b0 <__sfp_lock_acquire>:
 800c7b0:	b510      	push	{r4, lr}
 800c7b2:	4802      	ldr	r0, [pc, #8]	@ (800c7bc <__sfp_lock_acquire+0xc>)
 800c7b4:	f000 f927 	bl	800ca06 <__retarget_lock_acquire_recursive>
 800c7b8:	bd10      	pop	{r4, pc}
 800c7ba:	46c0      	nop			@ (mov r8, r8)
 800c7bc:	20001ff5 	.word	0x20001ff5

0800c7c0 <__sfp_lock_release>:
 800c7c0:	b510      	push	{r4, lr}
 800c7c2:	4802      	ldr	r0, [pc, #8]	@ (800c7cc <__sfp_lock_release+0xc>)
 800c7c4:	f000 f920 	bl	800ca08 <__retarget_lock_release_recursive>
 800c7c8:	bd10      	pop	{r4, pc}
 800c7ca:	46c0      	nop			@ (mov r8, r8)
 800c7cc:	20001ff5 	.word	0x20001ff5

0800c7d0 <__sinit>:
 800c7d0:	b510      	push	{r4, lr}
 800c7d2:	0004      	movs	r4, r0
 800c7d4:	f7ff ffec 	bl	800c7b0 <__sfp_lock_acquire>
 800c7d8:	6a23      	ldr	r3, [r4, #32]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d002      	beq.n	800c7e4 <__sinit+0x14>
 800c7de:	f7ff ffef 	bl	800c7c0 <__sfp_lock_release>
 800c7e2:	bd10      	pop	{r4, pc}
 800c7e4:	4b04      	ldr	r3, [pc, #16]	@ (800c7f8 <__sinit+0x28>)
 800c7e6:	6223      	str	r3, [r4, #32]
 800c7e8:	4b04      	ldr	r3, [pc, #16]	@ (800c7fc <__sinit+0x2c>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d1f6      	bne.n	800c7de <__sinit+0xe>
 800c7f0:	f7ff ffc0 	bl	800c774 <global_stdio_init.part.0>
 800c7f4:	e7f3      	b.n	800c7de <__sinit+0xe>
 800c7f6:	46c0      	nop			@ (mov r8, r8)
 800c7f8:	0800c739 	.word	0x0800c739
 800c7fc:	20001fec 	.word	0x20001fec

0800c800 <_fwalk_sglue>:
 800c800:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c802:	0014      	movs	r4, r2
 800c804:	2600      	movs	r6, #0
 800c806:	9000      	str	r0, [sp, #0]
 800c808:	9101      	str	r1, [sp, #4]
 800c80a:	68a5      	ldr	r5, [r4, #8]
 800c80c:	6867      	ldr	r7, [r4, #4]
 800c80e:	3f01      	subs	r7, #1
 800c810:	d504      	bpl.n	800c81c <_fwalk_sglue+0x1c>
 800c812:	6824      	ldr	r4, [r4, #0]
 800c814:	2c00      	cmp	r4, #0
 800c816:	d1f8      	bne.n	800c80a <_fwalk_sglue+0xa>
 800c818:	0030      	movs	r0, r6
 800c81a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c81c:	89ab      	ldrh	r3, [r5, #12]
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d908      	bls.n	800c834 <_fwalk_sglue+0x34>
 800c822:	220e      	movs	r2, #14
 800c824:	5eab      	ldrsh	r3, [r5, r2]
 800c826:	3301      	adds	r3, #1
 800c828:	d004      	beq.n	800c834 <_fwalk_sglue+0x34>
 800c82a:	0029      	movs	r1, r5
 800c82c:	9800      	ldr	r0, [sp, #0]
 800c82e:	9b01      	ldr	r3, [sp, #4]
 800c830:	4798      	blx	r3
 800c832:	4306      	orrs	r6, r0
 800c834:	3568      	adds	r5, #104	@ 0x68
 800c836:	e7ea      	b.n	800c80e <_fwalk_sglue+0xe>

0800c838 <iprintf>:
 800c838:	b40f      	push	{r0, r1, r2, r3}
 800c83a:	b507      	push	{r0, r1, r2, lr}
 800c83c:	4905      	ldr	r1, [pc, #20]	@ (800c854 <iprintf+0x1c>)
 800c83e:	ab04      	add	r3, sp, #16
 800c840:	6808      	ldr	r0, [r1, #0]
 800c842:	cb04      	ldmia	r3!, {r2}
 800c844:	6881      	ldr	r1, [r0, #8]
 800c846:	9301      	str	r3, [sp, #4]
 800c848:	f000 fa04 	bl	800cc54 <_vfiprintf_r>
 800c84c:	b003      	add	sp, #12
 800c84e:	bc08      	pop	{r3}
 800c850:	b004      	add	sp, #16
 800c852:	4718      	bx	r3
 800c854:	20000114 	.word	0x20000114

0800c858 <putchar>:
 800c858:	b510      	push	{r4, lr}
 800c85a:	4b03      	ldr	r3, [pc, #12]	@ (800c868 <putchar+0x10>)
 800c85c:	0001      	movs	r1, r0
 800c85e:	6818      	ldr	r0, [r3, #0]
 800c860:	6882      	ldr	r2, [r0, #8]
 800c862:	f000 fd42 	bl	800d2ea <_putc_r>
 800c866:	bd10      	pop	{r4, pc}
 800c868:	20000114 	.word	0x20000114

0800c86c <__sread>:
 800c86c:	b570      	push	{r4, r5, r6, lr}
 800c86e:	000c      	movs	r4, r1
 800c870:	250e      	movs	r5, #14
 800c872:	5f49      	ldrsh	r1, [r1, r5]
 800c874:	f000 f874 	bl	800c960 <_read_r>
 800c878:	2800      	cmp	r0, #0
 800c87a:	db03      	blt.n	800c884 <__sread+0x18>
 800c87c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800c87e:	181b      	adds	r3, r3, r0
 800c880:	6563      	str	r3, [r4, #84]	@ 0x54
 800c882:	bd70      	pop	{r4, r5, r6, pc}
 800c884:	89a3      	ldrh	r3, [r4, #12]
 800c886:	4a02      	ldr	r2, [pc, #8]	@ (800c890 <__sread+0x24>)
 800c888:	4013      	ands	r3, r2
 800c88a:	81a3      	strh	r3, [r4, #12]
 800c88c:	e7f9      	b.n	800c882 <__sread+0x16>
 800c88e:	46c0      	nop			@ (mov r8, r8)
 800c890:	ffffefff 	.word	0xffffefff

0800c894 <__swrite>:
 800c894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c896:	001f      	movs	r7, r3
 800c898:	898b      	ldrh	r3, [r1, #12]
 800c89a:	0005      	movs	r5, r0
 800c89c:	000c      	movs	r4, r1
 800c89e:	0016      	movs	r6, r2
 800c8a0:	05db      	lsls	r3, r3, #23
 800c8a2:	d505      	bpl.n	800c8b0 <__swrite+0x1c>
 800c8a4:	230e      	movs	r3, #14
 800c8a6:	5ec9      	ldrsh	r1, [r1, r3]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	2302      	movs	r3, #2
 800c8ac:	f000 f844 	bl	800c938 <_lseek_r>
 800c8b0:	89a3      	ldrh	r3, [r4, #12]
 800c8b2:	4a05      	ldr	r2, [pc, #20]	@ (800c8c8 <__swrite+0x34>)
 800c8b4:	0028      	movs	r0, r5
 800c8b6:	4013      	ands	r3, r2
 800c8b8:	81a3      	strh	r3, [r4, #12]
 800c8ba:	0032      	movs	r2, r6
 800c8bc:	230e      	movs	r3, #14
 800c8be:	5ee1      	ldrsh	r1, [r4, r3]
 800c8c0:	003b      	movs	r3, r7
 800c8c2:	f000 f861 	bl	800c988 <_write_r>
 800c8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8c8:	ffffefff 	.word	0xffffefff

0800c8cc <__sseek>:
 800c8cc:	b570      	push	{r4, r5, r6, lr}
 800c8ce:	000c      	movs	r4, r1
 800c8d0:	250e      	movs	r5, #14
 800c8d2:	5f49      	ldrsh	r1, [r1, r5]
 800c8d4:	f000 f830 	bl	800c938 <_lseek_r>
 800c8d8:	89a3      	ldrh	r3, [r4, #12]
 800c8da:	1c42      	adds	r2, r0, #1
 800c8dc:	d103      	bne.n	800c8e6 <__sseek+0x1a>
 800c8de:	4a05      	ldr	r2, [pc, #20]	@ (800c8f4 <__sseek+0x28>)
 800c8e0:	4013      	ands	r3, r2
 800c8e2:	81a3      	strh	r3, [r4, #12]
 800c8e4:	bd70      	pop	{r4, r5, r6, pc}
 800c8e6:	2280      	movs	r2, #128	@ 0x80
 800c8e8:	0152      	lsls	r2, r2, #5
 800c8ea:	4313      	orrs	r3, r2
 800c8ec:	81a3      	strh	r3, [r4, #12]
 800c8ee:	6560      	str	r0, [r4, #84]	@ 0x54
 800c8f0:	e7f8      	b.n	800c8e4 <__sseek+0x18>
 800c8f2:	46c0      	nop			@ (mov r8, r8)
 800c8f4:	ffffefff 	.word	0xffffefff

0800c8f8 <__sclose>:
 800c8f8:	b510      	push	{r4, lr}
 800c8fa:	230e      	movs	r3, #14
 800c8fc:	5ec9      	ldrsh	r1, [r1, r3]
 800c8fe:	f000 f809 	bl	800c914 <_close_r>
 800c902:	bd10      	pop	{r4, pc}

0800c904 <memset>:
 800c904:	0003      	movs	r3, r0
 800c906:	1882      	adds	r2, r0, r2
 800c908:	4293      	cmp	r3, r2
 800c90a:	d100      	bne.n	800c90e <memset+0xa>
 800c90c:	4770      	bx	lr
 800c90e:	7019      	strb	r1, [r3, #0]
 800c910:	3301      	adds	r3, #1
 800c912:	e7f9      	b.n	800c908 <memset+0x4>

0800c914 <_close_r>:
 800c914:	2300      	movs	r3, #0
 800c916:	b570      	push	{r4, r5, r6, lr}
 800c918:	4d06      	ldr	r5, [pc, #24]	@ (800c934 <_close_r+0x20>)
 800c91a:	0004      	movs	r4, r0
 800c91c:	0008      	movs	r0, r1
 800c91e:	602b      	str	r3, [r5, #0]
 800c920:	f7f4 fd97 	bl	8001452 <_close>
 800c924:	1c43      	adds	r3, r0, #1
 800c926:	d103      	bne.n	800c930 <_close_r+0x1c>
 800c928:	682b      	ldr	r3, [r5, #0]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d000      	beq.n	800c930 <_close_r+0x1c>
 800c92e:	6023      	str	r3, [r4, #0]
 800c930:	bd70      	pop	{r4, r5, r6, pc}
 800c932:	46c0      	nop			@ (mov r8, r8)
 800c934:	20001ff0 	.word	0x20001ff0

0800c938 <_lseek_r>:
 800c938:	b570      	push	{r4, r5, r6, lr}
 800c93a:	0004      	movs	r4, r0
 800c93c:	0008      	movs	r0, r1
 800c93e:	0011      	movs	r1, r2
 800c940:	001a      	movs	r2, r3
 800c942:	2300      	movs	r3, #0
 800c944:	4d05      	ldr	r5, [pc, #20]	@ (800c95c <_lseek_r+0x24>)
 800c946:	602b      	str	r3, [r5, #0]
 800c948:	f7f4 fda4 	bl	8001494 <_lseek>
 800c94c:	1c43      	adds	r3, r0, #1
 800c94e:	d103      	bne.n	800c958 <_lseek_r+0x20>
 800c950:	682b      	ldr	r3, [r5, #0]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d000      	beq.n	800c958 <_lseek_r+0x20>
 800c956:	6023      	str	r3, [r4, #0]
 800c958:	bd70      	pop	{r4, r5, r6, pc}
 800c95a:	46c0      	nop			@ (mov r8, r8)
 800c95c:	20001ff0 	.word	0x20001ff0

0800c960 <_read_r>:
 800c960:	b570      	push	{r4, r5, r6, lr}
 800c962:	0004      	movs	r4, r0
 800c964:	0008      	movs	r0, r1
 800c966:	0011      	movs	r1, r2
 800c968:	001a      	movs	r2, r3
 800c96a:	2300      	movs	r3, #0
 800c96c:	4d05      	ldr	r5, [pc, #20]	@ (800c984 <_read_r+0x24>)
 800c96e:	602b      	str	r3, [r5, #0]
 800c970:	f7f4 fd36 	bl	80013e0 <_read>
 800c974:	1c43      	adds	r3, r0, #1
 800c976:	d103      	bne.n	800c980 <_read_r+0x20>
 800c978:	682b      	ldr	r3, [r5, #0]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d000      	beq.n	800c980 <_read_r+0x20>
 800c97e:	6023      	str	r3, [r4, #0]
 800c980:	bd70      	pop	{r4, r5, r6, pc}
 800c982:	46c0      	nop			@ (mov r8, r8)
 800c984:	20001ff0 	.word	0x20001ff0

0800c988 <_write_r>:
 800c988:	b570      	push	{r4, r5, r6, lr}
 800c98a:	0004      	movs	r4, r0
 800c98c:	0008      	movs	r0, r1
 800c98e:	0011      	movs	r1, r2
 800c990:	001a      	movs	r2, r3
 800c992:	2300      	movs	r3, #0
 800c994:	4d05      	ldr	r5, [pc, #20]	@ (800c9ac <_write_r+0x24>)
 800c996:	602b      	str	r3, [r5, #0]
 800c998:	f7f4 fd3f 	bl	800141a <_write>
 800c99c:	1c43      	adds	r3, r0, #1
 800c99e:	d103      	bne.n	800c9a8 <_write_r+0x20>
 800c9a0:	682b      	ldr	r3, [r5, #0]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d000      	beq.n	800c9a8 <_write_r+0x20>
 800c9a6:	6023      	str	r3, [r4, #0]
 800c9a8:	bd70      	pop	{r4, r5, r6, pc}
 800c9aa:	46c0      	nop			@ (mov r8, r8)
 800c9ac:	20001ff0 	.word	0x20001ff0

0800c9b0 <__errno>:
 800c9b0:	4b01      	ldr	r3, [pc, #4]	@ (800c9b8 <__errno+0x8>)
 800c9b2:	6818      	ldr	r0, [r3, #0]
 800c9b4:	4770      	bx	lr
 800c9b6:	46c0      	nop			@ (mov r8, r8)
 800c9b8:	20000114 	.word	0x20000114

0800c9bc <__libc_init_array>:
 800c9bc:	b570      	push	{r4, r5, r6, lr}
 800c9be:	2600      	movs	r6, #0
 800c9c0:	4c0c      	ldr	r4, [pc, #48]	@ (800c9f4 <__libc_init_array+0x38>)
 800c9c2:	4d0d      	ldr	r5, [pc, #52]	@ (800c9f8 <__libc_init_array+0x3c>)
 800c9c4:	1b64      	subs	r4, r4, r5
 800c9c6:	10a4      	asrs	r4, r4, #2
 800c9c8:	42a6      	cmp	r6, r4
 800c9ca:	d109      	bne.n	800c9e0 <__libc_init_array+0x24>
 800c9cc:	2600      	movs	r6, #0
 800c9ce:	f000 fe11 	bl	800d5f4 <_init>
 800c9d2:	4c0a      	ldr	r4, [pc, #40]	@ (800c9fc <__libc_init_array+0x40>)
 800c9d4:	4d0a      	ldr	r5, [pc, #40]	@ (800ca00 <__libc_init_array+0x44>)
 800c9d6:	1b64      	subs	r4, r4, r5
 800c9d8:	10a4      	asrs	r4, r4, #2
 800c9da:	42a6      	cmp	r6, r4
 800c9dc:	d105      	bne.n	800c9ea <__libc_init_array+0x2e>
 800c9de:	bd70      	pop	{r4, r5, r6, pc}
 800c9e0:	00b3      	lsls	r3, r6, #2
 800c9e2:	58eb      	ldr	r3, [r5, r3]
 800c9e4:	4798      	blx	r3
 800c9e6:	3601      	adds	r6, #1
 800c9e8:	e7ee      	b.n	800c9c8 <__libc_init_array+0xc>
 800c9ea:	00b3      	lsls	r3, r6, #2
 800c9ec:	58eb      	ldr	r3, [r5, r3]
 800c9ee:	4798      	blx	r3
 800c9f0:	3601      	adds	r6, #1
 800c9f2:	e7f2      	b.n	800c9da <__libc_init_array+0x1e>
 800c9f4:	0800d8c4 	.word	0x0800d8c4
 800c9f8:	0800d8c4 	.word	0x0800d8c4
 800c9fc:	0800d8c8 	.word	0x0800d8c8
 800ca00:	0800d8c4 	.word	0x0800d8c4

0800ca04 <__retarget_lock_init_recursive>:
 800ca04:	4770      	bx	lr

0800ca06 <__retarget_lock_acquire_recursive>:
 800ca06:	4770      	bx	lr

0800ca08 <__retarget_lock_release_recursive>:
 800ca08:	4770      	bx	lr
	...

0800ca0c <_free_r>:
 800ca0c:	b570      	push	{r4, r5, r6, lr}
 800ca0e:	0005      	movs	r5, r0
 800ca10:	1e0c      	subs	r4, r1, #0
 800ca12:	d010      	beq.n	800ca36 <_free_r+0x2a>
 800ca14:	3c04      	subs	r4, #4
 800ca16:	6823      	ldr	r3, [r4, #0]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	da00      	bge.n	800ca1e <_free_r+0x12>
 800ca1c:	18e4      	adds	r4, r4, r3
 800ca1e:	0028      	movs	r0, r5
 800ca20:	f000 f8e0 	bl	800cbe4 <__malloc_lock>
 800ca24:	4a1d      	ldr	r2, [pc, #116]	@ (800ca9c <_free_r+0x90>)
 800ca26:	6813      	ldr	r3, [r2, #0]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d105      	bne.n	800ca38 <_free_r+0x2c>
 800ca2c:	6063      	str	r3, [r4, #4]
 800ca2e:	6014      	str	r4, [r2, #0]
 800ca30:	0028      	movs	r0, r5
 800ca32:	f000 f8df 	bl	800cbf4 <__malloc_unlock>
 800ca36:	bd70      	pop	{r4, r5, r6, pc}
 800ca38:	42a3      	cmp	r3, r4
 800ca3a:	d908      	bls.n	800ca4e <_free_r+0x42>
 800ca3c:	6820      	ldr	r0, [r4, #0]
 800ca3e:	1821      	adds	r1, r4, r0
 800ca40:	428b      	cmp	r3, r1
 800ca42:	d1f3      	bne.n	800ca2c <_free_r+0x20>
 800ca44:	6819      	ldr	r1, [r3, #0]
 800ca46:	685b      	ldr	r3, [r3, #4]
 800ca48:	1809      	adds	r1, r1, r0
 800ca4a:	6021      	str	r1, [r4, #0]
 800ca4c:	e7ee      	b.n	800ca2c <_free_r+0x20>
 800ca4e:	001a      	movs	r2, r3
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d001      	beq.n	800ca5a <_free_r+0x4e>
 800ca56:	42a3      	cmp	r3, r4
 800ca58:	d9f9      	bls.n	800ca4e <_free_r+0x42>
 800ca5a:	6811      	ldr	r1, [r2, #0]
 800ca5c:	1850      	adds	r0, r2, r1
 800ca5e:	42a0      	cmp	r0, r4
 800ca60:	d10b      	bne.n	800ca7a <_free_r+0x6e>
 800ca62:	6820      	ldr	r0, [r4, #0]
 800ca64:	1809      	adds	r1, r1, r0
 800ca66:	1850      	adds	r0, r2, r1
 800ca68:	6011      	str	r1, [r2, #0]
 800ca6a:	4283      	cmp	r3, r0
 800ca6c:	d1e0      	bne.n	800ca30 <_free_r+0x24>
 800ca6e:	6818      	ldr	r0, [r3, #0]
 800ca70:	685b      	ldr	r3, [r3, #4]
 800ca72:	1841      	adds	r1, r0, r1
 800ca74:	6011      	str	r1, [r2, #0]
 800ca76:	6053      	str	r3, [r2, #4]
 800ca78:	e7da      	b.n	800ca30 <_free_r+0x24>
 800ca7a:	42a0      	cmp	r0, r4
 800ca7c:	d902      	bls.n	800ca84 <_free_r+0x78>
 800ca7e:	230c      	movs	r3, #12
 800ca80:	602b      	str	r3, [r5, #0]
 800ca82:	e7d5      	b.n	800ca30 <_free_r+0x24>
 800ca84:	6820      	ldr	r0, [r4, #0]
 800ca86:	1821      	adds	r1, r4, r0
 800ca88:	428b      	cmp	r3, r1
 800ca8a:	d103      	bne.n	800ca94 <_free_r+0x88>
 800ca8c:	6819      	ldr	r1, [r3, #0]
 800ca8e:	685b      	ldr	r3, [r3, #4]
 800ca90:	1809      	adds	r1, r1, r0
 800ca92:	6021      	str	r1, [r4, #0]
 800ca94:	6063      	str	r3, [r4, #4]
 800ca96:	6054      	str	r4, [r2, #4]
 800ca98:	e7ca      	b.n	800ca30 <_free_r+0x24>
 800ca9a:	46c0      	nop			@ (mov r8, r8)
 800ca9c:	20001ffc 	.word	0x20001ffc

0800caa0 <sbrk_aligned>:
 800caa0:	b570      	push	{r4, r5, r6, lr}
 800caa2:	4e0f      	ldr	r6, [pc, #60]	@ (800cae0 <sbrk_aligned+0x40>)
 800caa4:	000d      	movs	r5, r1
 800caa6:	6831      	ldr	r1, [r6, #0]
 800caa8:	0004      	movs	r4, r0
 800caaa:	2900      	cmp	r1, #0
 800caac:	d102      	bne.n	800cab4 <sbrk_aligned+0x14>
 800caae:	f000 fcf3 	bl	800d498 <_sbrk_r>
 800cab2:	6030      	str	r0, [r6, #0]
 800cab4:	0029      	movs	r1, r5
 800cab6:	0020      	movs	r0, r4
 800cab8:	f000 fcee 	bl	800d498 <_sbrk_r>
 800cabc:	1c43      	adds	r3, r0, #1
 800cabe:	d103      	bne.n	800cac8 <sbrk_aligned+0x28>
 800cac0:	2501      	movs	r5, #1
 800cac2:	426d      	negs	r5, r5
 800cac4:	0028      	movs	r0, r5
 800cac6:	bd70      	pop	{r4, r5, r6, pc}
 800cac8:	2303      	movs	r3, #3
 800caca:	1cc5      	adds	r5, r0, #3
 800cacc:	439d      	bics	r5, r3
 800cace:	42a8      	cmp	r0, r5
 800cad0:	d0f8      	beq.n	800cac4 <sbrk_aligned+0x24>
 800cad2:	1a29      	subs	r1, r5, r0
 800cad4:	0020      	movs	r0, r4
 800cad6:	f000 fcdf 	bl	800d498 <_sbrk_r>
 800cada:	3001      	adds	r0, #1
 800cadc:	d1f2      	bne.n	800cac4 <sbrk_aligned+0x24>
 800cade:	e7ef      	b.n	800cac0 <sbrk_aligned+0x20>
 800cae0:	20001ff8 	.word	0x20001ff8

0800cae4 <_malloc_r>:
 800cae4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cae6:	2203      	movs	r2, #3
 800cae8:	1ccb      	adds	r3, r1, #3
 800caea:	4393      	bics	r3, r2
 800caec:	3308      	adds	r3, #8
 800caee:	0005      	movs	r5, r0
 800caf0:	001f      	movs	r7, r3
 800caf2:	2b0c      	cmp	r3, #12
 800caf4:	d234      	bcs.n	800cb60 <_malloc_r+0x7c>
 800caf6:	270c      	movs	r7, #12
 800caf8:	42b9      	cmp	r1, r7
 800cafa:	d833      	bhi.n	800cb64 <_malloc_r+0x80>
 800cafc:	0028      	movs	r0, r5
 800cafe:	f000 f871 	bl	800cbe4 <__malloc_lock>
 800cb02:	4e37      	ldr	r6, [pc, #220]	@ (800cbe0 <_malloc_r+0xfc>)
 800cb04:	6833      	ldr	r3, [r6, #0]
 800cb06:	001c      	movs	r4, r3
 800cb08:	2c00      	cmp	r4, #0
 800cb0a:	d12f      	bne.n	800cb6c <_malloc_r+0x88>
 800cb0c:	0039      	movs	r1, r7
 800cb0e:	0028      	movs	r0, r5
 800cb10:	f7ff ffc6 	bl	800caa0 <sbrk_aligned>
 800cb14:	0004      	movs	r4, r0
 800cb16:	1c43      	adds	r3, r0, #1
 800cb18:	d15f      	bne.n	800cbda <_malloc_r+0xf6>
 800cb1a:	6834      	ldr	r4, [r6, #0]
 800cb1c:	9400      	str	r4, [sp, #0]
 800cb1e:	9b00      	ldr	r3, [sp, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d14a      	bne.n	800cbba <_malloc_r+0xd6>
 800cb24:	2c00      	cmp	r4, #0
 800cb26:	d052      	beq.n	800cbce <_malloc_r+0xea>
 800cb28:	6823      	ldr	r3, [r4, #0]
 800cb2a:	0028      	movs	r0, r5
 800cb2c:	18e3      	adds	r3, r4, r3
 800cb2e:	9900      	ldr	r1, [sp, #0]
 800cb30:	9301      	str	r3, [sp, #4]
 800cb32:	f000 fcb1 	bl	800d498 <_sbrk_r>
 800cb36:	9b01      	ldr	r3, [sp, #4]
 800cb38:	4283      	cmp	r3, r0
 800cb3a:	d148      	bne.n	800cbce <_malloc_r+0xea>
 800cb3c:	6823      	ldr	r3, [r4, #0]
 800cb3e:	0028      	movs	r0, r5
 800cb40:	1aff      	subs	r7, r7, r3
 800cb42:	0039      	movs	r1, r7
 800cb44:	f7ff ffac 	bl	800caa0 <sbrk_aligned>
 800cb48:	3001      	adds	r0, #1
 800cb4a:	d040      	beq.n	800cbce <_malloc_r+0xea>
 800cb4c:	6823      	ldr	r3, [r4, #0]
 800cb4e:	19db      	adds	r3, r3, r7
 800cb50:	6023      	str	r3, [r4, #0]
 800cb52:	6833      	ldr	r3, [r6, #0]
 800cb54:	685a      	ldr	r2, [r3, #4]
 800cb56:	2a00      	cmp	r2, #0
 800cb58:	d133      	bne.n	800cbc2 <_malloc_r+0xde>
 800cb5a:	9b00      	ldr	r3, [sp, #0]
 800cb5c:	6033      	str	r3, [r6, #0]
 800cb5e:	e019      	b.n	800cb94 <_malloc_r+0xb0>
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	dac9      	bge.n	800caf8 <_malloc_r+0x14>
 800cb64:	230c      	movs	r3, #12
 800cb66:	602b      	str	r3, [r5, #0]
 800cb68:	2000      	movs	r0, #0
 800cb6a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cb6c:	6821      	ldr	r1, [r4, #0]
 800cb6e:	1bc9      	subs	r1, r1, r7
 800cb70:	d420      	bmi.n	800cbb4 <_malloc_r+0xd0>
 800cb72:	290b      	cmp	r1, #11
 800cb74:	d90a      	bls.n	800cb8c <_malloc_r+0xa8>
 800cb76:	19e2      	adds	r2, r4, r7
 800cb78:	6027      	str	r7, [r4, #0]
 800cb7a:	42a3      	cmp	r3, r4
 800cb7c:	d104      	bne.n	800cb88 <_malloc_r+0xa4>
 800cb7e:	6032      	str	r2, [r6, #0]
 800cb80:	6863      	ldr	r3, [r4, #4]
 800cb82:	6011      	str	r1, [r2, #0]
 800cb84:	6053      	str	r3, [r2, #4]
 800cb86:	e005      	b.n	800cb94 <_malloc_r+0xb0>
 800cb88:	605a      	str	r2, [r3, #4]
 800cb8a:	e7f9      	b.n	800cb80 <_malloc_r+0x9c>
 800cb8c:	6862      	ldr	r2, [r4, #4]
 800cb8e:	42a3      	cmp	r3, r4
 800cb90:	d10e      	bne.n	800cbb0 <_malloc_r+0xcc>
 800cb92:	6032      	str	r2, [r6, #0]
 800cb94:	0028      	movs	r0, r5
 800cb96:	f000 f82d 	bl	800cbf4 <__malloc_unlock>
 800cb9a:	0020      	movs	r0, r4
 800cb9c:	2207      	movs	r2, #7
 800cb9e:	300b      	adds	r0, #11
 800cba0:	1d23      	adds	r3, r4, #4
 800cba2:	4390      	bics	r0, r2
 800cba4:	1ac2      	subs	r2, r0, r3
 800cba6:	4298      	cmp	r0, r3
 800cba8:	d0df      	beq.n	800cb6a <_malloc_r+0x86>
 800cbaa:	1a1b      	subs	r3, r3, r0
 800cbac:	50a3      	str	r3, [r4, r2]
 800cbae:	e7dc      	b.n	800cb6a <_malloc_r+0x86>
 800cbb0:	605a      	str	r2, [r3, #4]
 800cbb2:	e7ef      	b.n	800cb94 <_malloc_r+0xb0>
 800cbb4:	0023      	movs	r3, r4
 800cbb6:	6864      	ldr	r4, [r4, #4]
 800cbb8:	e7a6      	b.n	800cb08 <_malloc_r+0x24>
 800cbba:	9c00      	ldr	r4, [sp, #0]
 800cbbc:	6863      	ldr	r3, [r4, #4]
 800cbbe:	9300      	str	r3, [sp, #0]
 800cbc0:	e7ad      	b.n	800cb1e <_malloc_r+0x3a>
 800cbc2:	001a      	movs	r2, r3
 800cbc4:	685b      	ldr	r3, [r3, #4]
 800cbc6:	42a3      	cmp	r3, r4
 800cbc8:	d1fb      	bne.n	800cbc2 <_malloc_r+0xde>
 800cbca:	2300      	movs	r3, #0
 800cbcc:	e7da      	b.n	800cb84 <_malloc_r+0xa0>
 800cbce:	230c      	movs	r3, #12
 800cbd0:	0028      	movs	r0, r5
 800cbd2:	602b      	str	r3, [r5, #0]
 800cbd4:	f000 f80e 	bl	800cbf4 <__malloc_unlock>
 800cbd8:	e7c6      	b.n	800cb68 <_malloc_r+0x84>
 800cbda:	6007      	str	r7, [r0, #0]
 800cbdc:	e7da      	b.n	800cb94 <_malloc_r+0xb0>
 800cbde:	46c0      	nop			@ (mov r8, r8)
 800cbe0:	20001ffc 	.word	0x20001ffc

0800cbe4 <__malloc_lock>:
 800cbe4:	b510      	push	{r4, lr}
 800cbe6:	4802      	ldr	r0, [pc, #8]	@ (800cbf0 <__malloc_lock+0xc>)
 800cbe8:	f7ff ff0d 	bl	800ca06 <__retarget_lock_acquire_recursive>
 800cbec:	bd10      	pop	{r4, pc}
 800cbee:	46c0      	nop			@ (mov r8, r8)
 800cbf0:	20001ff4 	.word	0x20001ff4

0800cbf4 <__malloc_unlock>:
 800cbf4:	b510      	push	{r4, lr}
 800cbf6:	4802      	ldr	r0, [pc, #8]	@ (800cc00 <__malloc_unlock+0xc>)
 800cbf8:	f7ff ff06 	bl	800ca08 <__retarget_lock_release_recursive>
 800cbfc:	bd10      	pop	{r4, pc}
 800cbfe:	46c0      	nop			@ (mov r8, r8)
 800cc00:	20001ff4 	.word	0x20001ff4

0800cc04 <__sfputc_r>:
 800cc04:	6893      	ldr	r3, [r2, #8]
 800cc06:	b510      	push	{r4, lr}
 800cc08:	3b01      	subs	r3, #1
 800cc0a:	6093      	str	r3, [r2, #8]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	da04      	bge.n	800cc1a <__sfputc_r+0x16>
 800cc10:	6994      	ldr	r4, [r2, #24]
 800cc12:	42a3      	cmp	r3, r4
 800cc14:	db07      	blt.n	800cc26 <__sfputc_r+0x22>
 800cc16:	290a      	cmp	r1, #10
 800cc18:	d005      	beq.n	800cc26 <__sfputc_r+0x22>
 800cc1a:	6813      	ldr	r3, [r2, #0]
 800cc1c:	1c58      	adds	r0, r3, #1
 800cc1e:	6010      	str	r0, [r2, #0]
 800cc20:	7019      	strb	r1, [r3, #0]
 800cc22:	0008      	movs	r0, r1
 800cc24:	bd10      	pop	{r4, pc}
 800cc26:	f000 fb96 	bl	800d356 <__swbuf_r>
 800cc2a:	0001      	movs	r1, r0
 800cc2c:	e7f9      	b.n	800cc22 <__sfputc_r+0x1e>

0800cc2e <__sfputs_r>:
 800cc2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc30:	0006      	movs	r6, r0
 800cc32:	000f      	movs	r7, r1
 800cc34:	0014      	movs	r4, r2
 800cc36:	18d5      	adds	r5, r2, r3
 800cc38:	42ac      	cmp	r4, r5
 800cc3a:	d101      	bne.n	800cc40 <__sfputs_r+0x12>
 800cc3c:	2000      	movs	r0, #0
 800cc3e:	e007      	b.n	800cc50 <__sfputs_r+0x22>
 800cc40:	7821      	ldrb	r1, [r4, #0]
 800cc42:	003a      	movs	r2, r7
 800cc44:	0030      	movs	r0, r6
 800cc46:	f7ff ffdd 	bl	800cc04 <__sfputc_r>
 800cc4a:	3401      	adds	r4, #1
 800cc4c:	1c43      	adds	r3, r0, #1
 800cc4e:	d1f3      	bne.n	800cc38 <__sfputs_r+0xa>
 800cc50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cc54 <_vfiprintf_r>:
 800cc54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc56:	b0a1      	sub	sp, #132	@ 0x84
 800cc58:	000f      	movs	r7, r1
 800cc5a:	0015      	movs	r5, r2
 800cc5c:	001e      	movs	r6, r3
 800cc5e:	9003      	str	r0, [sp, #12]
 800cc60:	2800      	cmp	r0, #0
 800cc62:	d004      	beq.n	800cc6e <_vfiprintf_r+0x1a>
 800cc64:	6a03      	ldr	r3, [r0, #32]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d101      	bne.n	800cc6e <_vfiprintf_r+0x1a>
 800cc6a:	f7ff fdb1 	bl	800c7d0 <__sinit>
 800cc6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc70:	07db      	lsls	r3, r3, #31
 800cc72:	d405      	bmi.n	800cc80 <_vfiprintf_r+0x2c>
 800cc74:	89bb      	ldrh	r3, [r7, #12]
 800cc76:	059b      	lsls	r3, r3, #22
 800cc78:	d402      	bmi.n	800cc80 <_vfiprintf_r+0x2c>
 800cc7a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cc7c:	f7ff fec3 	bl	800ca06 <__retarget_lock_acquire_recursive>
 800cc80:	89bb      	ldrh	r3, [r7, #12]
 800cc82:	071b      	lsls	r3, r3, #28
 800cc84:	d502      	bpl.n	800cc8c <_vfiprintf_r+0x38>
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d113      	bne.n	800ccb4 <_vfiprintf_r+0x60>
 800cc8c:	0039      	movs	r1, r7
 800cc8e:	9803      	ldr	r0, [sp, #12]
 800cc90:	f000 fba4 	bl	800d3dc <__swsetup_r>
 800cc94:	2800      	cmp	r0, #0
 800cc96:	d00d      	beq.n	800ccb4 <_vfiprintf_r+0x60>
 800cc98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc9a:	07db      	lsls	r3, r3, #31
 800cc9c:	d503      	bpl.n	800cca6 <_vfiprintf_r+0x52>
 800cc9e:	2001      	movs	r0, #1
 800cca0:	4240      	negs	r0, r0
 800cca2:	b021      	add	sp, #132	@ 0x84
 800cca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cca6:	89bb      	ldrh	r3, [r7, #12]
 800cca8:	059b      	lsls	r3, r3, #22
 800ccaa:	d4f8      	bmi.n	800cc9e <_vfiprintf_r+0x4a>
 800ccac:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ccae:	f7ff feab 	bl	800ca08 <__retarget_lock_release_recursive>
 800ccb2:	e7f4      	b.n	800cc9e <_vfiprintf_r+0x4a>
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	ac08      	add	r4, sp, #32
 800ccb8:	6163      	str	r3, [r4, #20]
 800ccba:	3320      	adds	r3, #32
 800ccbc:	7663      	strb	r3, [r4, #25]
 800ccbe:	3310      	adds	r3, #16
 800ccc0:	76a3      	strb	r3, [r4, #26]
 800ccc2:	9607      	str	r6, [sp, #28]
 800ccc4:	002e      	movs	r6, r5
 800ccc6:	7833      	ldrb	r3, [r6, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d001      	beq.n	800ccd0 <_vfiprintf_r+0x7c>
 800cccc:	2b25      	cmp	r3, #37	@ 0x25
 800ccce:	d148      	bne.n	800cd62 <_vfiprintf_r+0x10e>
 800ccd0:	1b73      	subs	r3, r6, r5
 800ccd2:	9305      	str	r3, [sp, #20]
 800ccd4:	42ae      	cmp	r6, r5
 800ccd6:	d00b      	beq.n	800ccf0 <_vfiprintf_r+0x9c>
 800ccd8:	002a      	movs	r2, r5
 800ccda:	0039      	movs	r1, r7
 800ccdc:	9803      	ldr	r0, [sp, #12]
 800ccde:	f7ff ffa6 	bl	800cc2e <__sfputs_r>
 800cce2:	3001      	adds	r0, #1
 800cce4:	d100      	bne.n	800cce8 <_vfiprintf_r+0x94>
 800cce6:	e0ae      	b.n	800ce46 <_vfiprintf_r+0x1f2>
 800cce8:	6963      	ldr	r3, [r4, #20]
 800ccea:	9a05      	ldr	r2, [sp, #20]
 800ccec:	189b      	adds	r3, r3, r2
 800ccee:	6163      	str	r3, [r4, #20]
 800ccf0:	7833      	ldrb	r3, [r6, #0]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d100      	bne.n	800ccf8 <_vfiprintf_r+0xa4>
 800ccf6:	e0a6      	b.n	800ce46 <_vfiprintf_r+0x1f2>
 800ccf8:	2201      	movs	r2, #1
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	4252      	negs	r2, r2
 800ccfe:	6062      	str	r2, [r4, #4]
 800cd00:	a904      	add	r1, sp, #16
 800cd02:	3254      	adds	r2, #84	@ 0x54
 800cd04:	1852      	adds	r2, r2, r1
 800cd06:	1c75      	adds	r5, r6, #1
 800cd08:	6023      	str	r3, [r4, #0]
 800cd0a:	60e3      	str	r3, [r4, #12]
 800cd0c:	60a3      	str	r3, [r4, #8]
 800cd0e:	7013      	strb	r3, [r2, #0]
 800cd10:	65a3      	str	r3, [r4, #88]	@ 0x58
 800cd12:	4b59      	ldr	r3, [pc, #356]	@ (800ce78 <_vfiprintf_r+0x224>)
 800cd14:	2205      	movs	r2, #5
 800cd16:	0018      	movs	r0, r3
 800cd18:	7829      	ldrb	r1, [r5, #0]
 800cd1a:	9305      	str	r3, [sp, #20]
 800cd1c:	f000 fbce 	bl	800d4bc <memchr>
 800cd20:	1c6e      	adds	r6, r5, #1
 800cd22:	2800      	cmp	r0, #0
 800cd24:	d11f      	bne.n	800cd66 <_vfiprintf_r+0x112>
 800cd26:	6822      	ldr	r2, [r4, #0]
 800cd28:	06d3      	lsls	r3, r2, #27
 800cd2a:	d504      	bpl.n	800cd36 <_vfiprintf_r+0xe2>
 800cd2c:	2353      	movs	r3, #83	@ 0x53
 800cd2e:	a904      	add	r1, sp, #16
 800cd30:	185b      	adds	r3, r3, r1
 800cd32:	2120      	movs	r1, #32
 800cd34:	7019      	strb	r1, [r3, #0]
 800cd36:	0713      	lsls	r3, r2, #28
 800cd38:	d504      	bpl.n	800cd44 <_vfiprintf_r+0xf0>
 800cd3a:	2353      	movs	r3, #83	@ 0x53
 800cd3c:	a904      	add	r1, sp, #16
 800cd3e:	185b      	adds	r3, r3, r1
 800cd40:	212b      	movs	r1, #43	@ 0x2b
 800cd42:	7019      	strb	r1, [r3, #0]
 800cd44:	782b      	ldrb	r3, [r5, #0]
 800cd46:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd48:	d016      	beq.n	800cd78 <_vfiprintf_r+0x124>
 800cd4a:	002e      	movs	r6, r5
 800cd4c:	2100      	movs	r1, #0
 800cd4e:	200a      	movs	r0, #10
 800cd50:	68e3      	ldr	r3, [r4, #12]
 800cd52:	7832      	ldrb	r2, [r6, #0]
 800cd54:	1c75      	adds	r5, r6, #1
 800cd56:	3a30      	subs	r2, #48	@ 0x30
 800cd58:	2a09      	cmp	r2, #9
 800cd5a:	d950      	bls.n	800cdfe <_vfiprintf_r+0x1aa>
 800cd5c:	2900      	cmp	r1, #0
 800cd5e:	d111      	bne.n	800cd84 <_vfiprintf_r+0x130>
 800cd60:	e017      	b.n	800cd92 <_vfiprintf_r+0x13e>
 800cd62:	3601      	adds	r6, #1
 800cd64:	e7af      	b.n	800ccc6 <_vfiprintf_r+0x72>
 800cd66:	9b05      	ldr	r3, [sp, #20]
 800cd68:	6822      	ldr	r2, [r4, #0]
 800cd6a:	1ac0      	subs	r0, r0, r3
 800cd6c:	2301      	movs	r3, #1
 800cd6e:	4083      	lsls	r3, r0
 800cd70:	4313      	orrs	r3, r2
 800cd72:	0035      	movs	r5, r6
 800cd74:	6023      	str	r3, [r4, #0]
 800cd76:	e7cc      	b.n	800cd12 <_vfiprintf_r+0xbe>
 800cd78:	9b07      	ldr	r3, [sp, #28]
 800cd7a:	1d19      	adds	r1, r3, #4
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	9107      	str	r1, [sp, #28]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	db01      	blt.n	800cd88 <_vfiprintf_r+0x134>
 800cd84:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cd86:	e004      	b.n	800cd92 <_vfiprintf_r+0x13e>
 800cd88:	425b      	negs	r3, r3
 800cd8a:	60e3      	str	r3, [r4, #12]
 800cd8c:	2302      	movs	r3, #2
 800cd8e:	4313      	orrs	r3, r2
 800cd90:	6023      	str	r3, [r4, #0]
 800cd92:	7833      	ldrb	r3, [r6, #0]
 800cd94:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd96:	d10c      	bne.n	800cdb2 <_vfiprintf_r+0x15e>
 800cd98:	7873      	ldrb	r3, [r6, #1]
 800cd9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd9c:	d134      	bne.n	800ce08 <_vfiprintf_r+0x1b4>
 800cd9e:	9b07      	ldr	r3, [sp, #28]
 800cda0:	3602      	adds	r6, #2
 800cda2:	1d1a      	adds	r2, r3, #4
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	9207      	str	r2, [sp, #28]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	da01      	bge.n	800cdb0 <_vfiprintf_r+0x15c>
 800cdac:	2301      	movs	r3, #1
 800cdae:	425b      	negs	r3, r3
 800cdb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdb2:	4d32      	ldr	r5, [pc, #200]	@ (800ce7c <_vfiprintf_r+0x228>)
 800cdb4:	2203      	movs	r2, #3
 800cdb6:	0028      	movs	r0, r5
 800cdb8:	7831      	ldrb	r1, [r6, #0]
 800cdba:	f000 fb7f 	bl	800d4bc <memchr>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	d006      	beq.n	800cdd0 <_vfiprintf_r+0x17c>
 800cdc2:	2340      	movs	r3, #64	@ 0x40
 800cdc4:	1b40      	subs	r0, r0, r5
 800cdc6:	4083      	lsls	r3, r0
 800cdc8:	6822      	ldr	r2, [r4, #0]
 800cdca:	3601      	adds	r6, #1
 800cdcc:	4313      	orrs	r3, r2
 800cdce:	6023      	str	r3, [r4, #0]
 800cdd0:	7831      	ldrb	r1, [r6, #0]
 800cdd2:	2206      	movs	r2, #6
 800cdd4:	482a      	ldr	r0, [pc, #168]	@ (800ce80 <_vfiprintf_r+0x22c>)
 800cdd6:	1c75      	adds	r5, r6, #1
 800cdd8:	7621      	strb	r1, [r4, #24]
 800cdda:	f000 fb6f 	bl	800d4bc <memchr>
 800cdde:	2800      	cmp	r0, #0
 800cde0:	d040      	beq.n	800ce64 <_vfiprintf_r+0x210>
 800cde2:	4b28      	ldr	r3, [pc, #160]	@ (800ce84 <_vfiprintf_r+0x230>)
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d122      	bne.n	800ce2e <_vfiprintf_r+0x1da>
 800cde8:	2207      	movs	r2, #7
 800cdea:	9b07      	ldr	r3, [sp, #28]
 800cdec:	3307      	adds	r3, #7
 800cdee:	4393      	bics	r3, r2
 800cdf0:	3308      	adds	r3, #8
 800cdf2:	9307      	str	r3, [sp, #28]
 800cdf4:	6963      	ldr	r3, [r4, #20]
 800cdf6:	9a04      	ldr	r2, [sp, #16]
 800cdf8:	189b      	adds	r3, r3, r2
 800cdfa:	6163      	str	r3, [r4, #20]
 800cdfc:	e762      	b.n	800ccc4 <_vfiprintf_r+0x70>
 800cdfe:	4343      	muls	r3, r0
 800ce00:	002e      	movs	r6, r5
 800ce02:	2101      	movs	r1, #1
 800ce04:	189b      	adds	r3, r3, r2
 800ce06:	e7a4      	b.n	800cd52 <_vfiprintf_r+0xfe>
 800ce08:	2300      	movs	r3, #0
 800ce0a:	200a      	movs	r0, #10
 800ce0c:	0019      	movs	r1, r3
 800ce0e:	3601      	adds	r6, #1
 800ce10:	6063      	str	r3, [r4, #4]
 800ce12:	7832      	ldrb	r2, [r6, #0]
 800ce14:	1c75      	adds	r5, r6, #1
 800ce16:	3a30      	subs	r2, #48	@ 0x30
 800ce18:	2a09      	cmp	r2, #9
 800ce1a:	d903      	bls.n	800ce24 <_vfiprintf_r+0x1d0>
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d0c8      	beq.n	800cdb2 <_vfiprintf_r+0x15e>
 800ce20:	9109      	str	r1, [sp, #36]	@ 0x24
 800ce22:	e7c6      	b.n	800cdb2 <_vfiprintf_r+0x15e>
 800ce24:	4341      	muls	r1, r0
 800ce26:	002e      	movs	r6, r5
 800ce28:	2301      	movs	r3, #1
 800ce2a:	1889      	adds	r1, r1, r2
 800ce2c:	e7f1      	b.n	800ce12 <_vfiprintf_r+0x1be>
 800ce2e:	aa07      	add	r2, sp, #28
 800ce30:	9200      	str	r2, [sp, #0]
 800ce32:	0021      	movs	r1, r4
 800ce34:	003a      	movs	r2, r7
 800ce36:	4b14      	ldr	r3, [pc, #80]	@ (800ce88 <_vfiprintf_r+0x234>)
 800ce38:	9803      	ldr	r0, [sp, #12]
 800ce3a:	e000      	b.n	800ce3e <_vfiprintf_r+0x1ea>
 800ce3c:	bf00      	nop
 800ce3e:	9004      	str	r0, [sp, #16]
 800ce40:	9b04      	ldr	r3, [sp, #16]
 800ce42:	3301      	adds	r3, #1
 800ce44:	d1d6      	bne.n	800cdf4 <_vfiprintf_r+0x1a0>
 800ce46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ce48:	07db      	lsls	r3, r3, #31
 800ce4a:	d405      	bmi.n	800ce58 <_vfiprintf_r+0x204>
 800ce4c:	89bb      	ldrh	r3, [r7, #12]
 800ce4e:	059b      	lsls	r3, r3, #22
 800ce50:	d402      	bmi.n	800ce58 <_vfiprintf_r+0x204>
 800ce52:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ce54:	f7ff fdd8 	bl	800ca08 <__retarget_lock_release_recursive>
 800ce58:	89bb      	ldrh	r3, [r7, #12]
 800ce5a:	065b      	lsls	r3, r3, #25
 800ce5c:	d500      	bpl.n	800ce60 <_vfiprintf_r+0x20c>
 800ce5e:	e71e      	b.n	800cc9e <_vfiprintf_r+0x4a>
 800ce60:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ce62:	e71e      	b.n	800cca2 <_vfiprintf_r+0x4e>
 800ce64:	aa07      	add	r2, sp, #28
 800ce66:	9200      	str	r2, [sp, #0]
 800ce68:	0021      	movs	r1, r4
 800ce6a:	003a      	movs	r2, r7
 800ce6c:	4b06      	ldr	r3, [pc, #24]	@ (800ce88 <_vfiprintf_r+0x234>)
 800ce6e:	9803      	ldr	r0, [sp, #12]
 800ce70:	f000 f87c 	bl	800cf6c <_printf_i>
 800ce74:	e7e3      	b.n	800ce3e <_vfiprintf_r+0x1ea>
 800ce76:	46c0      	nop			@ (mov r8, r8)
 800ce78:	0800d888 	.word	0x0800d888
 800ce7c:	0800d88e 	.word	0x0800d88e
 800ce80:	0800d892 	.word	0x0800d892
 800ce84:	00000000 	.word	0x00000000
 800ce88:	0800cc2f 	.word	0x0800cc2f

0800ce8c <_printf_common>:
 800ce8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce8e:	0016      	movs	r6, r2
 800ce90:	9301      	str	r3, [sp, #4]
 800ce92:	688a      	ldr	r2, [r1, #8]
 800ce94:	690b      	ldr	r3, [r1, #16]
 800ce96:	000c      	movs	r4, r1
 800ce98:	9000      	str	r0, [sp, #0]
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	da00      	bge.n	800cea0 <_printf_common+0x14>
 800ce9e:	0013      	movs	r3, r2
 800cea0:	0022      	movs	r2, r4
 800cea2:	6033      	str	r3, [r6, #0]
 800cea4:	3243      	adds	r2, #67	@ 0x43
 800cea6:	7812      	ldrb	r2, [r2, #0]
 800cea8:	2a00      	cmp	r2, #0
 800ceaa:	d001      	beq.n	800ceb0 <_printf_common+0x24>
 800ceac:	3301      	adds	r3, #1
 800ceae:	6033      	str	r3, [r6, #0]
 800ceb0:	6823      	ldr	r3, [r4, #0]
 800ceb2:	069b      	lsls	r3, r3, #26
 800ceb4:	d502      	bpl.n	800cebc <_printf_common+0x30>
 800ceb6:	6833      	ldr	r3, [r6, #0]
 800ceb8:	3302      	adds	r3, #2
 800ceba:	6033      	str	r3, [r6, #0]
 800cebc:	6822      	ldr	r2, [r4, #0]
 800cebe:	2306      	movs	r3, #6
 800cec0:	0015      	movs	r5, r2
 800cec2:	401d      	ands	r5, r3
 800cec4:	421a      	tst	r2, r3
 800cec6:	d027      	beq.n	800cf18 <_printf_common+0x8c>
 800cec8:	0023      	movs	r3, r4
 800ceca:	3343      	adds	r3, #67	@ 0x43
 800cecc:	781b      	ldrb	r3, [r3, #0]
 800cece:	1e5a      	subs	r2, r3, #1
 800ced0:	4193      	sbcs	r3, r2
 800ced2:	6822      	ldr	r2, [r4, #0]
 800ced4:	0692      	lsls	r2, r2, #26
 800ced6:	d430      	bmi.n	800cf3a <_printf_common+0xae>
 800ced8:	0022      	movs	r2, r4
 800ceda:	9901      	ldr	r1, [sp, #4]
 800cedc:	9800      	ldr	r0, [sp, #0]
 800cede:	9d08      	ldr	r5, [sp, #32]
 800cee0:	3243      	adds	r2, #67	@ 0x43
 800cee2:	47a8      	blx	r5
 800cee4:	3001      	adds	r0, #1
 800cee6:	d025      	beq.n	800cf34 <_printf_common+0xa8>
 800cee8:	2206      	movs	r2, #6
 800ceea:	6823      	ldr	r3, [r4, #0]
 800ceec:	2500      	movs	r5, #0
 800ceee:	4013      	ands	r3, r2
 800cef0:	2b04      	cmp	r3, #4
 800cef2:	d105      	bne.n	800cf00 <_printf_common+0x74>
 800cef4:	6833      	ldr	r3, [r6, #0]
 800cef6:	68e5      	ldr	r5, [r4, #12]
 800cef8:	1aed      	subs	r5, r5, r3
 800cefa:	43eb      	mvns	r3, r5
 800cefc:	17db      	asrs	r3, r3, #31
 800cefe:	401d      	ands	r5, r3
 800cf00:	68a3      	ldr	r3, [r4, #8]
 800cf02:	6922      	ldr	r2, [r4, #16]
 800cf04:	4293      	cmp	r3, r2
 800cf06:	dd01      	ble.n	800cf0c <_printf_common+0x80>
 800cf08:	1a9b      	subs	r3, r3, r2
 800cf0a:	18ed      	adds	r5, r5, r3
 800cf0c:	2600      	movs	r6, #0
 800cf0e:	42b5      	cmp	r5, r6
 800cf10:	d120      	bne.n	800cf54 <_printf_common+0xc8>
 800cf12:	2000      	movs	r0, #0
 800cf14:	e010      	b.n	800cf38 <_printf_common+0xac>
 800cf16:	3501      	adds	r5, #1
 800cf18:	68e3      	ldr	r3, [r4, #12]
 800cf1a:	6832      	ldr	r2, [r6, #0]
 800cf1c:	1a9b      	subs	r3, r3, r2
 800cf1e:	42ab      	cmp	r3, r5
 800cf20:	ddd2      	ble.n	800cec8 <_printf_common+0x3c>
 800cf22:	0022      	movs	r2, r4
 800cf24:	2301      	movs	r3, #1
 800cf26:	9901      	ldr	r1, [sp, #4]
 800cf28:	9800      	ldr	r0, [sp, #0]
 800cf2a:	9f08      	ldr	r7, [sp, #32]
 800cf2c:	3219      	adds	r2, #25
 800cf2e:	47b8      	blx	r7
 800cf30:	3001      	adds	r0, #1
 800cf32:	d1f0      	bne.n	800cf16 <_printf_common+0x8a>
 800cf34:	2001      	movs	r0, #1
 800cf36:	4240      	negs	r0, r0
 800cf38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cf3a:	2030      	movs	r0, #48	@ 0x30
 800cf3c:	18e1      	adds	r1, r4, r3
 800cf3e:	3143      	adds	r1, #67	@ 0x43
 800cf40:	7008      	strb	r0, [r1, #0]
 800cf42:	0021      	movs	r1, r4
 800cf44:	1c5a      	adds	r2, r3, #1
 800cf46:	3145      	adds	r1, #69	@ 0x45
 800cf48:	7809      	ldrb	r1, [r1, #0]
 800cf4a:	18a2      	adds	r2, r4, r2
 800cf4c:	3243      	adds	r2, #67	@ 0x43
 800cf4e:	3302      	adds	r3, #2
 800cf50:	7011      	strb	r1, [r2, #0]
 800cf52:	e7c1      	b.n	800ced8 <_printf_common+0x4c>
 800cf54:	0022      	movs	r2, r4
 800cf56:	2301      	movs	r3, #1
 800cf58:	9901      	ldr	r1, [sp, #4]
 800cf5a:	9800      	ldr	r0, [sp, #0]
 800cf5c:	9f08      	ldr	r7, [sp, #32]
 800cf5e:	321a      	adds	r2, #26
 800cf60:	47b8      	blx	r7
 800cf62:	3001      	adds	r0, #1
 800cf64:	d0e6      	beq.n	800cf34 <_printf_common+0xa8>
 800cf66:	3601      	adds	r6, #1
 800cf68:	e7d1      	b.n	800cf0e <_printf_common+0x82>
	...

0800cf6c <_printf_i>:
 800cf6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf6e:	b08b      	sub	sp, #44	@ 0x2c
 800cf70:	9206      	str	r2, [sp, #24]
 800cf72:	000a      	movs	r2, r1
 800cf74:	3243      	adds	r2, #67	@ 0x43
 800cf76:	9307      	str	r3, [sp, #28]
 800cf78:	9005      	str	r0, [sp, #20]
 800cf7a:	9203      	str	r2, [sp, #12]
 800cf7c:	7e0a      	ldrb	r2, [r1, #24]
 800cf7e:	000c      	movs	r4, r1
 800cf80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf82:	2a78      	cmp	r2, #120	@ 0x78
 800cf84:	d809      	bhi.n	800cf9a <_printf_i+0x2e>
 800cf86:	2a62      	cmp	r2, #98	@ 0x62
 800cf88:	d80b      	bhi.n	800cfa2 <_printf_i+0x36>
 800cf8a:	2a00      	cmp	r2, #0
 800cf8c:	d100      	bne.n	800cf90 <_printf_i+0x24>
 800cf8e:	e0bc      	b.n	800d10a <_printf_i+0x19e>
 800cf90:	497b      	ldr	r1, [pc, #492]	@ (800d180 <_printf_i+0x214>)
 800cf92:	9104      	str	r1, [sp, #16]
 800cf94:	2a58      	cmp	r2, #88	@ 0x58
 800cf96:	d100      	bne.n	800cf9a <_printf_i+0x2e>
 800cf98:	e090      	b.n	800d0bc <_printf_i+0x150>
 800cf9a:	0025      	movs	r5, r4
 800cf9c:	3542      	adds	r5, #66	@ 0x42
 800cf9e:	702a      	strb	r2, [r5, #0]
 800cfa0:	e022      	b.n	800cfe8 <_printf_i+0x7c>
 800cfa2:	0010      	movs	r0, r2
 800cfa4:	3863      	subs	r0, #99	@ 0x63
 800cfa6:	2815      	cmp	r0, #21
 800cfa8:	d8f7      	bhi.n	800cf9a <_printf_i+0x2e>
 800cfaa:	f7f3 f8ab 	bl	8000104 <__gnu_thumb1_case_shi>
 800cfae:	0016      	.short	0x0016
 800cfb0:	fff6001f 	.word	0xfff6001f
 800cfb4:	fff6fff6 	.word	0xfff6fff6
 800cfb8:	001ffff6 	.word	0x001ffff6
 800cfbc:	fff6fff6 	.word	0xfff6fff6
 800cfc0:	fff6fff6 	.word	0xfff6fff6
 800cfc4:	003600a1 	.word	0x003600a1
 800cfc8:	fff60080 	.word	0xfff60080
 800cfcc:	00b2fff6 	.word	0x00b2fff6
 800cfd0:	0036fff6 	.word	0x0036fff6
 800cfd4:	fff6fff6 	.word	0xfff6fff6
 800cfd8:	0084      	.short	0x0084
 800cfda:	0025      	movs	r5, r4
 800cfdc:	681a      	ldr	r2, [r3, #0]
 800cfde:	3542      	adds	r5, #66	@ 0x42
 800cfe0:	1d11      	adds	r1, r2, #4
 800cfe2:	6019      	str	r1, [r3, #0]
 800cfe4:	6813      	ldr	r3, [r2, #0]
 800cfe6:	702b      	strb	r3, [r5, #0]
 800cfe8:	2301      	movs	r3, #1
 800cfea:	e0a0      	b.n	800d12e <_printf_i+0x1c2>
 800cfec:	6818      	ldr	r0, [r3, #0]
 800cfee:	6809      	ldr	r1, [r1, #0]
 800cff0:	1d02      	adds	r2, r0, #4
 800cff2:	060d      	lsls	r5, r1, #24
 800cff4:	d50b      	bpl.n	800d00e <_printf_i+0xa2>
 800cff6:	6806      	ldr	r6, [r0, #0]
 800cff8:	601a      	str	r2, [r3, #0]
 800cffa:	2e00      	cmp	r6, #0
 800cffc:	da03      	bge.n	800d006 <_printf_i+0x9a>
 800cffe:	232d      	movs	r3, #45	@ 0x2d
 800d000:	9a03      	ldr	r2, [sp, #12]
 800d002:	4276      	negs	r6, r6
 800d004:	7013      	strb	r3, [r2, #0]
 800d006:	4b5e      	ldr	r3, [pc, #376]	@ (800d180 <_printf_i+0x214>)
 800d008:	270a      	movs	r7, #10
 800d00a:	9304      	str	r3, [sp, #16]
 800d00c:	e018      	b.n	800d040 <_printf_i+0xd4>
 800d00e:	6806      	ldr	r6, [r0, #0]
 800d010:	601a      	str	r2, [r3, #0]
 800d012:	0649      	lsls	r1, r1, #25
 800d014:	d5f1      	bpl.n	800cffa <_printf_i+0x8e>
 800d016:	b236      	sxth	r6, r6
 800d018:	e7ef      	b.n	800cffa <_printf_i+0x8e>
 800d01a:	6808      	ldr	r0, [r1, #0]
 800d01c:	6819      	ldr	r1, [r3, #0]
 800d01e:	c940      	ldmia	r1!, {r6}
 800d020:	0605      	lsls	r5, r0, #24
 800d022:	d402      	bmi.n	800d02a <_printf_i+0xbe>
 800d024:	0640      	lsls	r0, r0, #25
 800d026:	d500      	bpl.n	800d02a <_printf_i+0xbe>
 800d028:	b2b6      	uxth	r6, r6
 800d02a:	6019      	str	r1, [r3, #0]
 800d02c:	4b54      	ldr	r3, [pc, #336]	@ (800d180 <_printf_i+0x214>)
 800d02e:	270a      	movs	r7, #10
 800d030:	9304      	str	r3, [sp, #16]
 800d032:	2a6f      	cmp	r2, #111	@ 0x6f
 800d034:	d100      	bne.n	800d038 <_printf_i+0xcc>
 800d036:	3f02      	subs	r7, #2
 800d038:	0023      	movs	r3, r4
 800d03a:	2200      	movs	r2, #0
 800d03c:	3343      	adds	r3, #67	@ 0x43
 800d03e:	701a      	strb	r2, [r3, #0]
 800d040:	6863      	ldr	r3, [r4, #4]
 800d042:	60a3      	str	r3, [r4, #8]
 800d044:	2b00      	cmp	r3, #0
 800d046:	db03      	blt.n	800d050 <_printf_i+0xe4>
 800d048:	2104      	movs	r1, #4
 800d04a:	6822      	ldr	r2, [r4, #0]
 800d04c:	438a      	bics	r2, r1
 800d04e:	6022      	str	r2, [r4, #0]
 800d050:	2e00      	cmp	r6, #0
 800d052:	d102      	bne.n	800d05a <_printf_i+0xee>
 800d054:	9d03      	ldr	r5, [sp, #12]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d00c      	beq.n	800d074 <_printf_i+0x108>
 800d05a:	9d03      	ldr	r5, [sp, #12]
 800d05c:	0030      	movs	r0, r6
 800d05e:	0039      	movs	r1, r7
 800d060:	f7f3 f8e0 	bl	8000224 <__aeabi_uidivmod>
 800d064:	9b04      	ldr	r3, [sp, #16]
 800d066:	3d01      	subs	r5, #1
 800d068:	5c5b      	ldrb	r3, [r3, r1]
 800d06a:	702b      	strb	r3, [r5, #0]
 800d06c:	0033      	movs	r3, r6
 800d06e:	0006      	movs	r6, r0
 800d070:	429f      	cmp	r7, r3
 800d072:	d9f3      	bls.n	800d05c <_printf_i+0xf0>
 800d074:	2f08      	cmp	r7, #8
 800d076:	d109      	bne.n	800d08c <_printf_i+0x120>
 800d078:	6823      	ldr	r3, [r4, #0]
 800d07a:	07db      	lsls	r3, r3, #31
 800d07c:	d506      	bpl.n	800d08c <_printf_i+0x120>
 800d07e:	6862      	ldr	r2, [r4, #4]
 800d080:	6923      	ldr	r3, [r4, #16]
 800d082:	429a      	cmp	r2, r3
 800d084:	dc02      	bgt.n	800d08c <_printf_i+0x120>
 800d086:	2330      	movs	r3, #48	@ 0x30
 800d088:	3d01      	subs	r5, #1
 800d08a:	702b      	strb	r3, [r5, #0]
 800d08c:	9b03      	ldr	r3, [sp, #12]
 800d08e:	1b5b      	subs	r3, r3, r5
 800d090:	6123      	str	r3, [r4, #16]
 800d092:	9b07      	ldr	r3, [sp, #28]
 800d094:	0021      	movs	r1, r4
 800d096:	9300      	str	r3, [sp, #0]
 800d098:	9805      	ldr	r0, [sp, #20]
 800d09a:	9b06      	ldr	r3, [sp, #24]
 800d09c:	aa09      	add	r2, sp, #36	@ 0x24
 800d09e:	f7ff fef5 	bl	800ce8c <_printf_common>
 800d0a2:	3001      	adds	r0, #1
 800d0a4:	d148      	bne.n	800d138 <_printf_i+0x1cc>
 800d0a6:	2001      	movs	r0, #1
 800d0a8:	4240      	negs	r0, r0
 800d0aa:	b00b      	add	sp, #44	@ 0x2c
 800d0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0ae:	2220      	movs	r2, #32
 800d0b0:	6809      	ldr	r1, [r1, #0]
 800d0b2:	430a      	orrs	r2, r1
 800d0b4:	6022      	str	r2, [r4, #0]
 800d0b6:	2278      	movs	r2, #120	@ 0x78
 800d0b8:	4932      	ldr	r1, [pc, #200]	@ (800d184 <_printf_i+0x218>)
 800d0ba:	9104      	str	r1, [sp, #16]
 800d0bc:	0021      	movs	r1, r4
 800d0be:	3145      	adds	r1, #69	@ 0x45
 800d0c0:	700a      	strb	r2, [r1, #0]
 800d0c2:	6819      	ldr	r1, [r3, #0]
 800d0c4:	6822      	ldr	r2, [r4, #0]
 800d0c6:	c940      	ldmia	r1!, {r6}
 800d0c8:	0610      	lsls	r0, r2, #24
 800d0ca:	d402      	bmi.n	800d0d2 <_printf_i+0x166>
 800d0cc:	0650      	lsls	r0, r2, #25
 800d0ce:	d500      	bpl.n	800d0d2 <_printf_i+0x166>
 800d0d0:	b2b6      	uxth	r6, r6
 800d0d2:	6019      	str	r1, [r3, #0]
 800d0d4:	07d3      	lsls	r3, r2, #31
 800d0d6:	d502      	bpl.n	800d0de <_printf_i+0x172>
 800d0d8:	2320      	movs	r3, #32
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	6023      	str	r3, [r4, #0]
 800d0de:	2e00      	cmp	r6, #0
 800d0e0:	d001      	beq.n	800d0e6 <_printf_i+0x17a>
 800d0e2:	2710      	movs	r7, #16
 800d0e4:	e7a8      	b.n	800d038 <_printf_i+0xcc>
 800d0e6:	2220      	movs	r2, #32
 800d0e8:	6823      	ldr	r3, [r4, #0]
 800d0ea:	4393      	bics	r3, r2
 800d0ec:	6023      	str	r3, [r4, #0]
 800d0ee:	e7f8      	b.n	800d0e2 <_printf_i+0x176>
 800d0f0:	681a      	ldr	r2, [r3, #0]
 800d0f2:	680d      	ldr	r5, [r1, #0]
 800d0f4:	1d10      	adds	r0, r2, #4
 800d0f6:	6949      	ldr	r1, [r1, #20]
 800d0f8:	6018      	str	r0, [r3, #0]
 800d0fa:	6813      	ldr	r3, [r2, #0]
 800d0fc:	062e      	lsls	r6, r5, #24
 800d0fe:	d501      	bpl.n	800d104 <_printf_i+0x198>
 800d100:	6019      	str	r1, [r3, #0]
 800d102:	e002      	b.n	800d10a <_printf_i+0x19e>
 800d104:	066d      	lsls	r5, r5, #25
 800d106:	d5fb      	bpl.n	800d100 <_printf_i+0x194>
 800d108:	8019      	strh	r1, [r3, #0]
 800d10a:	2300      	movs	r3, #0
 800d10c:	9d03      	ldr	r5, [sp, #12]
 800d10e:	6123      	str	r3, [r4, #16]
 800d110:	e7bf      	b.n	800d092 <_printf_i+0x126>
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	1d11      	adds	r1, r2, #4
 800d116:	6019      	str	r1, [r3, #0]
 800d118:	6815      	ldr	r5, [r2, #0]
 800d11a:	2100      	movs	r1, #0
 800d11c:	0028      	movs	r0, r5
 800d11e:	6862      	ldr	r2, [r4, #4]
 800d120:	f000 f9cc 	bl	800d4bc <memchr>
 800d124:	2800      	cmp	r0, #0
 800d126:	d001      	beq.n	800d12c <_printf_i+0x1c0>
 800d128:	1b40      	subs	r0, r0, r5
 800d12a:	6060      	str	r0, [r4, #4]
 800d12c:	6863      	ldr	r3, [r4, #4]
 800d12e:	6123      	str	r3, [r4, #16]
 800d130:	2300      	movs	r3, #0
 800d132:	9a03      	ldr	r2, [sp, #12]
 800d134:	7013      	strb	r3, [r2, #0]
 800d136:	e7ac      	b.n	800d092 <_printf_i+0x126>
 800d138:	002a      	movs	r2, r5
 800d13a:	6923      	ldr	r3, [r4, #16]
 800d13c:	9906      	ldr	r1, [sp, #24]
 800d13e:	9805      	ldr	r0, [sp, #20]
 800d140:	9d07      	ldr	r5, [sp, #28]
 800d142:	47a8      	blx	r5
 800d144:	3001      	adds	r0, #1
 800d146:	d0ae      	beq.n	800d0a6 <_printf_i+0x13a>
 800d148:	6823      	ldr	r3, [r4, #0]
 800d14a:	079b      	lsls	r3, r3, #30
 800d14c:	d415      	bmi.n	800d17a <_printf_i+0x20e>
 800d14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d150:	68e0      	ldr	r0, [r4, #12]
 800d152:	4298      	cmp	r0, r3
 800d154:	daa9      	bge.n	800d0aa <_printf_i+0x13e>
 800d156:	0018      	movs	r0, r3
 800d158:	e7a7      	b.n	800d0aa <_printf_i+0x13e>
 800d15a:	0022      	movs	r2, r4
 800d15c:	2301      	movs	r3, #1
 800d15e:	9906      	ldr	r1, [sp, #24]
 800d160:	9805      	ldr	r0, [sp, #20]
 800d162:	9e07      	ldr	r6, [sp, #28]
 800d164:	3219      	adds	r2, #25
 800d166:	47b0      	blx	r6
 800d168:	3001      	adds	r0, #1
 800d16a:	d09c      	beq.n	800d0a6 <_printf_i+0x13a>
 800d16c:	3501      	adds	r5, #1
 800d16e:	68e3      	ldr	r3, [r4, #12]
 800d170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d172:	1a9b      	subs	r3, r3, r2
 800d174:	42ab      	cmp	r3, r5
 800d176:	dcf0      	bgt.n	800d15a <_printf_i+0x1ee>
 800d178:	e7e9      	b.n	800d14e <_printf_i+0x1e2>
 800d17a:	2500      	movs	r5, #0
 800d17c:	e7f7      	b.n	800d16e <_printf_i+0x202>
 800d17e:	46c0      	nop			@ (mov r8, r8)
 800d180:	0800d899 	.word	0x0800d899
 800d184:	0800d8aa 	.word	0x0800d8aa

0800d188 <__sflush_r>:
 800d188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d18a:	220c      	movs	r2, #12
 800d18c:	5e8b      	ldrsh	r3, [r1, r2]
 800d18e:	0005      	movs	r5, r0
 800d190:	000c      	movs	r4, r1
 800d192:	071a      	lsls	r2, r3, #28
 800d194:	d456      	bmi.n	800d244 <__sflush_r+0xbc>
 800d196:	684a      	ldr	r2, [r1, #4]
 800d198:	2a00      	cmp	r2, #0
 800d19a:	dc02      	bgt.n	800d1a2 <__sflush_r+0x1a>
 800d19c:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d19e:	2a00      	cmp	r2, #0
 800d1a0:	dd4e      	ble.n	800d240 <__sflush_r+0xb8>
 800d1a2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d1a4:	2f00      	cmp	r7, #0
 800d1a6:	d04b      	beq.n	800d240 <__sflush_r+0xb8>
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	2080      	movs	r0, #128	@ 0x80
 800d1ac:	682e      	ldr	r6, [r5, #0]
 800d1ae:	602a      	str	r2, [r5, #0]
 800d1b0:	001a      	movs	r2, r3
 800d1b2:	0140      	lsls	r0, r0, #5
 800d1b4:	6a21      	ldr	r1, [r4, #32]
 800d1b6:	4002      	ands	r2, r0
 800d1b8:	4203      	tst	r3, r0
 800d1ba:	d033      	beq.n	800d224 <__sflush_r+0x9c>
 800d1bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d1be:	89a3      	ldrh	r3, [r4, #12]
 800d1c0:	075b      	lsls	r3, r3, #29
 800d1c2:	d506      	bpl.n	800d1d2 <__sflush_r+0x4a>
 800d1c4:	6863      	ldr	r3, [r4, #4]
 800d1c6:	1ad2      	subs	r2, r2, r3
 800d1c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d001      	beq.n	800d1d2 <__sflush_r+0x4a>
 800d1ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d1d0:	1ad2      	subs	r2, r2, r3
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	0028      	movs	r0, r5
 800d1d6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d1d8:	6a21      	ldr	r1, [r4, #32]
 800d1da:	47b8      	blx	r7
 800d1dc:	89a2      	ldrh	r2, [r4, #12]
 800d1de:	1c43      	adds	r3, r0, #1
 800d1e0:	d106      	bne.n	800d1f0 <__sflush_r+0x68>
 800d1e2:	6829      	ldr	r1, [r5, #0]
 800d1e4:	291d      	cmp	r1, #29
 800d1e6:	d846      	bhi.n	800d276 <__sflush_r+0xee>
 800d1e8:	4b29      	ldr	r3, [pc, #164]	@ (800d290 <__sflush_r+0x108>)
 800d1ea:	410b      	asrs	r3, r1
 800d1ec:	07db      	lsls	r3, r3, #31
 800d1ee:	d442      	bmi.n	800d276 <__sflush_r+0xee>
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	6063      	str	r3, [r4, #4]
 800d1f4:	6923      	ldr	r3, [r4, #16]
 800d1f6:	6023      	str	r3, [r4, #0]
 800d1f8:	04d2      	lsls	r2, r2, #19
 800d1fa:	d505      	bpl.n	800d208 <__sflush_r+0x80>
 800d1fc:	1c43      	adds	r3, r0, #1
 800d1fe:	d102      	bne.n	800d206 <__sflush_r+0x7e>
 800d200:	682b      	ldr	r3, [r5, #0]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d100      	bne.n	800d208 <__sflush_r+0x80>
 800d206:	6560      	str	r0, [r4, #84]	@ 0x54
 800d208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d20a:	602e      	str	r6, [r5, #0]
 800d20c:	2900      	cmp	r1, #0
 800d20e:	d017      	beq.n	800d240 <__sflush_r+0xb8>
 800d210:	0023      	movs	r3, r4
 800d212:	3344      	adds	r3, #68	@ 0x44
 800d214:	4299      	cmp	r1, r3
 800d216:	d002      	beq.n	800d21e <__sflush_r+0x96>
 800d218:	0028      	movs	r0, r5
 800d21a:	f7ff fbf7 	bl	800ca0c <_free_r>
 800d21e:	2300      	movs	r3, #0
 800d220:	6363      	str	r3, [r4, #52]	@ 0x34
 800d222:	e00d      	b.n	800d240 <__sflush_r+0xb8>
 800d224:	2301      	movs	r3, #1
 800d226:	0028      	movs	r0, r5
 800d228:	47b8      	blx	r7
 800d22a:	0002      	movs	r2, r0
 800d22c:	1c43      	adds	r3, r0, #1
 800d22e:	d1c6      	bne.n	800d1be <__sflush_r+0x36>
 800d230:	682b      	ldr	r3, [r5, #0]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d0c3      	beq.n	800d1be <__sflush_r+0x36>
 800d236:	2b1d      	cmp	r3, #29
 800d238:	d001      	beq.n	800d23e <__sflush_r+0xb6>
 800d23a:	2b16      	cmp	r3, #22
 800d23c:	d11a      	bne.n	800d274 <__sflush_r+0xec>
 800d23e:	602e      	str	r6, [r5, #0]
 800d240:	2000      	movs	r0, #0
 800d242:	e01e      	b.n	800d282 <__sflush_r+0xfa>
 800d244:	690e      	ldr	r6, [r1, #16]
 800d246:	2e00      	cmp	r6, #0
 800d248:	d0fa      	beq.n	800d240 <__sflush_r+0xb8>
 800d24a:	680f      	ldr	r7, [r1, #0]
 800d24c:	600e      	str	r6, [r1, #0]
 800d24e:	1bba      	subs	r2, r7, r6
 800d250:	9201      	str	r2, [sp, #4]
 800d252:	2200      	movs	r2, #0
 800d254:	079b      	lsls	r3, r3, #30
 800d256:	d100      	bne.n	800d25a <__sflush_r+0xd2>
 800d258:	694a      	ldr	r2, [r1, #20]
 800d25a:	60a2      	str	r2, [r4, #8]
 800d25c:	9b01      	ldr	r3, [sp, #4]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	ddee      	ble.n	800d240 <__sflush_r+0xb8>
 800d262:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d264:	0032      	movs	r2, r6
 800d266:	001f      	movs	r7, r3
 800d268:	0028      	movs	r0, r5
 800d26a:	9b01      	ldr	r3, [sp, #4]
 800d26c:	6a21      	ldr	r1, [r4, #32]
 800d26e:	47b8      	blx	r7
 800d270:	2800      	cmp	r0, #0
 800d272:	dc07      	bgt.n	800d284 <__sflush_r+0xfc>
 800d274:	89a2      	ldrh	r2, [r4, #12]
 800d276:	2340      	movs	r3, #64	@ 0x40
 800d278:	2001      	movs	r0, #1
 800d27a:	4313      	orrs	r3, r2
 800d27c:	b21b      	sxth	r3, r3
 800d27e:	81a3      	strh	r3, [r4, #12]
 800d280:	4240      	negs	r0, r0
 800d282:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d284:	9b01      	ldr	r3, [sp, #4]
 800d286:	1836      	adds	r6, r6, r0
 800d288:	1a1b      	subs	r3, r3, r0
 800d28a:	9301      	str	r3, [sp, #4]
 800d28c:	e7e6      	b.n	800d25c <__sflush_r+0xd4>
 800d28e:	46c0      	nop			@ (mov r8, r8)
 800d290:	dfbffffe 	.word	0xdfbffffe

0800d294 <_fflush_r>:
 800d294:	690b      	ldr	r3, [r1, #16]
 800d296:	b570      	push	{r4, r5, r6, lr}
 800d298:	0005      	movs	r5, r0
 800d29a:	000c      	movs	r4, r1
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d102      	bne.n	800d2a6 <_fflush_r+0x12>
 800d2a0:	2500      	movs	r5, #0
 800d2a2:	0028      	movs	r0, r5
 800d2a4:	bd70      	pop	{r4, r5, r6, pc}
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	d004      	beq.n	800d2b4 <_fflush_r+0x20>
 800d2aa:	6a03      	ldr	r3, [r0, #32]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d101      	bne.n	800d2b4 <_fflush_r+0x20>
 800d2b0:	f7ff fa8e 	bl	800c7d0 <__sinit>
 800d2b4:	220c      	movs	r2, #12
 800d2b6:	5ea3      	ldrsh	r3, [r4, r2]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d0f1      	beq.n	800d2a0 <_fflush_r+0xc>
 800d2bc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d2be:	07d2      	lsls	r2, r2, #31
 800d2c0:	d404      	bmi.n	800d2cc <_fflush_r+0x38>
 800d2c2:	059b      	lsls	r3, r3, #22
 800d2c4:	d402      	bmi.n	800d2cc <_fflush_r+0x38>
 800d2c6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2c8:	f7ff fb9d 	bl	800ca06 <__retarget_lock_acquire_recursive>
 800d2cc:	0028      	movs	r0, r5
 800d2ce:	0021      	movs	r1, r4
 800d2d0:	f7ff ff5a 	bl	800d188 <__sflush_r>
 800d2d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2d6:	0005      	movs	r5, r0
 800d2d8:	07db      	lsls	r3, r3, #31
 800d2da:	d4e2      	bmi.n	800d2a2 <_fflush_r+0xe>
 800d2dc:	89a3      	ldrh	r3, [r4, #12]
 800d2de:	059b      	lsls	r3, r3, #22
 800d2e0:	d4df      	bmi.n	800d2a2 <_fflush_r+0xe>
 800d2e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2e4:	f7ff fb90 	bl	800ca08 <__retarget_lock_release_recursive>
 800d2e8:	e7db      	b.n	800d2a2 <_fflush_r+0xe>

0800d2ea <_putc_r>:
 800d2ea:	b570      	push	{r4, r5, r6, lr}
 800d2ec:	0006      	movs	r6, r0
 800d2ee:	000d      	movs	r5, r1
 800d2f0:	0014      	movs	r4, r2
 800d2f2:	2800      	cmp	r0, #0
 800d2f4:	d004      	beq.n	800d300 <_putc_r+0x16>
 800d2f6:	6a03      	ldr	r3, [r0, #32]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d101      	bne.n	800d300 <_putc_r+0x16>
 800d2fc:	f7ff fa68 	bl	800c7d0 <__sinit>
 800d300:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d302:	07db      	lsls	r3, r3, #31
 800d304:	d405      	bmi.n	800d312 <_putc_r+0x28>
 800d306:	89a3      	ldrh	r3, [r4, #12]
 800d308:	059b      	lsls	r3, r3, #22
 800d30a:	d402      	bmi.n	800d312 <_putc_r+0x28>
 800d30c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d30e:	f7ff fb7a 	bl	800ca06 <__retarget_lock_acquire_recursive>
 800d312:	68a3      	ldr	r3, [r4, #8]
 800d314:	3b01      	subs	r3, #1
 800d316:	60a3      	str	r3, [r4, #8]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	da05      	bge.n	800d328 <_putc_r+0x3e>
 800d31c:	69a2      	ldr	r2, [r4, #24]
 800d31e:	4293      	cmp	r3, r2
 800d320:	db12      	blt.n	800d348 <_putc_r+0x5e>
 800d322:	b2eb      	uxtb	r3, r5
 800d324:	2b0a      	cmp	r3, #10
 800d326:	d00f      	beq.n	800d348 <_putc_r+0x5e>
 800d328:	6823      	ldr	r3, [r4, #0]
 800d32a:	1c5a      	adds	r2, r3, #1
 800d32c:	6022      	str	r2, [r4, #0]
 800d32e:	701d      	strb	r5, [r3, #0]
 800d330:	b2ed      	uxtb	r5, r5
 800d332:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d334:	07db      	lsls	r3, r3, #31
 800d336:	d405      	bmi.n	800d344 <_putc_r+0x5a>
 800d338:	89a3      	ldrh	r3, [r4, #12]
 800d33a:	059b      	lsls	r3, r3, #22
 800d33c:	d402      	bmi.n	800d344 <_putc_r+0x5a>
 800d33e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d340:	f7ff fb62 	bl	800ca08 <__retarget_lock_release_recursive>
 800d344:	0028      	movs	r0, r5
 800d346:	bd70      	pop	{r4, r5, r6, pc}
 800d348:	0029      	movs	r1, r5
 800d34a:	0022      	movs	r2, r4
 800d34c:	0030      	movs	r0, r6
 800d34e:	f000 f802 	bl	800d356 <__swbuf_r>
 800d352:	0005      	movs	r5, r0
 800d354:	e7ed      	b.n	800d332 <_putc_r+0x48>

0800d356 <__swbuf_r>:
 800d356:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d358:	0006      	movs	r6, r0
 800d35a:	000d      	movs	r5, r1
 800d35c:	0014      	movs	r4, r2
 800d35e:	2800      	cmp	r0, #0
 800d360:	d004      	beq.n	800d36c <__swbuf_r+0x16>
 800d362:	6a03      	ldr	r3, [r0, #32]
 800d364:	2b00      	cmp	r3, #0
 800d366:	d101      	bne.n	800d36c <__swbuf_r+0x16>
 800d368:	f7ff fa32 	bl	800c7d0 <__sinit>
 800d36c:	69a3      	ldr	r3, [r4, #24]
 800d36e:	60a3      	str	r3, [r4, #8]
 800d370:	89a3      	ldrh	r3, [r4, #12]
 800d372:	071b      	lsls	r3, r3, #28
 800d374:	d502      	bpl.n	800d37c <__swbuf_r+0x26>
 800d376:	6923      	ldr	r3, [r4, #16]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d109      	bne.n	800d390 <__swbuf_r+0x3a>
 800d37c:	0021      	movs	r1, r4
 800d37e:	0030      	movs	r0, r6
 800d380:	f000 f82c 	bl	800d3dc <__swsetup_r>
 800d384:	2800      	cmp	r0, #0
 800d386:	d003      	beq.n	800d390 <__swbuf_r+0x3a>
 800d388:	2501      	movs	r5, #1
 800d38a:	426d      	negs	r5, r5
 800d38c:	0028      	movs	r0, r5
 800d38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d390:	6923      	ldr	r3, [r4, #16]
 800d392:	6820      	ldr	r0, [r4, #0]
 800d394:	b2ef      	uxtb	r7, r5
 800d396:	1ac0      	subs	r0, r0, r3
 800d398:	6963      	ldr	r3, [r4, #20]
 800d39a:	b2ed      	uxtb	r5, r5
 800d39c:	4283      	cmp	r3, r0
 800d39e:	dc05      	bgt.n	800d3ac <__swbuf_r+0x56>
 800d3a0:	0021      	movs	r1, r4
 800d3a2:	0030      	movs	r0, r6
 800d3a4:	f7ff ff76 	bl	800d294 <_fflush_r>
 800d3a8:	2800      	cmp	r0, #0
 800d3aa:	d1ed      	bne.n	800d388 <__swbuf_r+0x32>
 800d3ac:	68a3      	ldr	r3, [r4, #8]
 800d3ae:	3001      	adds	r0, #1
 800d3b0:	3b01      	subs	r3, #1
 800d3b2:	60a3      	str	r3, [r4, #8]
 800d3b4:	6823      	ldr	r3, [r4, #0]
 800d3b6:	1c5a      	adds	r2, r3, #1
 800d3b8:	6022      	str	r2, [r4, #0]
 800d3ba:	701f      	strb	r7, [r3, #0]
 800d3bc:	6963      	ldr	r3, [r4, #20]
 800d3be:	4283      	cmp	r3, r0
 800d3c0:	d004      	beq.n	800d3cc <__swbuf_r+0x76>
 800d3c2:	89a3      	ldrh	r3, [r4, #12]
 800d3c4:	07db      	lsls	r3, r3, #31
 800d3c6:	d5e1      	bpl.n	800d38c <__swbuf_r+0x36>
 800d3c8:	2d0a      	cmp	r5, #10
 800d3ca:	d1df      	bne.n	800d38c <__swbuf_r+0x36>
 800d3cc:	0021      	movs	r1, r4
 800d3ce:	0030      	movs	r0, r6
 800d3d0:	f7ff ff60 	bl	800d294 <_fflush_r>
 800d3d4:	2800      	cmp	r0, #0
 800d3d6:	d0d9      	beq.n	800d38c <__swbuf_r+0x36>
 800d3d8:	e7d6      	b.n	800d388 <__swbuf_r+0x32>
	...

0800d3dc <__swsetup_r>:
 800d3dc:	4b2d      	ldr	r3, [pc, #180]	@ (800d494 <__swsetup_r+0xb8>)
 800d3de:	b570      	push	{r4, r5, r6, lr}
 800d3e0:	0005      	movs	r5, r0
 800d3e2:	6818      	ldr	r0, [r3, #0]
 800d3e4:	000c      	movs	r4, r1
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d004      	beq.n	800d3f4 <__swsetup_r+0x18>
 800d3ea:	6a03      	ldr	r3, [r0, #32]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d101      	bne.n	800d3f4 <__swsetup_r+0x18>
 800d3f0:	f7ff f9ee 	bl	800c7d0 <__sinit>
 800d3f4:	230c      	movs	r3, #12
 800d3f6:	5ee2      	ldrsh	r2, [r4, r3]
 800d3f8:	0713      	lsls	r3, r2, #28
 800d3fa:	d423      	bmi.n	800d444 <__swsetup_r+0x68>
 800d3fc:	06d3      	lsls	r3, r2, #27
 800d3fe:	d407      	bmi.n	800d410 <__swsetup_r+0x34>
 800d400:	2309      	movs	r3, #9
 800d402:	602b      	str	r3, [r5, #0]
 800d404:	2340      	movs	r3, #64	@ 0x40
 800d406:	2001      	movs	r0, #1
 800d408:	4313      	orrs	r3, r2
 800d40a:	81a3      	strh	r3, [r4, #12]
 800d40c:	4240      	negs	r0, r0
 800d40e:	e03a      	b.n	800d486 <__swsetup_r+0xaa>
 800d410:	0752      	lsls	r2, r2, #29
 800d412:	d513      	bpl.n	800d43c <__swsetup_r+0x60>
 800d414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d416:	2900      	cmp	r1, #0
 800d418:	d008      	beq.n	800d42c <__swsetup_r+0x50>
 800d41a:	0023      	movs	r3, r4
 800d41c:	3344      	adds	r3, #68	@ 0x44
 800d41e:	4299      	cmp	r1, r3
 800d420:	d002      	beq.n	800d428 <__swsetup_r+0x4c>
 800d422:	0028      	movs	r0, r5
 800d424:	f7ff faf2 	bl	800ca0c <_free_r>
 800d428:	2300      	movs	r3, #0
 800d42a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d42c:	2224      	movs	r2, #36	@ 0x24
 800d42e:	89a3      	ldrh	r3, [r4, #12]
 800d430:	4393      	bics	r3, r2
 800d432:	81a3      	strh	r3, [r4, #12]
 800d434:	2300      	movs	r3, #0
 800d436:	6063      	str	r3, [r4, #4]
 800d438:	6923      	ldr	r3, [r4, #16]
 800d43a:	6023      	str	r3, [r4, #0]
 800d43c:	2308      	movs	r3, #8
 800d43e:	89a2      	ldrh	r2, [r4, #12]
 800d440:	4313      	orrs	r3, r2
 800d442:	81a3      	strh	r3, [r4, #12]
 800d444:	6923      	ldr	r3, [r4, #16]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d10b      	bne.n	800d462 <__swsetup_r+0x86>
 800d44a:	21a0      	movs	r1, #160	@ 0xa0
 800d44c:	2280      	movs	r2, #128	@ 0x80
 800d44e:	89a3      	ldrh	r3, [r4, #12]
 800d450:	0089      	lsls	r1, r1, #2
 800d452:	0092      	lsls	r2, r2, #2
 800d454:	400b      	ands	r3, r1
 800d456:	4293      	cmp	r3, r2
 800d458:	d003      	beq.n	800d462 <__swsetup_r+0x86>
 800d45a:	0021      	movs	r1, r4
 800d45c:	0028      	movs	r0, r5
 800d45e:	f000 f863 	bl	800d528 <__smakebuf_r>
 800d462:	230c      	movs	r3, #12
 800d464:	5ee2      	ldrsh	r2, [r4, r3]
 800d466:	2101      	movs	r1, #1
 800d468:	0013      	movs	r3, r2
 800d46a:	400b      	ands	r3, r1
 800d46c:	420a      	tst	r2, r1
 800d46e:	d00b      	beq.n	800d488 <__swsetup_r+0xac>
 800d470:	2300      	movs	r3, #0
 800d472:	60a3      	str	r3, [r4, #8]
 800d474:	6963      	ldr	r3, [r4, #20]
 800d476:	425b      	negs	r3, r3
 800d478:	61a3      	str	r3, [r4, #24]
 800d47a:	2000      	movs	r0, #0
 800d47c:	6923      	ldr	r3, [r4, #16]
 800d47e:	4283      	cmp	r3, r0
 800d480:	d101      	bne.n	800d486 <__swsetup_r+0xaa>
 800d482:	0613      	lsls	r3, r2, #24
 800d484:	d4be      	bmi.n	800d404 <__swsetup_r+0x28>
 800d486:	bd70      	pop	{r4, r5, r6, pc}
 800d488:	0791      	lsls	r1, r2, #30
 800d48a:	d400      	bmi.n	800d48e <__swsetup_r+0xb2>
 800d48c:	6963      	ldr	r3, [r4, #20]
 800d48e:	60a3      	str	r3, [r4, #8]
 800d490:	e7f3      	b.n	800d47a <__swsetup_r+0x9e>
 800d492:	46c0      	nop			@ (mov r8, r8)
 800d494:	20000114 	.word	0x20000114

0800d498 <_sbrk_r>:
 800d498:	2300      	movs	r3, #0
 800d49a:	b570      	push	{r4, r5, r6, lr}
 800d49c:	4d06      	ldr	r5, [pc, #24]	@ (800d4b8 <_sbrk_r+0x20>)
 800d49e:	0004      	movs	r4, r0
 800d4a0:	0008      	movs	r0, r1
 800d4a2:	602b      	str	r3, [r5, #0]
 800d4a4:	f7f4 f802 	bl	80014ac <_sbrk>
 800d4a8:	1c43      	adds	r3, r0, #1
 800d4aa:	d103      	bne.n	800d4b4 <_sbrk_r+0x1c>
 800d4ac:	682b      	ldr	r3, [r5, #0]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d000      	beq.n	800d4b4 <_sbrk_r+0x1c>
 800d4b2:	6023      	str	r3, [r4, #0]
 800d4b4:	bd70      	pop	{r4, r5, r6, pc}
 800d4b6:	46c0      	nop			@ (mov r8, r8)
 800d4b8:	20001ff0 	.word	0x20001ff0

0800d4bc <memchr>:
 800d4bc:	b2c9      	uxtb	r1, r1
 800d4be:	1882      	adds	r2, r0, r2
 800d4c0:	4290      	cmp	r0, r2
 800d4c2:	d101      	bne.n	800d4c8 <memchr+0xc>
 800d4c4:	2000      	movs	r0, #0
 800d4c6:	4770      	bx	lr
 800d4c8:	7803      	ldrb	r3, [r0, #0]
 800d4ca:	428b      	cmp	r3, r1
 800d4cc:	d0fb      	beq.n	800d4c6 <memchr+0xa>
 800d4ce:	3001      	adds	r0, #1
 800d4d0:	e7f6      	b.n	800d4c0 <memchr+0x4>
	...

0800d4d4 <__swhatbuf_r>:
 800d4d4:	b570      	push	{r4, r5, r6, lr}
 800d4d6:	000e      	movs	r6, r1
 800d4d8:	001d      	movs	r5, r3
 800d4da:	230e      	movs	r3, #14
 800d4dc:	5ec9      	ldrsh	r1, [r1, r3]
 800d4de:	0014      	movs	r4, r2
 800d4e0:	b096      	sub	sp, #88	@ 0x58
 800d4e2:	2900      	cmp	r1, #0
 800d4e4:	da0c      	bge.n	800d500 <__swhatbuf_r+0x2c>
 800d4e6:	89b2      	ldrh	r2, [r6, #12]
 800d4e8:	2380      	movs	r3, #128	@ 0x80
 800d4ea:	0011      	movs	r1, r2
 800d4ec:	4019      	ands	r1, r3
 800d4ee:	421a      	tst	r2, r3
 800d4f0:	d114      	bne.n	800d51c <__swhatbuf_r+0x48>
 800d4f2:	2380      	movs	r3, #128	@ 0x80
 800d4f4:	00db      	lsls	r3, r3, #3
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	6029      	str	r1, [r5, #0]
 800d4fa:	6023      	str	r3, [r4, #0]
 800d4fc:	b016      	add	sp, #88	@ 0x58
 800d4fe:	bd70      	pop	{r4, r5, r6, pc}
 800d500:	466a      	mov	r2, sp
 800d502:	f000 f853 	bl	800d5ac <_fstat_r>
 800d506:	2800      	cmp	r0, #0
 800d508:	dbed      	blt.n	800d4e6 <__swhatbuf_r+0x12>
 800d50a:	23f0      	movs	r3, #240	@ 0xf0
 800d50c:	9901      	ldr	r1, [sp, #4]
 800d50e:	021b      	lsls	r3, r3, #8
 800d510:	4019      	ands	r1, r3
 800d512:	4b04      	ldr	r3, [pc, #16]	@ (800d524 <__swhatbuf_r+0x50>)
 800d514:	18c9      	adds	r1, r1, r3
 800d516:	424b      	negs	r3, r1
 800d518:	4159      	adcs	r1, r3
 800d51a:	e7ea      	b.n	800d4f2 <__swhatbuf_r+0x1e>
 800d51c:	2100      	movs	r1, #0
 800d51e:	2340      	movs	r3, #64	@ 0x40
 800d520:	e7e9      	b.n	800d4f6 <__swhatbuf_r+0x22>
 800d522:	46c0      	nop			@ (mov r8, r8)
 800d524:	ffffe000 	.word	0xffffe000

0800d528 <__smakebuf_r>:
 800d528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d52a:	2602      	movs	r6, #2
 800d52c:	898b      	ldrh	r3, [r1, #12]
 800d52e:	0005      	movs	r5, r0
 800d530:	000c      	movs	r4, r1
 800d532:	b085      	sub	sp, #20
 800d534:	4233      	tst	r3, r6
 800d536:	d007      	beq.n	800d548 <__smakebuf_r+0x20>
 800d538:	0023      	movs	r3, r4
 800d53a:	3347      	adds	r3, #71	@ 0x47
 800d53c:	6023      	str	r3, [r4, #0]
 800d53e:	6123      	str	r3, [r4, #16]
 800d540:	2301      	movs	r3, #1
 800d542:	6163      	str	r3, [r4, #20]
 800d544:	b005      	add	sp, #20
 800d546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d548:	ab03      	add	r3, sp, #12
 800d54a:	aa02      	add	r2, sp, #8
 800d54c:	f7ff ffc2 	bl	800d4d4 <__swhatbuf_r>
 800d550:	9f02      	ldr	r7, [sp, #8]
 800d552:	9001      	str	r0, [sp, #4]
 800d554:	0039      	movs	r1, r7
 800d556:	0028      	movs	r0, r5
 800d558:	f7ff fac4 	bl	800cae4 <_malloc_r>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d108      	bne.n	800d572 <__smakebuf_r+0x4a>
 800d560:	220c      	movs	r2, #12
 800d562:	5ea3      	ldrsh	r3, [r4, r2]
 800d564:	059a      	lsls	r2, r3, #22
 800d566:	d4ed      	bmi.n	800d544 <__smakebuf_r+0x1c>
 800d568:	2203      	movs	r2, #3
 800d56a:	4393      	bics	r3, r2
 800d56c:	431e      	orrs	r6, r3
 800d56e:	81a6      	strh	r6, [r4, #12]
 800d570:	e7e2      	b.n	800d538 <__smakebuf_r+0x10>
 800d572:	2380      	movs	r3, #128	@ 0x80
 800d574:	89a2      	ldrh	r2, [r4, #12]
 800d576:	6020      	str	r0, [r4, #0]
 800d578:	4313      	orrs	r3, r2
 800d57a:	81a3      	strh	r3, [r4, #12]
 800d57c:	9b03      	ldr	r3, [sp, #12]
 800d57e:	6120      	str	r0, [r4, #16]
 800d580:	6167      	str	r7, [r4, #20]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d00c      	beq.n	800d5a0 <__smakebuf_r+0x78>
 800d586:	0028      	movs	r0, r5
 800d588:	230e      	movs	r3, #14
 800d58a:	5ee1      	ldrsh	r1, [r4, r3]
 800d58c:	f000 f820 	bl	800d5d0 <_isatty_r>
 800d590:	2800      	cmp	r0, #0
 800d592:	d005      	beq.n	800d5a0 <__smakebuf_r+0x78>
 800d594:	2303      	movs	r3, #3
 800d596:	89a2      	ldrh	r2, [r4, #12]
 800d598:	439a      	bics	r2, r3
 800d59a:	3b02      	subs	r3, #2
 800d59c:	4313      	orrs	r3, r2
 800d59e:	81a3      	strh	r3, [r4, #12]
 800d5a0:	89a3      	ldrh	r3, [r4, #12]
 800d5a2:	9a01      	ldr	r2, [sp, #4]
 800d5a4:	4313      	orrs	r3, r2
 800d5a6:	81a3      	strh	r3, [r4, #12]
 800d5a8:	e7cc      	b.n	800d544 <__smakebuf_r+0x1c>
	...

0800d5ac <_fstat_r>:
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	b570      	push	{r4, r5, r6, lr}
 800d5b0:	4d06      	ldr	r5, [pc, #24]	@ (800d5cc <_fstat_r+0x20>)
 800d5b2:	0004      	movs	r4, r0
 800d5b4:	0008      	movs	r0, r1
 800d5b6:	0011      	movs	r1, r2
 800d5b8:	602b      	str	r3, [r5, #0]
 800d5ba:	f7f3 ff54 	bl	8001466 <_fstat>
 800d5be:	1c43      	adds	r3, r0, #1
 800d5c0:	d103      	bne.n	800d5ca <_fstat_r+0x1e>
 800d5c2:	682b      	ldr	r3, [r5, #0]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d000      	beq.n	800d5ca <_fstat_r+0x1e>
 800d5c8:	6023      	str	r3, [r4, #0]
 800d5ca:	bd70      	pop	{r4, r5, r6, pc}
 800d5cc:	20001ff0 	.word	0x20001ff0

0800d5d0 <_isatty_r>:
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	b570      	push	{r4, r5, r6, lr}
 800d5d4:	4d06      	ldr	r5, [pc, #24]	@ (800d5f0 <_isatty_r+0x20>)
 800d5d6:	0004      	movs	r4, r0
 800d5d8:	0008      	movs	r0, r1
 800d5da:	602b      	str	r3, [r5, #0]
 800d5dc:	f7f3 ff51 	bl	8001482 <_isatty>
 800d5e0:	1c43      	adds	r3, r0, #1
 800d5e2:	d103      	bne.n	800d5ec <_isatty_r+0x1c>
 800d5e4:	682b      	ldr	r3, [r5, #0]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d000      	beq.n	800d5ec <_isatty_r+0x1c>
 800d5ea:	6023      	str	r3, [r4, #0]
 800d5ec:	bd70      	pop	{r4, r5, r6, pc}
 800d5ee:	46c0      	nop			@ (mov r8, r8)
 800d5f0:	20001ff0 	.word	0x20001ff0

0800d5f4 <_init>:
 800d5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5f6:	46c0      	nop			@ (mov r8, r8)
 800d5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5fa:	bc08      	pop	{r3}
 800d5fc:	469e      	mov	lr, r3
 800d5fe:	4770      	bx	lr

0800d600 <_fini>:
 800d600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d602:	46c0      	nop			@ (mov r8, r8)
 800d604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d606:	bc08      	pop	{r3}
 800d608:	469e      	mov	lr, r3
 800d60a:	4770      	bx	lr
