{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 08:46:40 2014 " "Info: Processing started: Fri Dec 12 08:46:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoCofreV2 -c ProjetoCofreV2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoCofreV2 -c ProjetoCofreV2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoCofreV2 EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"ProjetoCofreV2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/" 0 { } { { 0 { 0 ""} 0 1869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/" 0 { } { { 0 { 0 ""} 0 1870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 32 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALERTA " "Info: Pin ALERTA not assigned to an exact location on the device" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { ALERTA } } } { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 3920 5472 5648 3936 "ALERTA" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALERTA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/" 0 { } { { 0 { 0 ""} 0 1020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ClockFPGA Global clock in PIN 10 " "Info: Automatically promoted signal \"ClockFPGA\" to use Global clock in PIN 10" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 176 1880 2048 192 "ClockFPGA" "" } { 280 3856 3952 292 "ClockFPGA" "" } { 304 5608 5696 316 "ClockFPGA" "" } { 3656 4808 4865 3672 "ClockFPGA" "" } { 3944 4586 4643 3960 "ClockFPGA" "" } { 2328 2152 2264 2344 "ClockFPGA" "" } { 1944 2152 2264 1960 "ClockFPGA" "" } { 4304 3048 3160 4320 "ClockFPGA" "" } { 1296 7160 7256 1312 "ClockFPGA" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|modulus_trigger Global clock " "Info: Automatically promoted some destinations of signal \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella0 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella1 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella3 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella2 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella5 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella5\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella6 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella6\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella7 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella7\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella4 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella4\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella8 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella8\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella9 " "Info: Destination \"clock3hz:inst770\|lpm_counter:lpm_counter_component\|cntr_8hj:auto_generated\|counter_cella9\" may be non-global or may not use global clock" {  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 289 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "db/cntr_8hj.tdf" "" { Text "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/db/cntr_8hj.tdf" 288 2 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst299 Global clock " "Info: Automatically promoted some destinations of signal \"inst299\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst299 " "Info: Destination \"inst299\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 2192 2206 2270 2272 "inst299" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst798~2 " "Info: Destination \"inst798~2\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 3904 5384 5448 3952 "inst798" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst796 " "Info: Destination \"inst796\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { -56 608 672 -8 "inst796" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst332~0 " "Info: Destination \"inst332~0\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 600 5368 5432 648 "inst332" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst751 " "Info: Destination \"inst751\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 2192 2464 2528 2272 "inst751" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst125 " "Info: Destination \"inst125\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1928 320 384 1976 "inst125" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 2192 2206 2270 2272 "inst299" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst333 Global clock " "Info: Automatically promoted signal \"inst333\" to use Global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 872 832 896 920 "inst333" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst334 Global clock " "Info: Automatically promoted signal \"inst334\" to use Global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 872 2240 2304 920 "inst334" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst335 Global clock " "Info: Automatically promoted signal \"inst335\" to use Global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1016 3920 3984 1064 "inst335" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst336 Global clock " "Info: Automatically promoted signal \"inst336\" to use Global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1088 5944 6008 1136 "inst336" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inst343 Global clock " "Info: Automatically promoted some destinations of signal \"inst343\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst343 " "Info: Destination \"inst343\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1808 2206 2270 1888 "inst343" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst798~2 " "Info: Destination \"inst798~2\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 3904 5384 5448 3952 "inst798" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst303 " "Info: Destination \"inst303\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 184 520 584 232 "inst303" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst314 " "Info: Destination \"inst314\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 72 1080 1184 184 "inst314" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst480 " "Info: Destination \"inst480\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 3888 7904 7968 3936 "inst480" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst320 " "Info: Destination \"inst320\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 168 3056 3160 280 "inst320" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst482~0 " "Info: Destination \"inst482~0\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1944 8272 8376 2056 "inst482" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst555~0 " "Info: Destination \"inst555~0\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 2672 8368 8432 2784 "inst555" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst755 " "Info: Destination \"inst755\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1808 2464 2528 1888 "inst755" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "inst524~0 " "Info: Destination \"inst524~0\" may be non-global or may not use global clock" {  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 2272 8376 8440 2320 "inst524" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 1808 2206 2270 1888 "inst343" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 5 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 9 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 10 7 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CHAVEA " "Warning: Node \"CHAVEA\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CHAVEA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.878 ns register register " "Info: Estimated most critical path is register to register delay of 0.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst376 1 REG LAB_X16_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y6; Fanout = 2; REG Node = 'inst376'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst376 } "NODE_NAME" } } { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 3904 1400 1464 3984 "inst376" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.738 ns) 0.878 ns inst380 2 REG LAB_X16_Y6 2 " "Info: 2: + IC(0.140 ns) + CELL(0.738 ns) = 0.878 ns; Loc. = LAB_X16_Y6; Fanout = 2; REG Node = 'inst380'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst376 inst380 } "NODE_NAME" } } { "ProjetoCofreV2.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Projeto DIGITAL2/Projeto digital - Cofre (VERSAO 3)/ProjetoCofreV2.bdf" { { 4472 1406 1470 4552 "inst380" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 84.05 % ) " "Info: Total cell delay = 0.738 ns ( 84.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.140 ns ( 15.95 % ) " "Info: Total interconnect delay = 0.140 ns ( 15.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { inst376 inst380 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "10 2649 " "Info: 10 (of 2649) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 08:46:50 2014 " "Info: Processing ended: Fri Dec 12 08:46:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
