{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732871770697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732871770698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 18:16:10 2024 " "Processing started: Fri Nov 29 18:16:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732871770698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732871770698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VALAGA -c VALAGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VALAGA -c VALAGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732871770698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732871770960 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Parameter.vh(29) " "Verilog HDL Expression warning at Parameter.vh(29): truncated literal to match 4 bits" {  } { { "../game_team/code/Parameter.vh" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Parameter.vh" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732871770988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2024_2_verilog/game_team/code/playerenemybulletcc.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2024_2_verilog/game_team/code/playerenemybulletcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CollisionCheck " "Found entity 1: CollisionCheck" {  } { { "../game_team/code/PlayerEnemyBulletCC.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/PlayerEnemyBulletCC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732871770990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732871770990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2024_2_verilog/game_team/code/fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2024_2_verilog/game_team/code/fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FND " "Found entity 1: FND" {  } { { "../game_team/code/FND.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/FND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732871770990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732871770990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2024_2_verilog/game_team/code/game_fnd.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2024_2_verilog/game_team/code/game_fnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_FND " "Found entity 1: Game_FND" {  } { { "../game_team/code/Game_FND.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Game_FND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732871770993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732871770993 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Parameter.vh(29) " "Verilog HDL Expression warning at Parameter.vh(29): truncated literal to match 4 bits" {  } { { "../game_team/code/Parameter.vh" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Parameter.vh" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732871770994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2024_2_verilog/game_team/code/valaga.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2024_2_verilog/game_team/code/valaga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VALAGA " "Found entity 1: VALAGA" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732871770995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732871770995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/2024_2_verilog/game_team/code/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/2024_2_verilog/game_team/code/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDiv " "Found entity 1: ClkDiv" {  } { { "../game_team/code/ClkDiv.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/ClkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732871770997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732871770997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VALAGA " "Elaborating entity \"VALAGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732871771020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fPlayerFire VALAGA.v(58) " "Verilog HDL or VHDL warning at VALAGA.v(58): object \"fPlayerFire\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PlayerPosition_Y VALAGA.v(64) " "Verilog HDL or VHDL warning at VALAGA.v(64): object \"PlayerPosition_Y\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fIdle VALAGA.v(76) " "Verilog HDL or VHDL warning at VALAGA.v(76): object \"fIdle\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fInit VALAGA.v(76) " "Verilog HDL or VHDL warning at VALAGA.v(76): object \"fInit\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fEnding VALAGA.v(76) " "Verilog HDL or VHDL warning at VALAGA.v(76): object \"fEnding\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fVictory VALAGA.v(77) " "Verilog HDL or VHDL warning at VALAGA.v(77): object \"fVictory\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fDefeat VALAGA.v(77) " "Verilog HDL or VHDL warning at VALAGA.v(77): object \"fDefeat\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771037 "|VALAGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixelState VALAGA.v(82) " "Verilog HDL or VHDL warning at VALAGA.v(82): object \"pixelState\" assigned a value but never read" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1732871771038 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 VALAGA.v(174) " "Verilog HDL assignment warning at VALAGA.v(174): truncated value with size 3 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771046 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VALAGA.v(223) " "Verilog HDL assignment warning at VALAGA.v(223): truncated value with size 32 to match size of target (8)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771053 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VALAGA.v(224) " "Verilog HDL assignment warning at VALAGA.v(224): truncated value with size 32 to match size of target (8)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771053 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VALAGA.v(225) " "Verilog HDL assignment warning at VALAGA.v(225): truncated value with size 32 to match size of target (8)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771053 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(369) " "Verilog HDL assignment warning at VALAGA.v(369): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771146 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(370) " "Verilog HDL assignment warning at VALAGA.v(370): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771146 "|VALAGA"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "VALAGA.v(419) " "Verilog HDL error at VALAGA.v(419): constant value overflow" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 419 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1732871771147 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(419) " "Verilog HDL assignment warning at VALAGA.v(419): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771148 "|VALAGA"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "VALAGA.v(420) " "Verilog HDL error at VALAGA.v(420): constant value overflow" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 420 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1732871771148 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VALAGA.v(420) " "Verilog HDL assignment warning at VALAGA.v(420): truncated value with size 32 to match size of target (9)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771148 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VALAGA.v(446) " "Verilog HDL assignment warning at VALAGA.v(446): truncated value with size 32 to match size of target (2)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771152 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VALAGA.v(447) " "Verilog HDL assignment warning at VALAGA.v(447): truncated value with size 32 to match size of target (7)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771152 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VALAGA.v(451) " "Verilog HDL assignment warning at VALAGA.v(451): truncated value with size 32 to match size of target (4)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771152 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VALAGA.v(452) " "Verilog HDL assignment warning at VALAGA.v(452): truncated value with size 32 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771152 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VALAGA.v(453) " "Verilog HDL assignment warning at VALAGA.v(453): truncated value with size 32 to match size of target (4)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771152 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(457) " "Verilog HDL assignment warning at VALAGA.v(457): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771152 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(458) " "Verilog HDL assignment warning at VALAGA.v(458): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771153 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(459) " "Verilog HDL assignment warning at VALAGA.v(459): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771153 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VALAGA.v(467) " "Verilog HDL assignment warning at VALAGA.v(467): truncated value with size 32 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771156 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 19 VALAGA.v(469) " "Verilog HDL assignment warning at VALAGA.v(469): truncated value with size 41 to match size of target (19)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771157 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 19 VALAGA.v(470) " "Verilog HDL assignment warning at VALAGA.v(470): truncated value with size 41 to match size of target (19)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771157 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VALAGA.v(473) " "Verilog HDL assignment warning at VALAGA.v(473): truncated value with size 32 to match size of target (10)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771164 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 19 VALAGA.v(478) " "Verilog HDL assignment warning at VALAGA.v(478): truncated value with size 41 to match size of target (19)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771164 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VALAGA.v(483) " "Verilog HDL assignment warning at VALAGA.v(483): truncated value with size 32 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771169 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VALAGA.v(487) " "Verilog HDL assignment warning at VALAGA.v(487): truncated value with size 32 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771169 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VALAGA.v(488) " "Verilog HDL assignment warning at VALAGA.v(488): truncated value with size 32 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771169 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VALAGA.v(492) " "Verilog HDL assignment warning at VALAGA.v(492): truncated value with size 32 to match size of target (1)" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771171 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VALAGA.v(409) " "Verilog HDL Case Statement warning at VALAGA.v(409): incomplete case statement has no default case item" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 409 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1732871771172 "|VALAGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j VALAGA.v(377) " "Verilog HDL Always Construct warning at VALAGA.v(377): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 377 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1732871771178 "|VALAGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDiv ClkDiv:clk25m " "Elaborating entity \"ClkDiv\" for hierarchy \"ClkDiv:clk25m\"" {  } { { "../game_team/code/VALAGA.v" "clk25m" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732871771581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_FND Game_FND:GFND " "Elaborating entity \"Game_FND\" for hierarchy \"Game_FND:GFND\"" {  } { { "../game_team/code/VALAGA.v" "GFND" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732871771583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Game_FND.v(51) " "Verilog HDL assignment warning at Game_FND.v(51): truncated value with size 32 to match size of target (27)" {  } { { "../game_team/code/Game_FND.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Game_FND.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771584 "|VALAGA|Game_FND:GFND"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game_FND.v(52) " "Verilog HDL assignment warning at Game_FND.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../game_team/code/Game_FND.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Game_FND.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771584 "|VALAGA|Game_FND:GFND"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game_FND.v(53) " "Verilog HDL assignment warning at Game_FND.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../game_team/code/Game_FND.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Game_FND.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771584 "|VALAGA|Game_FND:GFND"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game_FND.v(54) " "Verilog HDL assignment warning at Game_FND.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../game_team/code/Game_FND.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Game_FND.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732871771584 "|VALAGA|Game_FND:GFND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FND Game_FND:GFND\|FND:FND0 " "Elaborating entity \"FND\" for hierarchy \"Game_FND:GFND\|FND:FND0\"" {  } { { "../game_team/code/Game_FND.v" "FND0" { Text "D:/GitHub/2024_2_Verilog/game_team/code/Game_FND.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732871771585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CollisionCheck CollisionCheck:PvsEBModuleGen\[0\].CC0 " "Elaborating entity \"CollisionCheck\" for hierarchy \"CollisionCheck:PvsEBModuleGen\[0\].CC0\"" {  } { { "../game_team/code/VALAGA.v" "PvsEBModuleGen\[0\].CC0" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732871771587 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "705 " "705 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1732871781796 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../game_team/code/VALAGA.v" "" { Text "D:/GitHub/2024_2_Verilog/game_team/code/VALAGA.v" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1732871782021 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1732871782021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732871790230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732871802852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732871802852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30640 " "Implemented 30640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732871805960 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732871805960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30585 " "Implemented 30585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732871805960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732871805960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732871806275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 18:16:46 2024 " "Processing ended: Fri Nov 29 18:16:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732871806275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732871806275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732871806275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732871806275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732871808277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732871808277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 18:16:47 2024 " "Processing started: Fri Nov 29 18:16:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732871808277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732871808277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VALAGA -c VALAGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VALAGA -c VALAGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732871808277 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732871808353 ""}
{ "Info" "0" "" "Project  = VALAGA" {  } {  } 0 0 "Project  = VALAGA" 0 0 "Fitter" 0 0 1732871808353 ""}
{ "Info" "0" "" "Revision = VALAGA" {  } {  } 0 0 "Revision = VALAGA" 0 0 "Fitter" 0 0 1732871808353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1732871808706 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VALAGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"VALAGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732871808817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732871808846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732871808846 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732871809823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732871809830 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732871810195 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732871810195 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/2024_2_Verilog/FPGA/" { { 0 { 0 ""} 0 62878 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732871810210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/2024_2_Verilog/FPGA/" { { 0 { 0 ""} 0 62880 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732871810210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/2024_2_Verilog/FPGA/" { { 0 { 0 ""} 0 62882 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732871810210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/2024_2_Verilog/FPGA/" { { 0 { 0 ""} 0 62884 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732871810210 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GitHub/2024_2_Verilog/FPGA/" { { 0 { 0 ""} 0 62886 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732871810210 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732871810210 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732871810213 ""}
