<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE module SYSTEM "../../../dtd/module.dtd">
<module xmlns:xlink="http://www.w3.org/1999/xlink" name="ap210_interconnect_design_for_microwave" name.french="Conception d'interconnexion pour micro-onde pour l'AP 210" part="1618" version="1" sc4.working_group="12" wg.number="2019" wg.number.arm="2020" wg.number.arm_lf="2021" wg.number.mim="2022" wg.number.mim_lf="2023" wg.number.supersedes="1652" wg.number.arm.supersedes="1653" wg.number.mim.supersedes="1654" wg.number.arm_lf.supersedes="1716" wg.number.mim_lf.supersedes="1717" checklist.internal_review="2075" checklist.project_leader="2076" checklist.convener="2077" status="TS" language="E" publication.year="2006" publication.date="2006-12-13" published="y" rcs.date="$Date: 2007/01/30 13:50:19 $" rcs.revision="$Revision: 1.29 $" development.folder="dvlp">
    <keywords>
    module, elelctrical, interconnect, embedded, microwave, requirement, shape, specification, geometric dimensioning, geometric tolerance, fabrication requirement, design view, usage view, layered electrical product design, signal prioritizatin, routing, wiring, boundary element method
 </keywords>
<abstract>
	<p>
		the
     representation of interconnect design for microwave.
The circuit traces may be considered to be microstrip or stripline, 
	   with a specified shape element of the cross-section(i.e., point,
edge, cutting plane) acting as the terminal or port of the line or component. Use
of formal external definitions is provided to link in models with the product definition data.
Analytical model terminals may be typed as having distributed parameters. This data identifies
those elements that do not meet design requirements. This data includes both design view
and usage view of the interconnect product.
	   </p>
      <p>		
	   This data provides functional and physical layout information sufficient to allow manufacture and
test of an interconnect. Design re-use is explicitly supported with traceability. Complete traceability
back to requirements is provided. Product connection requirements, shape requirements,
product specifications, process specifications, material specifications including manufacturing
view of stackup, Geometric Dimensioning and Tolerancing are provided. This data identifies
those elements that do not meet design requirements. This data includes both design view
and usage view of the interconnect product. Support for specification of signal prioritization is
provided. Support for specifying the explicit network topology to be implemented is provided.
Configuration management information and design change management information is provided. This
data includes at least one geometric representation.
	</p>
      <li>two dimensional layered interconnect substrate;</li>
      <li>configuration management data;</li>
      <li>design management data;</li>
      <li>three dimensional layered interconnect substrate;</li>
      <li>three dimensional molded interconnect substrate;</li>
      <li>material conductivity classification;</li>
      <li>as-routed connections;</li>
      <li>embedded components;</li>
      <li>test points;</li>
      <li>tolerance based cutout design;</li>
      <li>tolerance based cavity design;</li>
      <li>as-required connections;</li>
      <li>partially routed connections;</li>
      <li>pre-defined printed templates for design re-use;</li>
      <li>geometric properties for trace layout;</li>
      <li>geometric properties for pad taper layout;</li>
      <li>explicit definition of terminals of the interconnect substrate;</li>
      <li>explicit definition of cavities and cutouts of the interconnect substrate required for components;</li>
      <li>mapping between the explicit definition of terminals and internal design features;</li>
      <li>printed template definitions with terminals defined with a point on a surface;</li>
      <li>printed template definitions with terminals defined using boundary element method;</li>
      <li>printed template definitions with terminals defined with an edge;</li>
      <li>printed template definitions with terminals defined with a cross-section area.</li>	
</abstract>    
    <contacts>
        <projlead ref="AP210.projlead"/>
        <editor ref="pdmmodules.editor"/>
    </contacts>
    <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of interconnect design for microwave.
The circuit traces may be considered to be microstrip or stripline, 
	   with a specified shape element of the cross-section(i.e., point,
edge, cutting plane) acting as the terminal or port of the line or component. Use
of formal external definitions is provided to link in models with the product definition data.
Analytical model terminals may be typed as having distributed parameters. This data identifies
those elements that do not meet design requirements. This data includes both design view
and usage view of the interconnect product.
	   </p>
      <p>		
	   This data provides functional and physical layout information sufficient to allow manufacture and
test of an interconnect. Design re-use is explicitly supported with traceability. Complete traceability
back to requirements is provided. Product connection requirements, shape requirements,
product specifications, process specifications, material specifications including manufacturing
view of stackup, Geometric Dimensioning and Tolerancing are provided. This data identifies
those elements that do not meet design requirements. This data includes both design view
and usage view of the interconnect product. Support for specification of signal prioritization is
provided. Support for specifying the explicit network topology to be implemented is provided.
Configuration management information and design change management information is provided. This
data includes at least one geometric representation.
   </p>
 </purpose>
    <inscope>
      <li>two dimensional layered interconnect substrate;</li>
      <li>configuration management data;</li>
      <li>design management data;</li>
      <li>three dimensional layered interconnect substrate;</li>
      <li>three dimensional molded interconnect substrate;</li>
      <li>material conductivity classification;</li>
      <li>as-routed connections;</li>
      <li>embedded components;</li>
      <li>test points;</li>
      <li>tolerance based cutout design;</li>
      <li>tolerance based cavity design;</li>
      <li>as-required connections;</li>
      <li>partially routed connections;</li>
      <li>pre-defined printed templates for design re-use;</li>
      <li>geometric properties for trace layout;</li>
      <li>geometric properties for pad taper layout;</li>
      <li>explicit definition of terminals of the interconnect substrate;</li>
      <li>explicit definition of cavities and cutouts of the interconnect substrate required for components;</li>
      <li>mapping between the explicit definition of terminals and internal design features;</li>
      <li>printed template definitions with terminals defined using boundary element method;</li>
      <li>printed template definitions with terminals defined with an edge;</li>
      <li>printed template definitions with terminals defined with a cross-section area;</li>
      <li>items within the scope of application module <module_ref linkend="chemical_substance:1_scope">Chemical substance</module_ref>, ISO/TS 10303-1655;</li>
      <li>items within the scope of application module <module_ref linkend="connectivity_allocation_to_physical_network:1_scope">Connectivity allocation to physical network</module_ref>, ISO/TS 10303-1658;</li>
      <li>items within the scope of application module <module_ref linkend="design_product_data_management:1_scope">Design product data management</module_ref>, ISO/TS 10303-1628;</li>
      <li>items within the scope of application module <module_ref linkend="design_specific_assignment_to_interconnect_usage_view:1_scope">Design specific assignment to interconnect usage view</module_ref>, ISO/TS 10303-1663;</li>
      <li>items within the scope of application module <module_ref linkend="device_marking:1_scope">Device marking</module_ref>, ISO/TS 10303-1664;</li>
      <li>items within the scope of application module <module_ref linkend="interconnect_2d_shape:1_scope">Interconnect 2d shape</module_ref>, ISO/TS 10303-1682;</li>
      <li>items within the scope of application module <module_ref linkend="interconnect_module_to_assembly_module_relationship:1_scope">Interconnect module to assembly module relationship</module_ref>, ISO/TS 10303-1685;</li>
      <li>items within the scope of application module <module_ref linkend="interconnect_non_planar_shape:1_scope">Interconnect non planar shape</module_ref>, ISO/TS 10303-1688;</li>
      <li>items within the scope of application module <module_ref linkend="layered_interconnect_module_2d_design:1_scope">Layered interconnect module 2d design</module_ref>, ISO/TS 10303-1695;</li>
      <li>items within the scope of application module <module_ref linkend="layered_interconnect_module_3d_design:1_scope">Layered interconnect module 3d design</module_ref>, ISO/TS 10303-1696;</li>
      <li>items within the scope of application module <module_ref linkend="layout_macro_definition:1_scope">Layout macro definition</module_ref>, ISO/TS 10303-1701;</li>
      <li>items within the scope of application module <module_ref linkend="pre_defined_datum_symbol:1_scope">Pre defined datum symbol</module_ref>, ISO/TS 10303-1734;</li>
      <li>items within the scope of application module <module_ref linkend="via_component:1_scope">Via component</module_ref>, ISO/TS 10303-1754.</li>
   </inscope>
<!--    
   <outscope>
        <li>xxxx</li>
    </outscope>
-->
    <arm>
        <express-g>
            <imgfile file="armexpg1.xml"/>
            <imgfile file="armexpg2.xml"/>
        </express-g>
    </arm>
    <arm_lf/>
    <mapping_table>
		<sc constraint="laminate_component_interface_terminal_subtypes" entity="Laminate_component_interface_terminal">
			<description>
				All members of this constraint maps to entity <express_ref linkend="Layered_interconnect_module_design:mim:Layered_interconnect_module_design_mim.laminate_component_interface_terminal"/> with additional constraints in the mapping.
				All of them require UNIQUE string for <express_ref linkend="product_property_definition_schema:ir_express:product_property_definition_schema.shape_aspect"/>.<express_ref linkend="product_property_definition_schema:ir_express:product_property_definition_schema.shape_aspect.description"/>, so ONEOF subtype constraint from ARM is guaranteed as not violated.
			</description>
			<constraint>
			laminate_component_interface_terminal
			</constraint>
			<source xml:space="preserve">
			ISO 10303-1698
			</source>
		</sc>
		<sc constraint="laminate_component_join_terminal_subtypes" entity="Laminate_component_join_terminal">
			<description>
				All members of this constraint maps to entity <express_ref linkend="Layered_interconnect_module_design:mim:Layered_interconnect_module_design_mim.laminate_component_join_terminal"/> with additional constraints in the mapping.
				All of them require UNIQUE string for <express_ref linkend="product_property_definition_schema:ir_express:product_property_definition_schema.shape_aspect"/>.<express_ref linkend="product_property_definition_schema:ir_express:product_property_definition_schema.shape_aspect.description"/>, so ONEOF subtype constraint from ARM is guaranteed as not violated.
			</description>
			<constraint>
			laminate_component_join_terminal
			</constraint>
			<source xml:space="preserve">
			ISO 10303-1698
			</source>
		</sc>
<!--  vanished
		<sc constraint="planar_projected_shape_subtypes" entity="Planar_projected_shape_model">
			<description>
				All members of this constraint maps to entity <express_ref linkend="product_property_representation_schema:ir_express:product_property_representation_schema.shape_representation"/> with additional constraints in the mapping.
				All of them require UNIQUE string for <express_ref linkend="representation_schema:ir_express:representation_schema.representation"/>.<express_ref linkend="representation_schema:ir_express:representation_schema.representation.description"/>, so ONEOF subtype constraint from ARM is guaranteed as not violated.
			</description>
			<constraint>
			shape_representation
			</constraint>
			<source xml:space="preserve">
			ISO 10303-41
			</source>
		</sc>
 -->				
		<sc constraint="shape_definition_3d_intersection_subtypes" entity="Shape_definition_3d_intersection">
			<description/>
			<constraint>
			shape_definition_3d_intersection_subtypes
			</constraint>
			<source xml:space="preserve"/>
		</sc>
    </mapping_table>
    <mim>
        <express-g>
            <imgfile file="mimexpg1.xml"/>
            <imgfile file="mimexpg2.xml"/>
        </express-g>
    </mim>
    <mim_lf/>    
</module>
