ISim log file
Running: C:\Users\Guy\Documents\Verilog Projects\ImagineThinker\TEST_ALU_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Guy/Documents/Verilog Projects/ImagineThinker/TEST_ALU_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Guy/Documents/Verilog Projects/ImagineThinker/TEST_ALU.v" Line 32.  For instance TEST_ALU/uut/, width 4 of formal port Op is not equal to width 8 of actual variable Op. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 9000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
