

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Mon Aug 12 18:54:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanhDouble
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2098|     2098|  13.515 us|  13.515 us|  2098|  2098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |     2096|     2096|        99|          2|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 100


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 1
  Pipeline-0 : II = 2, D = 100, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 102 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 103 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%lfsr_0 = alloca i32 1"   --->   Operation 104 'alloca' 'lfsr_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %lfsr_0"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln31 = store i10 0, i10 %i" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 106 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 109 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.73ns)   --->   "%icmp_ln31 = icmp_eq  i10 %i_2, i10 1000" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 110 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body.split_ifconv, void %for.body.i.preheader.exitStub" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 111 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%phi_urem_load = load i10 %phi_urem" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 112 'load' 'phi_urem_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%lfsr_0_load = load i16 %lfsr_0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 113 'load' 'lfsr_0_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln31_1 = add i10 %phi_urem_load, i10 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 114 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.73ns)   --->   "%icmp_ln31_1 = icmp_ult  i10 %add_ln31_1, i10 100" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 115 'icmp' 'icmp_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i10 %phi_urem_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 116 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.87ns)   --->   "%icmp_ln32 = icmp_eq  i7 %trunc_ln32, i7 0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 117 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln23_2)   --->   "%trunc_ln23 = trunc i16 %lfsr_0_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 118 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln23_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 3" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 119 'bitselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln23_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 120 'bitselect' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln23_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %lfsr_0_load, i32 5" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 121 'bitselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%lshr_ln23_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lfsr_0_load, i32 1, i32 15" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 122 'partselect' 'lshr_ln23_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln23_2)   --->   "%xor_ln23 = xor i1 %tmp, i1 %trunc_ln23" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 123 'xor' 'xor_ln23' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln23_2)   --->   "%xor_ln23_1 = xor i1 %tmp_1, i1 %tmp_2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 124 'xor' 'xor_ln23_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln23_2 = xor i1 %xor_ln23_1, i1 %xor_ln23" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 125 'xor' 'xor_ln23_2' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 126 [1/1] (1.73ns)   --->   "%add_ln31 = add i10 %i_2, i10 1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 126 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.68ns)   --->   "%select_ln31 = select i1 %icmp_ln31_1, i10 %add_ln31_1, i10 0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 127 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %i_2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 128 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln23_2, i15 %lshr_ln23_3" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:23->benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 129 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i16 %or_ln" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 130 'zext' 'zext_ln32' <Predicate = (!icmp_ln31 & icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 131 [7/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 131 'uitodp' 'conv' <Predicate = (!icmp_ln31 & icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.80ns)   --->   "%select_ln32 = select i1 %icmp_ln32, i16 %or_ln, i16 %lfsr_0_load" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 132 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i10 %addr_out, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:34]   --->   Operation 133 'getelementptr' 'addr_out_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln34 = store i10 %i_2, i10 %addr_out_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:34]   --->   Operation 134 'store' 'store_ln34' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i10 %addr_in, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:35]   --->   Operation 135 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln35 = store i10 %i_2, i10 %addr_in_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:35]   --->   Operation 136 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>
ST_3 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln32 = store i16 %select_ln32, i16 %lfsr_0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 137 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_3 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln31 = store i10 %add_ln31, i10 %i" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 138 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln31 = store i10 %select_ln31, i10 %phi_urem" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 139 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 140 [6/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 140 'uitodp' 'conv' <Predicate = (icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.44>
ST_5 : Operation 141 [5/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 141 'uitodp' 'conv' <Predicate = (icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.44>
ST_6 : Operation 142 [4/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 142 'uitodp' 'conv' <Predicate = (icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 143 [3/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 143 'uitodp' 'conv' <Predicate = (icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.44>
ST_8 : Operation 144 [2/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 144 'uitodp' 'conv' <Predicate = (icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.44>
ST_9 : Operation 145 [1/7] (6.44ns)   --->   "%conv = uitodp i32 %zext_ln32" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 145 'uitodp' 'conv' <Predicate = (icmp_ln32)> <Delay = 6.44> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 6> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.55>
ST_10 : Operation 146 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 146 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.55>
ST_11 : Operation 147 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 147 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.55>
ST_12 : Operation 148 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 148 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.55>
ST_13 : Operation 149 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 149 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.55>
ST_14 : Operation 150 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 150 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.55>
ST_15 : Operation 151 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 151 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.55>
ST_16 : Operation 152 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 152 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.55>
ST_17 : Operation 153 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 153 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.55>
ST_18 : Operation 154 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 154 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.55>
ST_19 : Operation 155 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 155 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 156 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 156 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 157 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 157 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 158 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 158 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 159 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 159 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 160 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 160 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 161 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 161 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 162 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 162 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 163 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 163 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 164 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 164 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 165 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 165 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 166 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 166 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 167 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 167 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 168 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 168 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 169 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 169 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 170 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 170 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 171 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 171 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 172 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 172 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 173 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 173 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 174 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 174 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 175 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 175 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 176 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 176 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 177 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 177 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 178 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 178 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 179 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 179 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 180 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 180 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 181 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 181 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 182 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 182 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 183 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 183 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 184 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 184 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 185 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 185 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 186 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 186 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 187 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 187 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 188 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 188 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 189 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 189 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 190 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 190 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 191 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 191 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 192 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 192 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 193 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 193 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 194 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 194 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 195 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 195 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 196 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 196 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 197 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 197 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 198 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 198 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 199 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 199 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 200 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 200 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 201 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 201 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 202 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 202 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 203 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 203 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 204 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv, i64 2.14748e+09" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 204 'ddiv' 'div' <Predicate = (icmp_ln32)> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.97>
ST_69 : Operation 205 [14/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 205 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.97>
ST_70 : Operation 206 [13/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 206 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.97>
ST_71 : Operation 207 [12/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 207 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.97>
ST_72 : Operation 208 [11/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 208 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.97>
ST_73 : Operation 209 [10/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 209 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.97>
ST_74 : Operation 210 [9/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 210 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.97>
ST_75 : Operation 211 [8/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 211 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.97>
ST_76 : Operation 212 [7/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 212 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.97>
ST_77 : Operation 213 [6/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 213 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.97>
ST_78 : Operation 214 [5/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 214 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.97>
ST_79 : Operation 215 [4/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 215 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.97>
ST_80 : Operation 216 [3/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 216 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.97>
ST_81 : Operation 217 [2/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 217 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.97>
ST_82 : Operation 218 [1/14] (3.97ns)   --->   "%mul = dmul i64 %div, i64 2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 218 'dmul' 'mul' <Predicate = (icmp_ln32)> <Delay = 3.97> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 13> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.64>
ST_83 : Operation 219 [16/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 219 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.64>
ST_84 : Operation 220 [15/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 220 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.64>
ST_85 : Operation 221 [14/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 221 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.64>
ST_86 : Operation 222 [13/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 222 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.64>
ST_87 : Operation 223 [12/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 223 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.64>
ST_88 : Operation 224 [11/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 224 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.64>
ST_89 : Operation 225 [10/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 225 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.64>
ST_90 : Operation 226 [9/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 226 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.64>
ST_91 : Operation 227 [8/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 227 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.64>
ST_92 : Operation 228 [7/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 228 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.64>
ST_93 : Operation 229 [6/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 229 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.64>
ST_94 : Operation 230 [5/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 230 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.64>
ST_95 : Operation 231 [4/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 231 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.64>
ST_96 : Operation 232 [3/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 232 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.64>
ST_97 : Operation 233 [2/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 233 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.64>
ST_98 : Operation 234 [1/16] (3.64ns)   --->   "%sub = dadd i64 %mul, i64 -1" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 234 'dadd' 'sub' <Predicate = (icmp_ln32)> <Delay = 3.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 15> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 244 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 99 <SV = 98> <Delay = 1.48>
ST_99 : Operation 235 [1/1] (1.48ns)   --->   "%select_ln32_1 = select i1 %icmp_ln32, i64 %sub, i64 1.2" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 235 'select' 'select_ln32_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.25>
ST_100 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 236 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 237 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 237 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 238 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 239 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 239 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln32 = store i64 %select_ln32_1, i10 %A_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:32]   --->   Operation 240 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_100 : Operation 241 [1/1] (0.00ns)   --->   "%gold_addr = getelementptr i64 %gold, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:33]   --->   Operation 241 'getelementptr' 'gold_addr' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln33 = store i64 %select_ln32_1, i10 %gold_addr" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:33]   --->   Operation 242 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_100 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body" [benchmarks/jianyicheng/getTanhDouble/src/getTanhDouble_tb.cpp:31]   --->   Operation 243 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ addr_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ addr_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca           ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                      (alloca           ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lfsr_0                 (alloca           ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln31             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_2                    (load             ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31              (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln31                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_urem_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lfsr_0_load            (load             ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln31_1             (add              ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31_1            (icmp             ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln32             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln32              (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln23             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_3            (partselect       ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln23               (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln23_1             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln23_2             (xor              ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln31               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln31            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln31              (zext             ) [ 01101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32              (zext             ) [ 01101111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln32            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_out_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln34             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr_in_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln35             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln31             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln31             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv                   (uitodp           ) [ 01100000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000]
div                    (ddiv             ) [ 01100000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000]
mul                    (dmul             ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100]
sub                    (dadd             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
select_ln32_1          (select           ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln31      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln31 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln32             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gold_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln33             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gold">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gold"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="phi_urem_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lfsr_0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lfsr_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="addr_out_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_out_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln34_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="10" slack="1"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="addr_in_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="addr_in_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln35_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="1"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="97"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/100 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln32_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/100 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gold_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="97"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gold_addr/100 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln33_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/100 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub/83 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/69 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln31_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_2_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="1"/>
<pin id="161" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln31_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_urem_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="1"/>
<pin id="170" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lfsr_0_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="1"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lfsr_0_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln31_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln31_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln32_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln32_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln23_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="lshr_ln23_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="5" slack="0"/>
<pin id="229" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln23_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln23_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln23_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln23_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln31_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln31_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="10" slack="1"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln31_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="1"/>
<pin id="271" dir="0" index="2" bw="15" slack="1"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln32_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln32_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="0" index="2" bw="16" slack="1"/>
<pin id="283" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln32_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="2"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln31_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="2"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln31_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="2"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln32_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="97"/>
<pin id="302" dir="0" index="1" bw="64" slack="1"/>
<pin id="303" dir="0" index="2" bw="64" slack="0"/>
<pin id="304" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/99 "/>
</bind>
</comp>

<comp id="306" class="1005" name="phi_urem_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="320" class="1005" name="lfsr_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lfsr_0 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="1"/>
<pin id="329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln31_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="339" class="1005" name="lfsr_0_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lfsr_0_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="add_ln31_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="1"/>
<pin id="346" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln31_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln32_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="360" class="1005" name="lshr_ln23_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="15" slack="1"/>
<pin id="362" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln23_3 "/>
</bind>
</comp>

<comp id="365" class="1005" name="xor_ln23_2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln23_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln31_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="97"/>
<pin id="372" dir="1" index="1" bw="64" slack="97"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="376" class="1005" name="zext_ln32_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="381" class="1005" name="conv_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="386" class="1005" name="div_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="391" class="1005" name="mul_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="396" class="1005" name="sub_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="401" class="1005" name="select_ln32_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="168" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="171" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="171" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="171" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="171" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="171" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="200" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="196" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="208" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="216" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="268" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="284"><net_src comp="268" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="252" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="257" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="62" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="316"><net_src comp="66" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="323"><net_src comp="70" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="330"><net_src comp="159" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="338"><net_src comp="162" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="171" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="347"><net_src comp="174" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="352"><net_src comp="180" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="357"><net_src comp="190" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="363"><net_src comp="224" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="368"><net_src comp="246" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="373"><net_src comp="263" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="379"><net_src comp="274" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="384"><net_src comp="141" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="389"><net_src comp="136" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="394"><net_src comp="131" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="399"><net_src comp="126" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="404"><net_src comp="300" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {100 }
	Port: gold | {100 }
	Port: addr_out | {3 }
	Port: addr_in | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln31 : 1
		store_ln0 : 1
	State 2
		icmp_ln31 : 1
		br_ln31 : 2
		add_ln31_1 : 1
		icmp_ln31_1 : 2
		trunc_ln32 : 1
		icmp_ln32 : 2
		trunc_ln23 : 1
		tmp : 1
		tmp_1 : 1
		tmp_2 : 1
		lshr_ln23_3 : 1
		xor_ln23 : 2
		xor_ln23_1 : 2
		xor_ln23_2 : 2
	State 3
		zext_ln32 : 1
		conv : 2
		select_ln32 : 1
		addr_out_addr : 1
		store_ln34 : 2
		addr_in_addr : 1
		store_ln35 : 2
		store_ln32 : 2
		store_ln31 : 1
		store_ln31 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
		store_ln32 : 1
		store_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_126      |    3    |   1112  |   1110  |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_131      |    10   |   558   |   678   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln31_fu_257  |    0    |    0    |    10   |
|  select  |  select_ln32_fu_279  |    0    |    0    |    16   |
|          | select_ln32_1_fu_300 |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln31_fu_162   |    0    |    0    |    13   |
|   icmp   |  icmp_ln31_1_fu_180  |    0    |    0    |    13   |
|          |   icmp_ln32_fu_190   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln31_1_fu_174  |    0    |    0    |    13   |
|          |    add_ln31_fu_252   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    xor_ln23_fu_234   |    0    |    0    |    2    |
|    xor   |   xor_ln23_1_fu_240  |    0    |    0    |    2    |
|          |   xor_ln23_2_fu_246  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   ddiv   |      grp_fu_136      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  uitodp  |      grp_fu_141      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln32_fu_186  |    0    |    0    |    0    |
|          |   trunc_ln23_fu_196  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_200      |    0    |    0    |    0    |
| bitselect|     tmp_1_fu_208     |    0    |    0    |    0    |
|          |     tmp_2_fu_216     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|  lshr_ln23_3_fu_224  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln31_fu_263   |    0    |    0    |    0    |
|          |   zext_ln32_fu_274   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     or_ln_fu_268     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    13   |   1670  |   1950  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln31_1_reg_344 |   10   |
|     conv_reg_381    |   64   |
|     div_reg_386     |   64   |
|     i_2_reg_327     |   10   |
|      i_reg_313      |   10   |
| icmp_ln31_1_reg_349 |    1   |
|  icmp_ln31_reg_335  |    1   |
|  icmp_ln32_reg_354  |    1   |
| lfsr_0_load_reg_339 |   16   |
|    lfsr_0_reg_320   |   16   |
| lshr_ln23_3_reg_360 |   15   |
|     mul_reg_391     |   64   |
|   phi_urem_reg_306  |   10   |
|select_ln32_1_reg_401|   64   |
|     sub_reg_396     |   64   |
|  xor_ln23_2_reg_365 |    1   |
|  zext_ln31_reg_370  |   64   |
|  zext_ln32_reg_376  |   32   |
+---------------------+--------+
|        Total        |   507  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_141 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  1670  |  1950  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   507  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    1   |  2177  |  1959  |
+-----------+--------+--------+--------+--------+
