set_max_delay 4.0 -rise -rise_from [get_ports clk*] -fall_from [get_clocks {core_clk}] -rise_through pin2 -fall_through xor1 -rise_to [get_clocks {core_clk}] -fall_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
