// Seed: 146225454
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    inout id_3,
    input id_4,
    input id_5
    , id_6
);
  logic id_7 = id_6;
  always @(negedge 1'b0) id_3 = 1;
endmodule
