#clk
create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk]

#uart and reset
set_property IOSTANDARD LVCMOS33 [get_ports Clk]
set_property IOSTANDARD LVCMOS25 [get_ports reset_rtl_0]
set_property IOSTANDARD LVCMOS33 [get_ports uart_rtl_0_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports uart_rtl_0_txd]
set_property PACKAGE_PIN N15 [get_ports Clk]
set_property PACKAGE_PIN J2 [get_ports reset_rtl_0]
set_property PACKAGE_PIN B16 [get_ports uart_rtl_0_rxd]
set_property PACKAGE_PIN A16 [get_ports uart_rtl_0_txd]

#usb pins
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_usb_int_tri_i[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports usb_spi_miso]
set_property IOSTANDARD LVCMOS33 [get_ports usb_spi_mosi]
set_property IOSTANDARD LVCMOS33 [get_ports usb_spi_sclk]
set_property PACKAGE_PIN T13 [get_ports {gpio_usb_int_tri_i[0]}]
set_property PACKAGE_PIN V14 [get_ports usb_spi_sclk]
set_property PACKAGE_PIN V15 [get_ports usb_spi_mosi]
set_property PACKAGE_PIN U12 [get_ports usb_spi_miso]

set_property IOSTANDARD LVCMOS33 [get_ports gpio_usb_rst_tri_o]
set_property PACKAGE_PIN V13 [get_ports gpio_usb_rst_tri_o]
set_property PACKAGE_PIN T12 [get_ports usb_spi_ss]
set_property IOSTANDARD LVCMOS33 [get_ports usb_spi_ss]

# nds pins
set_property PACKAGE_PIN J16 [get_ports T_R0]
set_property IOSTANDARD LVCMOS33 [get_ports T_R0]
set_property PACKAGE_PIN J15 [get_ports T_R1]
set_property IOSTANDARD LVCMOS33 [get_ports T_R1]
set_property PACKAGE_PIN K16 [get_ports T_R2]
set_property IOSTANDARD LVCMOS33 [get_ports T_R2]
set_property PACKAGE_PIN K14 [get_ports T_R3]
set_property IOSTANDARD LVCMOS33 [get_ports T_R3]
set_property PACKAGE_PIN H17 [get_ports T_R4]
set_property IOSTANDARD LVCMOS33 [get_ports T_R4]
set_property PACKAGE_PIN G18 [get_ports T_R5]
set_property IOSTANDARD LVCMOS33 [get_ports T_R5]

set_property PACKAGE_PIN H16 [get_ports T_G0]
set_property IOSTANDARD LVCMOS33 [get_ports T_G0]
set_property PACKAGE_PIN H18 [get_ports T_G1]
set_property IOSTANDARD LVCMOS33 [get_ports T_G1]
set_property PACKAGE_PIN G16 [get_ports T_G2]
set_property IOSTANDARD LVCMOS33 [get_ports T_G2]
set_property PACKAGE_PIN E16 [get_ports T_G3]
set_property IOSTANDARD LVCMOS33 [get_ports T_G3]
set_property PACKAGE_PIN C11 [get_ports T_G4]
set_property IOSTANDARD LVCMOS33 [get_ports T_G4]
set_property PACKAGE_PIN C12 [get_ports T_G5]
set_property IOSTANDARD LVCMOS33 [get_ports T_G5]

set_property PACKAGE_PIN D10 [get_ports T_B0]
set_property IOSTANDARD LVCMOS33 [get_ports T_B0]
set_property PACKAGE_PIN D11 [get_ports T_B1]
set_property IOSTANDARD LVCMOS33 [get_ports T_B1]
set_property PACKAGE_PIN E15 [get_ports T_B2]
set_property IOSTANDARD LVCMOS33 [get_ports T_B2]
set_property PACKAGE_PIN H14 [get_ports T_B3]
set_property IOSTANDARD LVCMOS33 [get_ports T_B3]
set_property PACKAGE_PIN E14 [get_ports T_B4]
set_property IOSTANDARD LVCMOS33 [get_ports T_B4]
set_property PACKAGE_PIN H13 [get_ports T_B5]
set_property IOSTANDARD LVCMOS33 [get_ports T_B5]

set_property PACKAGE_PIN J14 [get_ports DCLK]
set_property IOSTANDARD LVCMOS33 [get_ports DCLK]
create_clock -period 339.510 -name dclk -waveform {0.000 169.755} [get_ports DCLK]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets DCLK_IBUF]
set_property PACKAGE_PIN F15 [get_ports GSP]
set_property IOSTANDARD LVCMOS33 [get_ports GSP]
set_property PACKAGE_PIN J13 [get_ports LS]
set_property IOSTANDARD LVCMOS33 [get_ports LS]

#hex grid pins

set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridA[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridA[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridA[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridA[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridB[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridB[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridB[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_gridB[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segA[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[7]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[6]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[5]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[4]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {hex_segB[0]}]
set_property PACKAGE_PIN G6 [get_ports {hex_gridA[0]}]
set_property PACKAGE_PIN H6 [get_ports {hex_gridA[1]}]
set_property PACKAGE_PIN C3 [get_ports {hex_gridA[2]}]
set_property PACKAGE_PIN B3 [get_ports {hex_gridA[3]}]
set_property PACKAGE_PIN E6 [get_ports {hex_segA[0]}]
set_property PACKAGE_PIN B4 [get_ports {hex_segA[1]}]
set_property PACKAGE_PIN D5 [get_ports {hex_segA[2]}]
set_property PACKAGE_PIN C5 [get_ports {hex_segA[3]}]
set_property PACKAGE_PIN D7 [get_ports {hex_segA[4]}]
set_property PACKAGE_PIN D6 [get_ports {hex_segA[5]}]
set_property PACKAGE_PIN C4 [get_ports {hex_segA[6]}]
set_property PACKAGE_PIN B5 [get_ports {hex_segA[7]}]
set_property PACKAGE_PIN F3 [get_ports {hex_segB[0]}]
set_property PACKAGE_PIN G5 [get_ports {hex_segB[1]}]
set_property PACKAGE_PIN J3 [get_ports {hex_segB[2]}]
set_property PACKAGE_PIN H4 [get_ports {hex_segB[3]}]
set_property PACKAGE_PIN F4 [get_ports {hex_segB[4]}]
set_property PACKAGE_PIN H3 [get_ports {hex_segB[5]}]
set_property PACKAGE_PIN E5 [get_ports {hex_segB[6]}]
set_property PACKAGE_PIN J4 [get_ports {hex_segB[7]}]
set_property PACKAGE_PIN E4 [get_ports {hex_gridB[0]}]
set_property PACKAGE_PIN E3 [get_ports {hex_gridB[1]}]
set_property PACKAGE_PIN F5 [get_ports {hex_gridB[2]}]
set_property PACKAGE_PIN H5 [get_ports {hex_gridB[3]}]


#LED0
set_property IOSTANDARD LVCMOS33 [get_ports LED0]
set_property PACKAGE_PIN C13 [get_ports LED0]
set_property IOSTANDARD LVCMOS33 [get_ports LED1]
set_property PACKAGE_PIN C14 [get_ports LED1]
set_property IOSTANDARD LVCMOS33 [get_ports LED2]
set_property PACKAGE_PIN D14 [get_ports LED2]
set_property IOSTANDARD LVCMOS33 [get_ports LED3]
set_property PACKAGE_PIN D15 [get_ports LED3]

set_property PULLDOWN true [get_ports LED0]
set_property PULLDOWN true [get_ports LED1]
set_property PULLDOWN true [get_ports LED2]
set_property PULLDOWN true [get_ports LED3]

set_property -dict {PACKAGE_PIN V17 IOSTANDARD TMDS_33} [get_ports hdmi_tmds_clk_n]
set_property -dict {PACKAGE_PIN U16 IOSTANDARD TMDS_33} [get_ports hdmi_tmds_clk_p]

# TMDS Data Negative
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tmds_data_n[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tmds_data_n[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tmds_data_n[0]}]

# TMDS Data Positive
set_property PACKAGE_PIN U17 [get_ports {hdmi_tmds_data_p[0]}]
set_property PACKAGE_PIN U18 [get_ports {hdmi_tmds_data_n[0]}]
set_property PACKAGE_PIN R16 [get_ports {hdmi_tmds_data_p[1]}]
set_property PACKAGE_PIN R17 [get_ports {hdmi_tmds_data_n[1]}]
set_property PACKAGE_PIN R14 [get_ports {hdmi_tmds_data_p[2]}]
set_property PACKAGE_PIN T14 [get_ports {hdmi_tmds_data_n[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tmds_data_p[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tmds_data_p[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_tmds_data_p[0]}]

set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[3]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[13]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[8]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[12]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[13]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_AWREADY]
set_property MARK_DEBUG true [get_nets {block_design/blue_0[2]}]
set_property MARK_DEBUG true [get_nets {block_design/blue_0[3]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[4]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWPROT[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[21]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[15]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[27]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[31]}]
set_property MARK_DEBUG true [get_nets {block_design/green_0[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[30]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[6]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_WVALID]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[20]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[5]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[6]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[16]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[28]}]
set_property MARK_DEBUG true [get_nets {block_design/red_0[4]}]
set_property MARK_DEBUG true [get_nets {block_design/blue_0[4]}]
set_property MARK_DEBUG true [get_nets {block_design/green_0[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[17]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[7]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[10]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[14]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[19]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WSTRB[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[25]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[28]}]
set_property MARK_DEBUG true [get_nets {block_design/red_0[5]}]
set_property MARK_DEBUG true [get_nets {block_design/blue_0[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARPROT[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[9]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[15]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[4]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[7]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[10]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[11]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[8]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[10]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WSTRB[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[8]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[10]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_ARREADY]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[14]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[14]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[5]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[18]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[29]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[9]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[24]}]
set_property MARK_DEBUG true [get_nets {block_design/red_0[0]}]
set_property MARK_DEBUG true [get_nets {block_design/green_0[1]}]
set_property MARK_DEBUG true [get_nets {block_design/green_0[3]}]
set_property MARK_DEBUG true [get_nets {block_design/green_0[4]}]
set_property MARK_DEBUG true [get_nets block_design/microblaze_0_Clk]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[5]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[11]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[21]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[11]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[26]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[13]}]
set_property MARK_DEBUG true [get_nets {block_design/red_0[3]}]
set_property MARK_DEBUG true [get_nets {block_design/blue_0[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWPROT[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[6]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[22]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RRESP[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_BRESP[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[3]}]
set_property MARK_DEBUG true [get_nets block_design/dclk_0]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[7]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[27]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[20]}]
set_property MARK_DEBUG true [get_nets {block_design/red_0[1]}]
set_property MARK_DEBUG true [get_nets {block_design/blue_0[5]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[7]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[11]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[9]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[4]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[31]}]
set_property MARK_DEBUG true [get_nets block_design/ls_0]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[26]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWPROT[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[12]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_ARVALID]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[24]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[25]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[3]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[4]}]
set_property MARK_DEBUG true [get_nets {block_design/green_0[5]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[14]}]
set_property MARK_DEBUG true [get_nets block_design/gsp_0]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[8]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_RREADY]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[12]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[18]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[30]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_BVALID]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_BRESP[0]}]
set_property MARK_DEBUG true [get_nets {block_design/red_0[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[5]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[9]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[22]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WSTRB[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[16]}]
set_property MARK_DEBUG true [get_nets block_design/rst_clk_wiz_1_100M_peripheral_aresetn]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_WREADY]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RRESP[0]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[6]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[23]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[29]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[15]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[3]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[12]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WSTRB[3]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[17]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[23]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_RDATA[19]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARADDR[1]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARPROT[0]}]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_AWVALID]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_BREADY]
set_property MARK_DEBUG true [get_nets block_design/axi_interconnect_0_M00_AXI_RVALID]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[13]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_AWADDR[2]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_WDATA[15]}]
set_property MARK_DEBUG true [get_nets {block_design/axi_interconnect_0_M00_AXI_ARPROT[1]}]
