{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583824685796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583824685796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 00:18:05 2020 " "Processing started: Tue Mar 10 00:18:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583824685796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583824685796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583824685796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1583824686306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file multicore_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_controller " "Found entity 1: multicore_controller" {  } { { "multicore_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file s_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE s_initializer.sv(60) " "Verilog HDL Declaration information at s_initializer.sv(60): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "s_initializer.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_initializer.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_initializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file s_initializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_initializer " "Found entity 1: s_initializer" {  } { { "s_initializer.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_initializer.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_controller.sv(97) " "Verilog HDL information at top_controller.sv(97): always construct contains both blocking and non-blocking assignments" {  } { { "top_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_controller " "Found entity 1: top_controller" {  } { { "top_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "s_swapper.sv(40) " "Verilog HDL information at s_swapper.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE s_swapper.sv(11) " "Verilog HDL Declaration information at s_swapper.sv(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1583824697149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_swapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file s_swapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 s_swapper " "Found entity 1: s_swapper" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decrypter.sv(61) " "Verilog HDL information at decrypter.sv(61): always construct contains both blocking and non-blocking assignments" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1583824697164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypter.sv 1 1 " "Found 1 design units, including 1 entities, in source file decrypter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrypter " "Found entity 1: decrypter" {  } { { "decrypter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/decrypter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Found entity 1: d_memory" {  } { { "d_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/d_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file e_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_rom " "Found entity 1: e_rom" {  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583824697211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ksa.sv(34) " "Verilog HDL assignment warning at ksa.sv(34): truncated value with size 8 to match size of target (7)" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ksa.sv(35) " "Verilog HDL assignment warning at ksa.sv(35): truncated value with size 8 to match size of target (7)" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ksa.sv(36) " "Verilog HDL assignment warning at ksa.sv(36): truncated value with size 8 to match size of target (7)" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ksa.sv(37) " "Verilog HDL assignment warning at ksa.sv(37): truncated value with size 8 to match size of target (7)" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ksa.sv(38) " "Verilog HDL assignment warning at ksa.sv(38): truncated value with size 8 to match size of target (7)" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ksa.sv(39) " "Verilog HDL assignment warning at ksa.sv(39): truncated value with size 8 to match size of target (7)" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SW ksa.sv(5) " "Output port \"SW\" at ksa.sv(5) has no driver" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583824697211 "|ksa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multicore_controller multicore_controller:multicore_c " "Elaborating entity \"multicore_controller\" for hierarchy \"multicore_controller:multicore_c\"" {  } { { "ksa.sv" "multicore_c" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697230 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multicore_controller.sv(48) " "Verilog HDL Case Statement information at multicore_controller.sv(48): all case item expressions in this case statement are onehot" {  } { { "multicore_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1583824697230 "|ksa|multicore_controller:multicore_c"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[8..0\] multicore_controller.sv(5) " "Output port \"LED\[8..0\]\" at multicore_controller.sv(5) has no driver" {  } { { "multicore_controller.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1583824697245 "|ksa|multicore_controller:multicore_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_memory multicore_controller:multicore_c\|s_memory:s_mem_1 " "Elaborating entity \"s_memory\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\"" {  } { { "multicore_controller.sv" "s_mem_1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "altsyncram_component" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\"" {  } { { "s_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697355 ""}  } { { "s_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824697355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2d32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2d32 " "Found entity 1: altsyncram_2d32" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2d32 multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated " "Elaborating entity \"altsyncram_2d32\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsp2 " "Found entity 1: altsyncram_dsp2" {  } { { "db/altsyncram_dsp2.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_dsp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824697464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824697464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsp2 multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1 " "Elaborating entity \"altsyncram_dsp2\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|altsyncram_dsp2:altsyncram1\"" {  } { { "db/altsyncram_2d32.tdf" "altsyncram1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "mgl_prim2" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1392508928 " "Parameter \"NODE_NAME\" = \"1392508928\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824697965 ""}  } { { "db/altsyncram_2d32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_2d32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824697965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"multicore_controller:multicore_c\|s_memory:s_mem_1\|altsyncram:altsyncram_component\|altsyncram_2d32:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_memory multicore_controller:multicore_c\|d_memory:d_mem_1 " "Elaborating entity \"d_memory\" for hierarchy \"multicore_controller:multicore_c\|d_memory:d_mem_1\"" {  } { { "multicore_controller.sv" "d_mem_1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\"" {  } { { "d_memory.v" "altsyncram_component" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/d_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\"" {  } { { "d_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/d_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824698124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698126 ""}  } { { "d_memory.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/d_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824698126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oa32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oa32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oa32 " "Found entity 1: altsyncram_oa32" {  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oa32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824698169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824698169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oa32 multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated " "Elaborating entity \"altsyncram_oa32\" for hierarchy \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nop2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nop2 " "Found entity 1: altsyncram_nop2" {  } { { "db/altsyncram_nop2.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_nop2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824698223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824698223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nop2 multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|altsyncram_nop2:altsyncram1 " "Elaborating entity \"altsyncram_nop2\" for hierarchy \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|altsyncram_nop2:altsyncram1\"" {  } { { "db/altsyncram_oa32.tdf" "altsyncram1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oa32.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oa32.tdf" "mgl_prim2" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824698280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"multicore_controller:multicore_c\|d_memory:d_mem_1\|altsyncram:altsyncram_component\|altsyncram_oa32:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1140850688 " "Parameter \"NODE_NAME\" = \"1140850688\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698281 ""}  } { { "db/altsyncram_oa32.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_oa32.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824698281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_rom multicore_controller:multicore_c\|e_rom:rom_1 " "Elaborating entity \"e_rom\" for hierarchy \"multicore_controller:multicore_c\|e_rom:rom_1\"" {  } { { "multicore_controller.sv" "rom_1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "altsyncram_component" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\"" {  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824698369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file message.mif " "Parameter \"init_file\" = \"message.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698371 ""}  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824698371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79t1 " "Found entity 1: altsyncram_79t1" {  } { { "db/altsyncram_79t1.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_79t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824698415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824698415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79t1 multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated " "Elaborating entity \"altsyncram_79t1\" for hierarchy \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0v2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0v2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0v2 " "Found entity 1: altsyncram_e0v2" {  } { { "db/altsyncram_e0v2.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_e0v2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824698475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824698475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0v2 multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|altsyncram_e0v2:altsyncram1 " "Elaborating entity \"altsyncram_e0v2\" for hierarchy \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|altsyncram_e0v2:altsyncram1\"" {  } { { "db/altsyncram_79t1.tdf" "altsyncram1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_79t1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698475 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 32 C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/message.mif " "Memory depth (256) in the design file differs from memory depth (32) in the Memory Initialization File \"C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/message.mif\" -- setting initial value for remaining addresses to 0" {  } { { "e_rom.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/e_rom.v" 82 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1583824698479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_79t1.tdf" "mgl_prim2" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_79t1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_79t1.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_79t1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824698525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"multicore_controller:multicore_c\|e_rom:rom_1\|altsyncram:altsyncram_component\|altsyncram_79t1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1157627904 " "Parameter \"NODE_NAME\" = \"1157627904\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698526 ""}  } { { "db/altsyncram_79t1.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/altsyncram_79t1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824698526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_controller multicore_controller:multicore_c\|top_controller:core_1 " "Elaborating entity \"top_controller\" for hierarchy \"multicore_controller:multicore_c\|top_controller:core_1\"" {  } { { "multicore_controller.sv" "core_1" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/multicore_controller.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_initializer multicore_controller:multicore_c\|top_controller:core_1\|s_initializer:init " "Elaborating entity \"s_initializer\" for hierarchy \"multicore_controller:multicore_c\|top_controller:core_1\|s_initializer:init\"" {  } { { "top_controller.sv" "init" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_swapper multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap " "Elaborating entity \"s_swapper\" for hierarchy \"multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\"" {  } { { "top_controller.sv" "swap" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrypter multicore_controller:multicore_c\|top_controller:core_1\|decrypter:decr " "Elaborating entity \"decrypter\" for hierarchy \"multicore_controller:multicore_c\|top_controller:core_1\|decrypter:decr\"" {  } { { "top_controller.sv" "decr" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/top_controller.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdisplaydecoder.v 1 1 " "Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "sevensegmentdisplaydecoder.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/sevensegmentdisplaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824698777 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583824698777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:sevenSeg0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:sevenSeg0\"" {  } { { "ksa.sv" "sevenSeg0" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824698778 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1583824699059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824706695 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824707076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824709457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824709535 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824709645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824709661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1583824709661 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1583824712091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld73f98f60/alt_sld_fab.v" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824712357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824712357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824712372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824712372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824712372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824712372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd" 498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824712451 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824712451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824712451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824712499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824712499 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\|Mod0\"" {  } { { "s_swapper.sv" "Mod0" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824715515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "multicore_controller:multicore_c\|top_controller:core_2\|s_swapper:swap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"multicore_controller:multicore_c\|top_controller:core_2\|s_swapper:swap\|Mod0\"" {  } { { "s_swapper.sv" "Mod0" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824715515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "multicore_controller:multicore_c\|top_controller:core_3\|s_swapper:swap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"multicore_controller:multicore_c\|top_controller:core_3\|s_swapper:swap\|Mod0\"" {  } { { "s_swapper.sv" "Mod0" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824715515 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "multicore_controller:multicore_c\|top_controller:core_4\|s_swapper:swap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"multicore_controller:multicore_c\|top_controller:core_4\|s_swapper:swap\|Mod0\"" {  } { { "s_swapper.sv" "Mod0" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824715515 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1583824715515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\|lpm_divide:Mod0\"" {  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824715623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\|lpm_divide:Mod0 " "Instantiated megafunction \"multicore_controller:multicore_c\|top_controller:core_1\|s_swapper:swap\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824715623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824715623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824715623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583824715623 ""}  } { { "s_swapper.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/s_swapper.sv" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1583824715623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824715716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824715716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824715748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824715748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583824715779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583824715779 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1583824716593 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[0\] GND " "Pin \"SW\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[1\] GND " "Pin \"SW\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[2\] GND " "Pin \"SW\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[3\] GND " "Pin \"SW\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[4\] GND " "Pin \"SW\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[5\] GND " "Pin \"SW\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[6\] GND " "Pin \"SW\[6\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[7\] GND " "Pin \"SW\[7\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[8\] GND " "Pin \"SW\[8\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[9\] GND " "Pin \"SW\[9\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|SW[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1583824717898 "|ksa|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1583824717898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824718152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824719889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1583824720365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583824721184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824721184 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "12 " "Ignored 12 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[1\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_EN " "Ignored Virtual Pin assignment to \"LCD_EN\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[5\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RS " "Ignored Virtual Pin assignment to \"LCD_RS\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[0\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_ON " "Ignored Virtual Pin assignment to \"LCD_ON\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[2\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[3\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_RW " "Ignored Virtual Pin assignment to \"LCD_RW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[6\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[7\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "LCD_DATA\[4\] " "Ignored Virtual Pin assignment to \"LCD_DATA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Quartus II" 0 -1 1583824721454 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Quartus II" 0 -1 1583824721454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824721683 "|ksa|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824721683 "|ksa|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824721683 "|ksa|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ksa.sv" "" { Text "C:/Users/Luke Bidulka/Documents/Education/School/Third Year/2nd/CPEN 311/Labs/Lab 4/CPEN311_LAB4/template_de1soc/ksa.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583824721683 "|ksa|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1583824721683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3144 " "Implemented 3144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583824721699 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583824721699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2976 " "Implemented 2976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1583824721699 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1583824721699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583824721699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583824721792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 00:18:41 2020 " "Processing ended: Tue Mar 10 00:18:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583824721792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583824721792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583824721792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583824721792 ""}
