Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Aug  2 12:15:36 2020
| Host         : DESKTOP-CLO8L8L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (131)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (131)
--------------------------------------------------
 There are 131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.258        0.000                      0                  802        0.117        0.000                      0                  802        2.000        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
Inst_clock_manager/inst/clk  {0.000 5.000}        10.000          100.000         
  clk_dvi_clock_manager      {0.000 2.500}        5.000           200.000         
  clk_pixel_clock_manager    {0.000 12.500}       25.000          40.000          
  clkfbout_clock_manager     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_clock_manager/inst/clk                                                                                                                                                    3.000        0.000                       0                     1  
  clk_dvi_clock_manager            1.258        0.000                      0                   48        0.180        0.000                      0                   48        2.000        0.000                       0                    46  
  clk_pixel_clock_manager         10.625        0.000                      0                  748        0.135        0.000                      0                  748       12.000        0.000                       0                   178  
  clkfbout_clock_manager                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clock_manager  clk_dvi_clock_manager          1.911        0.000                      0                   30        0.117        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_clock_manager/inst/clk
  To Clock:  Inst_clock_manager/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clock_manager/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clock_manager/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_dvi_clock_manager
  To Clock:  clk_dvi_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.842ns (27.033%)  route 2.273ns (72.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.015     5.148    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[8]/C
                         clock pessimism              0.082     6.902    
                         clock uncertainty           -0.067     6.835    
    SLICE_X9Y217         FDRE (Setup_fdre_C_R)       -0.429     6.406    Inst_hdmi/Inst_dvi/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.842ns (27.033%)  route 2.273ns (72.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.015     5.148    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[9]/C
                         clock pessimism              0.082     6.902    
                         clock uncertainty           -0.067     6.835    
    SLICE_X9Y217         FDRE (Setup_fdre_C_R)       -0.429     6.406    Inst_hdmi/Inst_dvi/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          6.406    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.842ns (27.582%)  route 2.211ns (72.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 6.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.953     5.086    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X2Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.894     6.894    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X2Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[9]/C
                         clock pessimism              0.096     6.990    
                         clock uncertainty           -0.067     6.923    
    SLICE_X2Y223         FDRE (Setup_fdre_C_R)       -0.524     6.399    Inst_hdmi/Inst_dvi/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.842ns (27.582%)  route 2.211ns (72.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 6.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.953     5.086    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X3Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.894     6.894    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X3Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[8]/C
                         clock pessimism              0.096     6.990    
                         clock uncertainty           -0.067     6.923    
    SLICE_X3Y223         FDRE (Setup_fdre_C_R)       -0.429     6.494    Inst_hdmi/Inst_dvi/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.842ns (28.971%)  route 2.064ns (71.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 6.897 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.807     4.940    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.897     6.897    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[8]/C
                         clock pessimism              0.082     6.979    
                         clock uncertainty           -0.067     6.912    
    SLICE_X6Y218         FDRE (Setup_fdre_C_R)       -0.524     6.388    Inst_hdmi/Inst_dvi/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          6.388    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.842ns (28.971%)  route 2.064ns (71.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 6.897 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.807     4.940    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.897     6.897    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[9]/C
                         clock pessimism              0.082     6.979    
                         clock uncertainty           -0.067     6.912    
    SLICE_X6Y218         FDRE (Setup_fdre_C_R)       -0.524     6.388    Inst_hdmi/Inst_dvi/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          6.388    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.966ns (28.276%)  route 2.450ns (71.724%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.193     5.326    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X8Y217         LUT3 (Prop_lut3_I1_O)        0.124     5.450 r  Inst_hdmi/Inst_dvi/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     5.450    Inst_hdmi/Inst_dvi/shift_green_1[4]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[4]/C
                         clock pessimism              0.082     6.902    
                         clock uncertainty           -0.067     6.835    
    SLICE_X8Y217         FDRE (Setup_fdre_C_D)        0.081     6.916    Inst_hdmi/Inst_dvi/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          6.916    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.966ns (28.367%)  route 2.439ns (71.633%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.182     5.315    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X8Y217         LUT3 (Prop_lut3_I1_O)        0.124     5.439 r  Inst_hdmi/Inst_dvi/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     5.439    Inst_hdmi/Inst_dvi/shift_green_1[2]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[2]/C
                         clock pessimism              0.082     6.902    
                         clock uncertainty           -0.067     6.835    
    SLICE_X8Y217         FDRE (Setup_fdre_C_D)        0.077     6.912    Inst_hdmi/Inst_dvi/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.966ns (28.195%)  route 2.460ns (71.805%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.203     5.336    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X4Y219         LUT3 (Prop_lut3_I1_O)        0.124     5.460 r  Inst_hdmi/Inst_dvi/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     5.460    Inst_hdmi/Inst_dvi/shift_blue_0[4]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[4]/C
                         clock pessimism              0.082     6.978    
                         clock uncertainty           -0.067     6.911    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.031     6.942    Inst_hdmi/Inst_dvi/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.966ns (28.231%)  route 2.456ns (71.769%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          2.033     2.033    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.419     2.452 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           1.109     3.561    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X1Y209         LUT6 (Prop_lut6_I1_O)        0.299     3.860 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.149     4.009    Inst_hdmi/Inst_dvi/shift_red[9]_i_2_n_0
    SLICE_X1Y209         LUT5 (Prop_lut5_I0_O)        0.124     4.133 r  Inst_hdmi/Inst_dvi/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.198     5.331    Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0
    SLICE_X4Y219         LUT3 (Prop_lut3_I1_O)        0.124     5.455 r  Inst_hdmi/Inst_dvi/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     5.455    Inst_hdmi/Inst_dvi/shift_blue_0[6]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[6]/C
                         clock pessimism              0.082     6.978    
                         clock uncertainty           -0.067     6.911    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.032     6.943    Inst_hdmi/Inst_dvi/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                  1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.741     0.741    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.141     0.882 r  Inst_hdmi/Inst_dvi/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.122     1.004    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[4]
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.019     1.019    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[2]/C
                         clock pessimism             -0.265     0.754    
    SLICE_X0Y209         FDRE (Hold_fdre_C_D)         0.070     0.824    Inst_hdmi/Inst_dvi/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.707     0.707    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y217         FDRE (Prop_fdre_C_Q)         0.141     0.848 r  Inst_hdmi/Inst_dvi/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.138     0.986    Inst_hdmi/Inst_dvi/shift_green[9]
    SLICE_X8Y217         LUT3 (Prop_lut3_I0_O)        0.049     1.035 r  Inst_hdmi/Inst_dvi/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.035    Inst_hdmi/Inst_dvi/shift_green_1[7]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.981     0.981    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[7]/C
                         clock pessimism             -0.261     0.720    
    SLICE_X8Y217         FDRE (Hold_fdre_C_D)         0.131     0.851    Inst_hdmi/Inst_dvi/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.959%)  route 0.141ns (50.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.741     0.741    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.141     0.882 r  Inst_hdmi/Inst_dvi/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.141     1.023    Inst_hdmi/Inst_dvi/shift_clock[1]
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.019     1.019    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                         clock pessimism             -0.265     0.754    
    SLICE_X1Y209         FDRE (Hold_fdre_C_D)         0.075     0.829    Inst_hdmi/Inst_dvi/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.741     0.741    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.141     0.882 r  Inst_hdmi/Inst_dvi/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.126     1.008    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[3]
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.019     1.019    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[1]/C
                         clock pessimism             -0.278     0.741    
    SLICE_X0Y209         FDRE (Hold_fdre_C_D)         0.066     0.807    Inst_hdmi/Inst_dvi/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.741     0.741    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y209         FDRE (Prop_fdre_C_Q)         0.141     0.882 r  Inst_hdmi/Inst_dvi/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.136     1.018    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[2]
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.019     1.019    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X0Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[0]/C
                         clock pessimism             -0.278     0.741    
    SLICE_X0Y209         FDRE (Hold_fdre_C_D)         0.070     0.811    Inst_hdmi/Inst_dvi/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.732     0.732    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y219         FDRE (Prop_fdre_C_Q)         0.128     0.860 r  Inst_hdmi/Inst_dvi/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.101     0.961    Inst_hdmi/Inst_dvi/shift_blue[5]
    SLICE_X4Y219         LUT3 (Prop_lut3_I0_O)        0.102     1.063 r  Inst_hdmi/Inst_dvi/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.063    Inst_hdmi/Inst_dvi/shift_blue_0[3]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.008     1.008    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[3]/C
                         clock pessimism             -0.276     0.732    
    SLICE_X4Y219         FDRE (Hold_fdre_C_D)         0.107     0.839    Inst_hdmi/Inst_dvi/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.741     0.741    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.128     0.869 r  Inst_hdmi/Inst_dvi/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.120     0.990    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[9]
    SLICE_X2Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.019     1.019    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X2Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[7]/C
                         clock pessimism             -0.262     0.757    
    SLICE_X2Y209         FDRE (Hold_fdre_C_D)         0.005     0.762    Inst_hdmi/Inst_dvi/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.732     0.732    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y219         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.164     1.037    Inst_hdmi/Inst_dvi/shift_blue[6]
    SLICE_X4Y219         LUT3 (Prop_lut3_I0_O)        0.045     1.082 r  Inst_hdmi/Inst_dvi/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.082    Inst_hdmi/Inst_dvi/shift_blue_0[4]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.008     1.008    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[4]/C
                         clock pessimism             -0.276     0.732    
    SLICE_X4Y219         FDRE (Hold_fdre_C_D)         0.092     0.824    Inst_hdmi/Inst_dvi/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.741     0.741    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y209         FDRE (Prop_fdre_C_Q)         0.141     0.882 r  Inst_hdmi/Inst_dvi/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.188     1.070    Inst_hdmi/Inst_dvi/shift_clock_reg_n_0_[8]
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.019     1.019    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y209         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_clock_reg[6]/C
                         clock pessimism             -0.278     0.741    
    SLICE_X1Y209         FDRE (Hold_fdre_C_D)         0.070     0.811    Inst_hdmi/Inst_dvi/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_dvi_clock_manager rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.730     0.730    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X3Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y223         FDRE (Prop_fdre_C_Q)         0.141     0.871 r  Inst_hdmi/Inst_dvi/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.201     1.073    Inst_hdmi/Inst_dvi/data1[6]
    SLICE_X1Y223         LUT3 (Prop_lut3_I0_O)        0.045     1.118 r  Inst_hdmi/Inst_dvi/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.118    Inst_hdmi/Inst_dvi/shift_red[6]
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.005     1.005    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[6]/C
                         clock pessimism             -0.262     0.743    
    SLICE_X1Y223         FDRE (Hold_fdre_C_D)         0.092     0.835    Inst_hdmi/Inst_dvi/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dvi_clock_manager
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    Inst_clock_manager/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y218    Inst_hdmi/Inst_dvi/ODDR_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y208    Inst_hdmi/Inst_dvi/ODDR_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y216    Inst_hdmi/Inst_dvi/ODDR_green/C
Min Period        n/a     ODDR/C              n/a            1.474         5.000       3.526      OLOGIC_X0Y232    Inst_hdmi/Inst_dvi/ODDR_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y219     Inst_hdmi/Inst_dvi/shift_blue_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y209     Inst_hdmi/Inst_dvi/shift_clock_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clock_manager
  To Clock:  clk_pixel_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack       10.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.625ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        13.373ns  (logic 6.645ns (49.688%)  route 6.728ns (50.312%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 26.670 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 f  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 f  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          4.253    14.271    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    SLICE_X22Y187        LUT3 (Prop_lut3_I0_O)        0.350    14.621 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0_ENBWREN_cooolgate_en_gate_69/O
                         net (fo=1, routed)           0.692    15.313    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0_ENBWREN_cooolgate_en_sig_38
    RAMB36_X1Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.670    26.670    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X1Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0/CLKBWRCLK
                         clock pessimism              0.002    26.672    
                         clock uncertainty           -0.087    26.585    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    25.938    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0
  -------------------------------------------------------------------
                         required time                         25.938    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 10.625    

Slack (MET) :             11.290ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.635ns  (logic 6.295ns (49.823%)  route 6.340ns (50.177%))
  Logic Levels:           3  (DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 26.668 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 r  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          4.557    14.574    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    RAMB36_X1Y34         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.668    26.668    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X1Y34         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/CLKBWRCLK
                         clock pessimism              0.002    26.670    
                         clock uncertainty           -0.087    26.583    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.719    25.864    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0
  -------------------------------------------------------------------
                         required time                         25.864    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                                 11.290    

Slack (MET) :             11.501ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.498ns  (logic 6.649ns (53.202%)  route 5.849ns (46.798%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 26.668 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 f  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 f  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          2.729    12.747    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    SLICE_X17Y193        LUT3 (Prop_lut3_I0_O)        0.354    13.101 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0_ENBWREN_cooolgate_en_gate_77/O
                         net (fo=1, routed)           1.336    14.437    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0_ENBWREN_cooolgate_en_sig_42
    RAMB36_X1Y34         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.668    26.668    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X1Y34         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/CLKBWRCLK
                         clock pessimism              0.002    26.670    
                         clock uncertainty           -0.087    26.583    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    25.938    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0
  -------------------------------------------------------------------
                         required time                         25.938    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                 11.501    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.820ns  (logic 6.393ns (49.868%)  route 6.427ns (50.132%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 26.866 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 f  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_B/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.124     9.991 f  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_0_0_i_1/O
                         net (fo=18, routed)          4.097    14.088    Inst_hdmi/Inst_timing_memory/Inst_ram_B/n[address][15]
    SLICE_X22Y218        LUT3 (Prop_lut3_I1_O)        0.124    14.212 r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0_ENBWREN_cooolgate_en_gate_47/O
                         net (fo=1, routed)           0.547    14.759    Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0_ENBWREN_cooolgate_en_sig_26
    RAMB36_X1Y42         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.866    26.866    Inst_hdmi/Inst_timing_memory/Inst_ram_B/clk_pixel
    RAMB36_X1Y42         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0/CLKBWRCLK
                         clock pessimism              0.082    26.948    
                         clock uncertainty           -0.087    26.861    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.418    Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0
  -------------------------------------------------------------------
                         required time                         26.418    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.768ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 6.295ns (51.797%)  route 5.858ns (48.203%))
  Logic Levels:           3  (DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 26.665 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 r  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          4.075    14.093    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    RAMB36_X1Y35         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.665    26.665    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X1Y35         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0/CLKBWRCLK
                         clock pessimism              0.002    26.667    
                         clock uncertainty           -0.087    26.580    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.719    25.861    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0
  -------------------------------------------------------------------
                         required time                         25.861    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                 11.768    

Slack (MET) :             11.845ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.082ns  (logic 6.295ns (52.104%)  route 5.787ns (47.896%))
  Logic Levels:           3  (DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 26.670 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 r  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          4.004    14.021    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    RAMB36_X1Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.670    26.670    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X1Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0/CLKBWRCLK
                         clock pessimism              0.002    26.672    
                         clock uncertainty           -0.087    26.585    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.719    25.866    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0
  -------------------------------------------------------------------
                         required time                         25.866    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                 11.845    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 6.393ns (52.202%)  route 5.854ns (47.798%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 26.572 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 f  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_B/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.124     9.991 f  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_0_0_i_1/O
                         net (fo=18, routed)          2.651    12.642    Inst_hdmi/Inst_timing_memory/Inst_ram_B/n[address][15]
    SLICE_X17Y193        LUT3 (Prop_lut3_I1_O)        0.124    12.766 r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0_ENBWREN_cooolgate_en_gate_53/O
                         net (fo=1, routed)           1.420    14.186    Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0_ENBWREN_cooolgate_en_sig_30
    RAMB36_X2Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.572    26.572    Inst_hdmi/Inst_timing_memory/Inst_ram_B/clk_pixel
    RAMB36_X2Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0/CLKBWRCLK
                         clock pessimism              0.002    26.574    
                         clock uncertainty           -0.087    26.487    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    26.044    Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0
  -------------------------------------------------------------------
                         required time                         26.044    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.999ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        12.033ns  (logic 6.269ns (52.097%)  route 5.764ns (47.903%))
  Logic Levels:           3  (DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 26.572 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 r  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_B/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.124     9.991 r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_0_0_i_1/O
                         net (fo=18, routed)          3.981    13.973    Inst_hdmi/Inst_timing_memory/Inst_ram_B/n[address][15]
    RAMB36_X2Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.572    26.572    Inst_hdmi/Inst_timing_memory/Inst_ram_B/clk_pixel
    RAMB36_X2Y36         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0/CLKBWRCLK
                         clock pessimism              0.002    26.574    
                         clock uncertainty           -0.087    26.487    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    25.972    Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_8_0
  -------------------------------------------------------------------
                         required time                         25.972    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                 11.999    

Slack (MET) :             12.032ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        11.968ns  (logic 6.645ns (55.521%)  route 5.323ns (44.479%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 26.672 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 f  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 f  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          2.412    12.429    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    SLICE_X8Y192         LUT3 (Prop_lut3_I0_O)        0.350    12.779 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0_ENBWREN_cooolgate_en_gate_71/O
                         net (fo=1, routed)           1.129    13.908    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0_ENBWREN_cooolgate_en_sig_39
    RAMB36_X0Y34         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.672    26.672    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X0Y34         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0/CLKBWRCLK
                         clock pessimism              0.002    26.674    
                         clock uncertainty           -0.087    26.587    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    25.940    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0
  -------------------------------------------------------------------
                         required time                         25.940    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                 12.032    

Slack (MET) :             12.038ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pixel_clock_manager rise@25.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        11.970ns  (logic 6.615ns (55.264%)  route 5.355ns (44.736%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 26.679 - 25.000 ) 
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.939     1.939    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X13Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y222        FDCE (Prop_fdce_C_Q)         0.419     2.358 r  Inst_hdmi/Inst_timing_memory/r_reg[vCounter][7]/Q
                         net (fo=7, routed)           0.621     2.979    Inst_hdmi/Inst_timing_memory/r_reg[vCounter_n_0_][7]
    DSP48_X0Y88          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.208     7.187 r  Inst_hdmi/Inst_timing_memory/n[address]1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.189    Inst_hdmi/Inst_timing_memory/n[address]1_n_106
    DSP48_X0Y89          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.707 f  Inst_hdmi/Inst_timing_memory/n[address]0/P[15]
                         net (fo=3, routed)           1.160     9.867    Inst_hdmi/Inst_timing_memory/Inst_ram_R/P[15]
    SLICE_X10Y221        LUT2 (Prop_lut2_I0_O)        0.150    10.017 f  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0/O
                         net (fo=18, routed)          2.880    12.897    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0_i_3__0_n_0
    SLICE_X22Y197        LUT3 (Prop_lut3_I0_O)        0.320    13.217 r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0_ENBWREN_cooolgate_en_gate_75/O
                         net (fo=1, routed)           0.692    13.909    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0_ENBWREN_cooolgate_en_sig_41
    RAMB36_X1Y38         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972    26.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637    22.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574    24.909    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.679    26.679    Inst_hdmi/Inst_timing_memory/Inst_ram_R/clk_pixel
    RAMB36_X1Y38         RAMB36E1                                     r  Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0/CLKBWRCLK
                         clock pessimism              0.002    26.681    
                         clock uncertainty           -0.087    26.594    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    25.947    Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0
  -------------------------------------------------------------------
                         required time                         25.947    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                 12.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_R/clk_pixel
    SLICE_X0Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[3]/Q
                         net (fo=1, routed)           0.054     0.927    Inst_hdmi/Inst_dvi/Ints_tmds_R_n_9
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.007     1.007    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[3]/C
                         clock pessimism             -0.262     0.745    
    SLICE_X1Y222         FDRE (Hold_fdre_C_D)         0.047     0.792    Inst_hdmi/Inst_dvi/latched_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_B/clk_pixel
    SLICE_X7Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y219         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[3]/Q
                         net (fo=1, routed)           0.101     0.974    Inst_hdmi/Inst_dvi/Ints_tmds_B_n_10
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.008     1.008    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[3]/C
                         clock pessimism             -0.262     0.746    
    SLICE_X5Y219         FDRE (Hold_fdre_C_D)         0.070     0.816    Inst_hdmi/Inst_dvi/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_R/clk_pixel
    SLICE_X2Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y222         FDRE (Prop_fdre_C_Q)         0.164     0.896 r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[5]/Q
                         net (fo=1, routed)           0.100     0.996    Inst_hdmi/Inst_dvi/Ints_tmds_R_n_7
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.007     1.007    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[5]/C
                         clock pessimism             -0.262     0.745    
    SLICE_X1Y222         FDRE (Hold_fdre_C_D)         0.071     0.816    Inst_hdmi/Inst_dvi/latched_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.621%)  route 0.122ns (46.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_R/clk_pixel
    SLICE_X0Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[4]/Q
                         net (fo=1, routed)           0.122     0.995    Inst_hdmi/Inst_dvi/Ints_tmds_R_n_8
    SLICE_X0Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.007     1.007    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X0Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[4]/C
                         clock pessimism             -0.275     0.732    
    SLICE_X0Y222         FDRE (Hold_fdre_C_D)         0.072     0.804    Inst_hdmi/Inst_dvi/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_G/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.706     0.706    Inst_hdmi/Inst_dvi/Ints_tmds_G/clk_pixel
    SLICE_X9Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_G/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y218         FDRE (Prop_fdre_C_Q)         0.141     0.847 r  Inst_hdmi/Inst_dvi/Ints_tmds_G/encoded_reg[4]/Q
                         net (fo=1, routed)           0.173     1.020    Inst_hdmi/Inst_dvi/Ints_tmds_G_n_13
    SLICE_X11Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.981     0.981    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X11Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[4]/C
                         clock pessimism             -0.238     0.743    
    SLICE_X11Y217        FDRE (Hold_fdre_C_D)         0.070     0.813    Inst_hdmi/Inst_dvi/latched_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_B/clk_pixel
    SLICE_X6Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y219         FDRE (Prop_fdre_C_Q)         0.164     0.896 r  Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[9]/Q
                         net (fo=1, routed)           0.110     1.006    Inst_hdmi/Inst_dvi/Ints_tmds_B_n_4
    SLICE_X6Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.008     1.008    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X6Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[9]/C
                         clock pessimism             -0.276     0.732    
    SLICE_X6Y219         FDRE (Hold_fdre_C_D)         0.064     0.796    Inst_hdmi/Inst_dvi/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (59.033%)  route 0.103ns (40.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_R/clk_pixel
    SLICE_X2Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y222         FDRE (Prop_fdre_C_Q)         0.148     0.880 r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[7]/Q
                         net (fo=1, routed)           0.103     0.983    Inst_hdmi/Inst_dvi/Ints_tmds_R_n_5
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.007     1.007    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[7]/C
                         clock pessimism             -0.262     0.745    
    SLICE_X1Y222         FDRE (Hold_fdre_C_D)         0.025     0.770    Inst_hdmi/Inst_dvi/latched_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/Ints_tmds_R/clk_pixel
    SLICE_X1Y221         FDRE                                         r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y221         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[8]/Q
                         net (fo=1, routed)           0.157     1.030    Inst_hdmi/Inst_dvi/Ints_tmds_R_n_4
    SLICE_X3Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.007     1.007    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X3Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[8]/C
                         clock pessimism             -0.262     0.745    
    SLICE_X3Y222         FDRE (Hold_fdre_C_D)         0.070     0.815    Inst_hdmi/Inst_dvi/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[hCounter][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/r_reg[hCounter][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.582%)  route 0.167ns (44.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.703     0.703    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X10Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_fdce_C_Q)         0.164     0.867 r  Inst_hdmi/Inst_timing_memory/r_reg[hCounter][4]/Q
                         net (fo=10, routed)          0.167     1.034    Inst_hdmi/Inst_timing_memory/r_reg[hCounter_n_0_][4]
    SLICE_X8Y222         LUT6 (Prop_lut6_I3_O)        0.045     1.079 r  Inst_hdmi/Inst_timing_memory/r[hCounter][7]_i_1/O
                         net (fo=1, routed)           0.000     1.079    Inst_hdmi/Inst_timing_memory/n[hCounter][7]
    SLICE_X8Y222         FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[hCounter][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.976     0.976    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X8Y222         FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[hCounter][7]/C
                         clock pessimism             -0.238     0.738    
    SLICE_X8Y222         FDCE (Hold_fdce_C_D)         0.121     0.859    Inst_hdmi/Inst_timing_memory/r_reg[hCounter][7]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_timing_memory/r_reg[hCounter][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_timing_memory/r_reg[hSync]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pixel_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.582%)  route 0.167ns (44.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.703     0.703    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X10Y222        FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[hCounter][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_fdce_C_Q)         0.164     0.867 r  Inst_hdmi/Inst_timing_memory/r_reg[hCounter][4]/Q
                         net (fo=10, routed)          0.167     1.034    Inst_hdmi/Inst_timing_memory/r_reg[hCounter_n_0_][4]
    SLICE_X8Y222         LUT6 (Prop_lut6_I5_O)        0.045     1.079 r  Inst_hdmi/Inst_timing_memory/r[hSync]_i_1/O
                         net (fo=1, routed)           0.000     1.079    Inst_hdmi/Inst_timing_memory/n[hSync]
    SLICE_X8Y222         FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[hSync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.976     0.976    Inst_hdmi/Inst_timing_memory/clk_pixel
    SLICE_X8Y222         FDCE                                         r  Inst_hdmi/Inst_timing_memory/r_reg[hSync]/C
                         clock pessimism             -0.238     0.738    
    SLICE_X8Y222         FDCE (Hold_fdce_C_D)         0.121     0.859    Inst_hdmi/Inst_timing_memory/r_reg[hSync]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clock_manager
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y42     Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y46     Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y44     Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X0Y41     Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y34     Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y43     Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y45     Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X0Y34     Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y35     Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         25.000      21.637     RAMB36_X1Y47     Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_11_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y217     Inst_hdmi/Inst_dvi/Ints_tmds_B/dc_bias_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y216     Inst_hdmi/Inst_dvi/Ints_tmds_B/dc_bias_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y217     Inst_hdmi/Inst_dvi/Ints_tmds_B/dc_bias_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X9Y216     Inst_hdmi/Inst_dvi/Ints_tmds_B/dc_bias_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y219     Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y219     Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y219     Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y219     Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y219     Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y219     Inst_hdmi/Inst_dvi/Ints_tmds_B/encoded_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y222     Inst_hdmi/Inst_timing_memory/r_reg[hCounter][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y222     Inst_hdmi/Inst_timing_memory/r_reg[hCounter][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y222     Inst_hdmi/Inst_timing_memory/r_reg[hCounter][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X9Y222     Inst_hdmi/Inst_timing_memory/r_reg[hCounter][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y222     Inst_hdmi/Inst_timing_memory/r_reg[hCounter][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y222     Inst_hdmi/Inst_timing_memory/r_reg[hCounter][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X8Y222     Inst_hdmi/Inst_timing_memory/r_reg[hSync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y222     Inst_hdmi/Inst_dvi/Ints_tmds_R/dc_bias_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y222     Inst_hdmi/Inst_dvi/Ints_tmds_R/dc_bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y222     Inst_hdmi/Inst_dvi/Ints_tmds_R/encoded_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_manager
  To Clock:  clkfbout_clock_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Inst_clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clock_manager
  To Clock:  clk_dvi_clock_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.608ns (22.485%)  route 2.096ns (77.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 6.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.018     2.018    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y222         FDRE (Prop_fdre_C_Q)         0.456     2.474 r  Inst_hdmi/Inst_dvi/latched_red_reg[3]/Q
                         net (fo=1, routed)           2.096     4.570    Inst_hdmi/Inst_dvi/latched_red[3]
    SLICE_X1Y223         LUT3 (Prop_lut3_I2_O)        0.152     4.722 r  Inst_hdmi/Inst_dvi/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     4.722    Inst_hdmi/Inst_dvi/shift_red[3]
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.894     6.894    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[3]/C
                         clock pessimism             -0.128     6.766    
                         clock uncertainty           -0.207     6.559    
    SLICE_X1Y223         FDRE (Setup_fdre_C_D)        0.075     6.634    Inst_hdmi/Inst_dvi/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.634    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.823%)  route 1.961ns (77.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.021     2.021    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y219         FDRE (Prop_fdre_C_Q)         0.456     2.477 r  Inst_hdmi/Inst_dvi/latched_blue_reg[4]/Q
                         net (fo=1, routed)           1.961     4.439    Inst_hdmi/Inst_dvi/latched_blue[4]
    SLICE_X4Y219         LUT3 (Prop_lut3_I2_O)        0.124     4.563 r  Inst_hdmi/Inst_dvi/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.563    Inst_hdmi/Inst_dvi/shift_blue_0[4]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[4]/C
                         clock pessimism             -0.128     6.768    
                         clock uncertainty           -0.207     6.561    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.031     6.592    Inst_hdmi/Inst_dvi/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -4.563    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.150%)  route 1.925ns (76.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.947     1.947    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X11Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE (Prop_fdre_C_Q)         0.456     2.403 r  Inst_hdmi/Inst_dvi/latched_green_reg[6]/Q
                         net (fo=1, routed)           1.925     4.329    Inst_hdmi/Inst_dvi/latched_green[6]
    SLICE_X8Y217         LUT3 (Prop_lut3_I2_O)        0.124     4.453 r  Inst_hdmi/Inst_dvi/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     4.453    Inst_hdmi/Inst_dvi/shift_green_1[6]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[6]/C
                         clock pessimism             -0.128     6.692    
                         clock uncertainty           -0.207     6.485    
    SLICE_X8Y217         FDRE (Setup_fdre_C_D)        0.079     6.564    Inst_hdmi/Inst_dvi/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.799ns (31.397%)  route 1.746ns (68.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.943     1.943    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X8Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y218         FDRE (Prop_fdre_C_Q)         0.478     2.421 r  Inst_hdmi/Inst_dvi/latched_green_reg[3]/Q
                         net (fo=1, routed)           1.746     4.167    Inst_hdmi/Inst_dvi/latched_green[3]
    SLICE_X8Y217         LUT3 (Prop_lut3_I2_O)        0.321     4.488 r  Inst_hdmi/Inst_dvi/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.488    Inst_hdmi/Inst_dvi/shift_green_1[3]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[3]/C
                         clock pessimism             -0.128     6.692    
                         clock uncertainty           -0.207     6.485    
    SLICE_X8Y217         FDRE (Setup_fdre_C_D)        0.118     6.603    Inst_hdmi/Inst_dvi/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.518ns (22.311%)  route 1.804ns (77.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.820ns = ( 6.820 - 5.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         1.947     1.947    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X10Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y217        FDRE (Prop_fdre_C_Q)         0.518     2.465 r  Inst_hdmi/Inst_dvi/latched_green_reg[8]/Q
                         net (fo=1, routed)           1.804     4.269    Inst_hdmi/Inst_dvi/latched_green[8]
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.820     6.820    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X9Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[8]/C
                         clock pessimism             -0.128     6.692    
                         clock uncertainty           -0.207     6.485    
    SLICE_X9Y217         FDRE (Setup_fdre_C_D)       -0.081     6.404    Inst_hdmi/Inst_dvi/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.748ns (30.319%)  route 1.719ns (69.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.021     2.021    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y219         FDRE (Prop_fdre_C_Q)         0.419     2.440 r  Inst_hdmi/Inst_dvi/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.719     4.159    Inst_hdmi/Inst_dvi/latched_blue[5]
    SLICE_X4Y219         LUT3 (Prop_lut3_I2_O)        0.329     4.488 r  Inst_hdmi/Inst_dvi/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.488    Inst_hdmi/Inst_dvi/shift_blue_0[5]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[5]/C
                         clock pessimism             -0.128     6.768    
                         clock uncertainty           -0.207     6.561    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.075     6.636    Inst_hdmi/Inst_dvi/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.608ns (25.428%)  route 1.783ns (74.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.021     2.021    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y219         FDRE (Prop_fdre_C_Q)         0.456     2.477 r  Inst_hdmi/Inst_dvi/latched_blue_reg[3]/Q
                         net (fo=1, routed)           1.783     4.260    Inst_hdmi/Inst_dvi/latched_blue[3]
    SLICE_X4Y219         LUT3 (Prop_lut3_I2_O)        0.152     4.412 r  Inst_hdmi/Inst_dvi/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.412    Inst_hdmi/Inst_dvi/shift_blue_0[3]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[3]/C
                         clock pessimism             -0.128     6.768    
                         clock uncertainty           -0.207     6.561    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.075     6.636    Inst_hdmi/Inst_dvi/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.715ns (31.409%)  route 1.561ns (68.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.021     2.021    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y219         FDRE (Prop_fdre_C_Q)         0.419     2.440 r  Inst_hdmi/Inst_dvi/latched_blue_reg[6]/Q
                         net (fo=1, routed)           1.561     4.002    Inst_hdmi/Inst_dvi/latched_blue[6]
    SLICE_X4Y219         LUT3 (Prop_lut3_I2_O)        0.296     4.298 r  Inst_hdmi/Inst_dvi/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.298    Inst_hdmi/Inst_dvi/shift_blue_0[6]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[6]/C
                         clock pessimism             -0.128     6.768    
                         clock uncertainty           -0.207     6.561    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.032     6.593    Inst_hdmi/Inst_dvi/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.567%)  route 1.689ns (74.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 6.894 - 5.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.018     2.018    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y222         FDRE (Prop_fdre_C_Q)         0.456     2.474 r  Inst_hdmi/Inst_dvi/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.689     4.163    Inst_hdmi/Inst_dvi/latched_red[2]
    SLICE_X1Y223         LUT3 (Prop_lut3_I2_O)        0.124     4.287 r  Inst_hdmi/Inst_dvi/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.287    Inst_hdmi/Inst_dvi/shift_red[2]
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.894     6.894    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[2]/C
                         clock pessimism             -0.128     6.766    
                         clock uncertainty           -0.207     6.559    
    SLICE_X1Y223         FDRE (Setup_fdre_C_D)        0.031     6.590    Inst_hdmi/Inst_dvi/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_dvi_clock_manager rise@5.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.605ns (26.255%)  route 1.699ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 6.896 - 5.000 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          2.106     2.106    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         2.021     2.021    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X7Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y219         FDRE (Prop_fdre_C_Q)         0.456     2.477 r  Inst_hdmi/Inst_dvi/latched_blue_reg[7]/Q
                         net (fo=1, routed)           1.699     4.177    Inst_hdmi/Inst_dvi/latched_blue[7]
    SLICE_X4Y219         LUT3 (Prop_lut3_I2_O)        0.149     4.326 r  Inst_hdmi/Inst_dvi/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     4.326    Inst_hdmi/Inst_dvi/shift_blue_0[7]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.972     6.972    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     2.335 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     4.909    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.896     6.896    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[7]/C
                         clock pessimism             -0.128     6.768    
                         clock uncertainty           -0.207     6.561    
    SLICE_X4Y219         FDRE (Setup_fdre_C_D)        0.075     6.636    Inst_hdmi/Inst_dvi/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  2.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.255%)  route 0.614ns (76.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.707     0.707    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X11Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE (Prop_fdre_C_Q)         0.141     0.848 r  Inst_hdmi/Inst_dvi/latched_green_reg[4]/Q
                         net (fo=1, routed)           0.614     1.462    Inst_hdmi/Inst_dvi/latched_green[4]
    SLICE_X8Y217         LUT3 (Prop_lut3_I2_O)        0.045     1.507 r  Inst_hdmi/Inst_dvi/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.507    Inst_hdmi/Inst_dvi/shift_green_1[4]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.981     0.981    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[4]/C
                         clock pessimism              0.080     1.061    
                         clock uncertainty            0.207     1.269    
    SLICE_X8Y217         FDRE (Hold_fdre_C_D)         0.121     1.390    Inst_hdmi/Inst_dvi/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.223ns (27.387%)  route 0.591ns (72.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X1Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y222         FDRE (Prop_fdre_C_Q)         0.128     0.860 r  Inst_hdmi/Inst_dvi/latched_red_reg[5]/Q
                         net (fo=1, routed)           0.591     1.451    Inst_hdmi/Inst_dvi/latched_red[5]
    SLICE_X1Y223         LUT3 (Prop_lut3_I2_O)        0.095     1.546 r  Inst_hdmi/Inst_dvi/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.546    Inst_hdmi/Inst_dvi/shift_red[5]
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.005     1.005    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[5]/C
                         clock pessimism              0.080     1.085    
                         clock uncertainty            0.207     1.293    
    SLICE_X1Y223         FDRE (Hold_fdre_C_D)         0.107     1.400    Inst_hdmi/Inst_dvi/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.184ns (21.749%)  route 0.662ns (78.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.707     0.707    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X11Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE (Prop_fdre_C_Q)         0.141     0.848 r  Inst_hdmi/Inst_dvi/latched_green_reg[7]/Q
                         net (fo=1, routed)           0.662     1.510    Inst_hdmi/Inst_dvi/latched_green[7]
    SLICE_X8Y217         LUT3 (Prop_lut3_I2_O)        0.043     1.553 r  Inst_hdmi/Inst_dvi/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.553    Inst_hdmi/Inst_dvi/shift_green_1[7]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.981     0.981    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[7]/C
                         clock pessimism              0.080     1.061    
                         clock uncertainty            0.207     1.269    
    SLICE_X8Y217         FDRE (Hold_fdre_C_D)         0.131     1.400    Inst_hdmi/Inst_dvi/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.164ns (20.556%)  route 0.634ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X6Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y219         FDRE (Prop_fdre_C_Q)         0.164     0.896 r  Inst_hdmi/Inst_dvi/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.634     1.530    Inst_hdmi/Inst_dvi/latched_blue[8]
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.009     1.009    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[8]/C
                         clock pessimism              0.080     1.089    
                         clock uncertainty            0.207     1.297    
    SLICE_X6Y218         FDRE (Hold_fdre_C_D)         0.059     1.356    Inst_hdmi/Inst_dvi/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.148ns (20.040%)  route 0.591ns (79.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X6Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y219         FDRE (Prop_fdre_C_Q)         0.148     0.880 r  Inst_hdmi/Inst_dvi/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.591     1.471    Inst_hdmi/Inst_dvi/latched_blue[9]
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.009     1.009    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X6Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[9]/C
                         clock pessimism              0.080     1.089    
                         clock uncertainty            0.207     1.297    
    SLICE_X6Y218         FDRE (Hold_fdre_C_D)        -0.001     1.296    Inst_hdmi/Inst_dvi/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.191%)  route 0.652ns (77.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X0Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y222         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/latched_red_reg[4]/Q
                         net (fo=1, routed)           0.652     1.525    Inst_hdmi/Inst_dvi/latched_red[4]
    SLICE_X1Y223         LUT3 (Prop_lut3_I2_O)        0.045     1.570 r  Inst_hdmi/Inst_dvi/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.570    Inst_hdmi/Inst_dvi/shift_red[4]
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.005     1.005    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X1Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[4]/C
                         clock pessimism              0.080     1.085    
                         clock uncertainty            0.207     1.293    
    SLICE_X1Y223         FDRE (Hold_fdre_C_D)         0.092     1.385    Inst_hdmi/Inst_dvi/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.184ns (21.343%)  route 0.678ns (78.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X5Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y219         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/latched_blue_reg[3]/Q
                         net (fo=1, routed)           0.678     1.551    Inst_hdmi/Inst_dvi/latched_blue[3]
    SLICE_X4Y219         LUT3 (Prop_lut3_I2_O)        0.043     1.594 r  Inst_hdmi/Inst_dvi/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.594    Inst_hdmi/Inst_dvi/shift_blue_0[3]
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.008     1.008    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X4Y219         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_blue_reg[3]/C
                         clock pessimism              0.080     1.088    
                         clock uncertainty            0.207     1.296    
    SLICE_X4Y219         FDRE (Hold_fdre_C_D)         0.107     1.403    Inst_hdmi/Inst_dvi/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.073%)  route 0.685ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns
    Source Clock Delay      (SCD):    0.732ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.732     0.732    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X3Y222         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y222         FDRE (Prop_fdre_C_Q)         0.141     0.873 r  Inst_hdmi/Inst_dvi/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.685     1.558    Inst_hdmi/Inst_dvi/latched_red[8]
    SLICE_X3Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.005     1.005    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X3Y223         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_red_reg[8]/C
                         clock pessimism              0.080     1.085    
                         clock uncertainty            0.207     1.293    
    SLICE_X3Y223         FDRE (Hold_fdre_C_D)         0.070     1.363    Inst_hdmi/Inst_dvi/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.184ns (21.225%)  route 0.683ns (78.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.733ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.733     0.733    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X7Y218         FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y218         FDRE (Prop_fdre_C_Q)         0.141     0.874 r  Inst_hdmi/Inst_dvi/latched_green_reg[1]/Q
                         net (fo=1, routed)           0.683     1.557    Inst_hdmi/Inst_dvi/latched_green[1]
    SLICE_X7Y217         LUT3 (Prop_lut3_I2_O)        0.043     1.600 r  Inst_hdmi/Inst_dvi/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.600    Inst_hdmi/Inst_dvi/shift_green_1[1]
    SLICE_X7Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          1.010     1.010    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X7Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[1]/C
                         clock pessimism              0.080     1.090    
                         clock uncertainty            0.207     1.298    
    SLICE_X7Y217         FDRE (Hold_fdre_C_D)         0.107     1.405    Inst_hdmi/Inst_dvi/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_hdmi/Inst_dvi/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clock_manager  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Inst_hdmi/Inst_dvi/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dvi_clock_manager  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_dvi_clock_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dvi_clock_manager rise@0.000ns - clk_pixel_clock_manager rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.185ns (20.685%)  route 0.709ns (79.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.745     0.745    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    Inst_clock_manager/inst/clk_pixel_clock_manager
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  Inst_clock_manager/inst/clkout2_buf/O
                         net (fo=176, routed)         0.707     0.707    Inst_hdmi/Inst_dvi/clk_pixel
    SLICE_X11Y217        FDRE                                         r  Inst_hdmi/Inst_dvi/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y217        FDRE (Prop_fdre_C_Q)         0.141     0.848 r  Inst_hdmi/Inst_dvi/latched_green_reg[5]/Q
                         net (fo=1, routed)           0.709     1.557    Inst_hdmi/Inst_dvi/latched_green[5]
    SLICE_X8Y217         LUT3 (Prop_lut3_I2_O)        0.044     1.601 r  Inst_hdmi/Inst_dvi/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.601    Inst_hdmi/Inst_dvi/shift_green_1[5]
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dvi_clock_manager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.022     1.022    Inst_clock_manager/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  Inst_clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    Inst_clock_manager/inst/clk_dvi_clock_manager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Inst_clock_manager/inst/clkout1_buf/O
                         net (fo=44, routed)          0.981     0.981    Inst_hdmi/Inst_dvi/clk_dvi
    SLICE_X8Y217         FDRE                                         r  Inst_hdmi/Inst_dvi/shift_green_reg[5]/C
                         clock pessimism              0.080     1.061    
                         clock uncertainty            0.207     1.269    
    SLICE_X8Y217         FDRE (Hold_fdre_C_D)         0.131     1.400    Inst_hdmi/Inst_dvi/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.202    





