{
  "module_name": "mt6779-clk.h",
  "hash_id": "9a99e730f71881c4495285d5ece1d8bce4aa69cdb89b7611a00248131579ec31",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt6779-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT6779_H\n#define _DT_BINDINGS_CLK_MT6779_H\n\n \n#define CLK_TOP_AXI\t\t\t1\n#define CLK_TOP_MM\t\t\t2\n#define CLK_TOP_CAM\t\t\t3\n#define CLK_TOP_MFG\t\t\t4\n#define CLK_TOP_CAMTG\t\t\t5\n#define CLK_TOP_UART\t\t\t6\n#define CLK_TOP_SPI\t\t\t7\n#define CLK_TOP_MSDC50_0_HCLK\t\t8\n#define CLK_TOP_MSDC50_0\t\t9\n#define CLK_TOP_MSDC30_1\t\t10\n#define CLK_TOP_MSDC30_2\t\t11\n#define CLK_TOP_AUD\t\t\t12\n#define CLK_TOP_AUD_INTBUS\t\t13\n#define CLK_TOP_FPWRAP_ULPOSC\t\t14\n#define CLK_TOP_SCP\t\t\t15\n#define CLK_TOP_ATB\t\t\t16\n#define CLK_TOP_SSPM\t\t\t17\n#define CLK_TOP_DPI0\t\t\t18\n#define CLK_TOP_SCAM\t\t\t19\n#define CLK_TOP_AUD_1\t\t\t20\n#define CLK_TOP_AUD_2\t\t\t21\n#define CLK_TOP_DISP_PWM\t\t22\n#define CLK_TOP_SSUSB_TOP_XHCI\t\t23\n#define CLK_TOP_USB_TOP\t\t\t24\n#define CLK_TOP_SPM\t\t\t25\n#define CLK_TOP_I2C\t\t\t26\n#define CLK_TOP_F52M_MFG\t\t27\n#define CLK_TOP_SENINF\t\t\t28\n#define CLK_TOP_DXCC\t\t\t29\n#define CLK_TOP_CAMTG2\t\t\t30\n#define CLK_TOP_AUD_ENG1\t\t31\n#define CLK_TOP_AUD_ENG2\t\t32\n#define CLK_TOP_FAES_UFSFDE\t\t33\n#define CLK_TOP_FUFS\t\t\t34\n#define CLK_TOP_IMG\t\t\t35\n#define CLK_TOP_DSP\t\t\t36\n#define CLK_TOP_DSP1\t\t\t37\n#define CLK_TOP_DSP2\t\t\t38\n#define CLK_TOP_IPU_IF\t\t\t39\n#define CLK_TOP_CAMTG3\t\t\t40\n#define CLK_TOP_CAMTG4\t\t\t41\n#define CLK_TOP_PMICSPI\t\t\t42\n#define CLK_TOP_MAINPLL_CK\t\t43\n#define CLK_TOP_MAINPLL_D2\t\t44\n#define CLK_TOP_MAINPLL_D3\t\t45\n#define CLK_TOP_MAINPLL_D5\t\t46\n#define CLK_TOP_MAINPLL_D7\t\t47\n#define CLK_TOP_MAINPLL_D2_D2\t\t48\n#define CLK_TOP_MAINPLL_D2_D4\t\t49\n#define CLK_TOP_MAINPLL_D2_D8\t\t50\n#define CLK_TOP_MAINPLL_D2_D16\t\t51\n#define CLK_TOP_MAINPLL_D3_D2\t\t52\n#define CLK_TOP_MAINPLL_D3_D4\t\t53\n#define CLK_TOP_MAINPLL_D3_D8\t\t54\n#define CLK_TOP_MAINPLL_D5_D2\t\t55\n#define CLK_TOP_MAINPLL_D5_D4\t\t56\n#define CLK_TOP_MAINPLL_D7_D2\t\t57\n#define CLK_TOP_MAINPLL_D7_D4\t\t58\n#define CLK_TOP_UNIVPLL_CK\t\t59\n#define CLK_TOP_UNIVPLL_D2\t\t60\n#define CLK_TOP_UNIVPLL_D3\t\t61\n#define CLK_TOP_UNIVPLL_D5\t\t62\n#define CLK_TOP_UNIVPLL_D7\t\t63\n#define CLK_TOP_UNIVPLL_D2_D2\t\t64\n#define CLK_TOP_UNIVPLL_D2_D4\t\t65\n#define CLK_TOP_UNIVPLL_D2_D8\t\t66\n#define CLK_TOP_UNIVPLL_D3_D2\t\t67\n#define CLK_TOP_UNIVPLL_D3_D4\t\t68\n#define CLK_TOP_UNIVPLL_D3_D8\t\t69\n#define CLK_TOP_UNIVPLL_D5_D2\t\t70\n#define CLK_TOP_UNIVPLL_D5_D4\t\t71\n#define CLK_TOP_UNIVPLL_D5_D8\t\t72\n#define CLK_TOP_APLL1_CK\t\t73\n#define CLK_TOP_APLL1_D2\t\t74\n#define CLK_TOP_APLL1_D4\t\t75\n#define CLK_TOP_APLL1_D8\t\t76\n#define CLK_TOP_APLL2_CK\t\t77\n#define CLK_TOP_APLL2_D2\t\t78\n#define CLK_TOP_APLL2_D4\t\t79\n#define CLK_TOP_APLL2_D8\t\t80\n#define CLK_TOP_TVDPLL_CK\t\t81\n#define CLK_TOP_TVDPLL_D2\t\t82\n#define CLK_TOP_TVDPLL_D4\t\t83\n#define CLK_TOP_TVDPLL_D8\t\t84\n#define CLK_TOP_TVDPLL_D16\t\t85\n#define CLK_TOP_MSDCPLL_CK\t\t86\n#define CLK_TOP_MSDCPLL_D2\t\t87\n#define CLK_TOP_MSDCPLL_D4\t\t88\n#define CLK_TOP_MSDCPLL_D8\t\t89\n#define CLK_TOP_MSDCPLL_D16\t\t90\n#define CLK_TOP_AD_OSC_CK\t\t91\n#define CLK_TOP_OSC_D2\t\t\t92\n#define CLK_TOP_OSC_D4\t\t\t93\n#define CLK_TOP_OSC_D8\t\t\t94\n#define CLK_TOP_OSC_D16\t\t\t95\n#define CLK_TOP_F26M_CK_D2\t\t96\n#define CLK_TOP_MFGPLL_CK\t\t97\n#define CLK_TOP_UNIVP_192M_CK\t\t98\n#define CLK_TOP_UNIVP_192M_D2\t\t99\n#define CLK_TOP_UNIVP_192M_D4\t\t100\n#define CLK_TOP_UNIVP_192M_D8\t\t101\n#define CLK_TOP_UNIVP_192M_D16\t\t102\n#define CLK_TOP_UNIVP_192M_D32\t\t103\n#define CLK_TOP_MMPLL_CK\t\t104\n#define CLK_TOP_MMPLL_D4\t\t105\n#define CLK_TOP_MMPLL_D4_D2\t\t106\n#define CLK_TOP_MMPLL_D4_D4\t\t107\n#define CLK_TOP_MMPLL_D5\t\t108\n#define CLK_TOP_MMPLL_D5_D2\t\t109\n#define CLK_TOP_MMPLL_D5_D4\t\t110\n#define CLK_TOP_MMPLL_D6\t\t111\n#define CLK_TOP_MMPLL_D7\t\t112\n#define CLK_TOP_CLK26M\t\t\t113\n#define CLK_TOP_CLK13M\t\t\t114\n#define CLK_TOP_ADSP\t\t\t115\n#define CLK_TOP_DPMAIF\t\t\t116\n#define CLK_TOP_VENC\t\t\t117\n#define CLK_TOP_VDEC\t\t\t118\n#define CLK_TOP_CAMTM\t\t\t119\n#define CLK_TOP_PWM\t\t\t120\n#define CLK_TOP_ADSPPLL_CK\t\t121\n#define CLK_TOP_I2S0_M_SEL\t\t122\n#define CLK_TOP_I2S1_M_SEL\t\t123\n#define CLK_TOP_I2S2_M_SEL\t\t124\n#define CLK_TOP_I2S3_M_SEL\t\t125\n#define CLK_TOP_I2S4_M_SEL\t\t126\n#define CLK_TOP_I2S5_M_SEL\t\t127\n#define CLK_TOP_APLL12_DIV0\t\t128\n#define CLK_TOP_APLL12_DIV1\t\t129\n#define CLK_TOP_APLL12_DIV2\t\t130\n#define CLK_TOP_APLL12_DIV3\t\t131\n#define CLK_TOP_APLL12_DIV4\t\t132\n#define CLK_TOP_APLL12_DIVB\t\t133\n#define CLK_TOP_APLL12_DIV5\t\t134\n#define CLK_TOP_IPE\t\t\t135\n#define CLK_TOP_DPE\t\t\t136\n#define CLK_TOP_CCU\t\t\t137\n#define CLK_TOP_DSP3\t\t\t138\n#define CLK_TOP_SENINF1\t\t\t139\n#define CLK_TOP_SENINF2\t\t\t140\n#define CLK_TOP_AUD_H\t\t\t141\n#define CLK_TOP_CAMTG5\t\t\t142\n#define CLK_TOP_TVDPLL_MAINPLL_D2_CK\t143\n#define CLK_TOP_AD_OSC2_CK\t\t144\n#define CLK_TOP_OSC2_D2\t\t\t145\n#define CLK_TOP_OSC2_D3\t\t\t146\n#define CLK_TOP_FMEM_466M_CK\t\t147\n#define CLK_TOP_ADSPPLL_D4\t\t148\n#define CLK_TOP_ADSPPLL_D5\t\t149\n#define CLK_TOP_ADSPPLL_D6\t\t150\n#define CLK_TOP_OSC_D10\t\t\t151\n#define CLK_TOP_UNIVPLL_D3_D16\t\t152\n#define CLK_TOP_NR_CLK\t\t\t153\n\n \n#define CLK_APMIXED_ARMPLL_LL\t\t1\n#define CLK_APMIXED_ARMPLL_BL\t\t2\n#define CLK_APMIXED_ARMPLL_BB\t\t3\n#define CLK_APMIXED_CCIPLL\t\t4\n#define CLK_APMIXED_MAINPLL\t\t5\n#define CLK_APMIXED_UNIV2PLL\t\t6\n#define CLK_APMIXED_MSDCPLL\t\t7\n#define CLK_APMIXED_ADSPPLL\t\t8\n#define CLK_APMIXED_MMPLL\t\t9\n#define CLK_APMIXED_MFGPLL\t\t10\n#define CLK_APMIXED_TVDPLL\t\t11\n#define CLK_APMIXED_APLL1\t\t12\n#define CLK_APMIXED_APLL2\t\t13\n#define CLK_APMIXED_SSUSB26M\t\t14\n#define CLK_APMIXED_APPLL26M\t\t15\n#define CLK_APMIXED_MIPIC0_26M\t\t16\n#define CLK_APMIXED_MDPLLGP26M\t\t17\n#define CLK_APMIXED_MM_F26M\t\t18\n#define CLK_APMIXED_UFS26M\t\t19\n#define CLK_APMIXED_MIPIC1_26M\t\t20\n#define CLK_APMIXED_MEMPLL26M\t\t21\n#define CLK_APMIXED_CLKSQ_LVPLL_26M\t22\n#define CLK_APMIXED_MIPID0_26M\t\t23\n#define CLK_APMIXED_MIPID1_26M\t\t24\n#define CLK_APMIXED_NR_CLK\t\t25\n\n \n#define CLK_CAM_LARB10\t\t\t1\n#define CLK_CAM_DFP_VAD\t\t\t2\n#define CLK_CAM_LARB11\t\t\t3\n#define CLK_CAM_LARB9\t\t\t4\n#define CLK_CAM_CAM\t\t\t5\n#define CLK_CAM_CAMTG\t\t\t6\n#define CLK_CAM_SENINF\t\t\t7\n#define CLK_CAM_CAMSV0\t\t\t8\n#define CLK_CAM_CAMSV1\t\t\t9\n#define CLK_CAM_CAMSV2\t\t\t10\n#define CLK_CAM_CAMSV3\t\t\t11\n#define CLK_CAM_CCU\t\t\t12\n#define CLK_CAM_FAKE_ENG\t\t13\n#define CLK_CAM_NR_CLK\t\t\t14\n\n \n#define CLK_INFRA_PMIC_TMR\t\t1\n#define CLK_INFRA_PMIC_AP\t\t2\n#define CLK_INFRA_PMIC_MD\t\t3\n#define CLK_INFRA_PMIC_CONN\t\t4\n#define CLK_INFRA_SCPSYS\t\t5\n#define CLK_INFRA_SEJ\t\t\t6\n#define CLK_INFRA_APXGPT\t\t7\n#define CLK_INFRA_ICUSB\t\t\t8\n#define CLK_INFRA_GCE\t\t\t9\n#define CLK_INFRA_THERM\t\t\t10\n#define CLK_INFRA_I2C0\t\t\t11\n#define CLK_INFRA_I2C1\t\t\t12\n#define CLK_INFRA_I2C2\t\t\t13\n#define CLK_INFRA_I2C3\t\t\t14\n#define CLK_INFRA_PWM_HCLK\t\t15\n#define CLK_INFRA_PWM1\t\t\t16\n#define CLK_INFRA_PWM2\t\t\t17\n#define CLK_INFRA_PWM3\t\t\t18\n#define CLK_INFRA_PWM4\t\t\t19\n#define CLK_INFRA_PWM\t\t\t20\n#define CLK_INFRA_UART0\t\t\t21\n#define CLK_INFRA_UART1\t\t\t22\n#define CLK_INFRA_UART2\t\t\t23\n#define CLK_INFRA_UART3\t\t\t24\n#define CLK_INFRA_GCE_26M\t\t25\n#define CLK_INFRA_CQ_DMA_FPC\t\t26\n#define CLK_INFRA_BTIF\t\t\t27\n#define CLK_INFRA_SPI0\t\t\t28\n#define CLK_INFRA_MSDC0\t\t\t29\n#define CLK_INFRA_MSDC1\t\t\t30\n#define CLK_INFRA_MSDC2\t\t\t31\n#define CLK_INFRA_MSDC0_SCK\t\t32\n#define CLK_INFRA_DVFSRC\t\t33\n#define CLK_INFRA_GCPU\t\t\t34\n#define CLK_INFRA_TRNG\t\t\t35\n#define CLK_INFRA_AUXADC\t\t36\n#define CLK_INFRA_CPUM\t\t\t37\n#define CLK_INFRA_CCIF1_AP\t\t38\n#define CLK_INFRA_CCIF1_MD\t\t39\n#define CLK_INFRA_AUXADC_MD\t\t40\n#define CLK_INFRA_MSDC1_SCK\t\t41\n#define CLK_INFRA_MSDC2_SCK\t\t42\n#define CLK_INFRA_AP_DMA\t\t43\n#define CLK_INFRA_XIU\t\t\t44\n#define CLK_INFRA_DEVICE_APC\t\t45\n#define CLK_INFRA_CCIF_AP\t\t46\n#define CLK_INFRA_DEBUGSYS\t\t47\n#define CLK_INFRA_AUD\t\t\t48\n#define CLK_INFRA_CCIF_MD\t\t49\n#define CLK_INFRA_DXCC_SEC_CORE\t\t50\n#define CLK_INFRA_DXCC_AO\t\t51\n#define CLK_INFRA_DRAMC_F26M\t\t52\n#define CLK_INFRA_IRTX\t\t\t53\n#define CLK_INFRA_DISP_PWM\t\t54\n#define CLK_INFRA_DPMAIF_CK\t\t55\n#define CLK_INFRA_AUD_26M_BCLK\t\t56\n#define CLK_INFRA_SPI1\t\t\t57\n#define CLK_INFRA_I2C4\t\t\t58\n#define CLK_INFRA_MODEM_TEMP_SHARE\t59\n#define CLK_INFRA_SPI2\t\t\t60\n#define CLK_INFRA_SPI3\t\t\t61\n#define CLK_INFRA_UNIPRO_SCK\t\t62\n#define CLK_INFRA_UNIPRO_TICK\t\t63\n#define CLK_INFRA_UFS_MP_SAP_BCLK\t64\n#define CLK_INFRA_MD32_BCLK\t\t65\n#define CLK_INFRA_SSPM\t\t\t66\n#define CLK_INFRA_UNIPRO_MBIST\t\t67\n#define CLK_INFRA_SSPM_BUS_HCLK\t\t68\n#define CLK_INFRA_I2C5\t\t\t69\n#define CLK_INFRA_I2C5_ARBITER\t\t70\n#define CLK_INFRA_I2C5_IMM\t\t71\n#define CLK_INFRA_I2C1_ARBITER\t\t72\n#define CLK_INFRA_I2C1_IMM\t\t73\n#define CLK_INFRA_I2C2_ARBITER\t\t74\n#define CLK_INFRA_I2C2_IMM\t\t75\n#define CLK_INFRA_SPI4\t\t\t76\n#define CLK_INFRA_SPI5\t\t\t77\n#define CLK_INFRA_CQ_DMA\t\t78\n#define CLK_INFRA_UFS\t\t\t79\n#define CLK_INFRA_AES_UFSFDE\t\t80\n#define CLK_INFRA_UFS_TICK\t\t81\n#define CLK_INFRA_MSDC0_SELF\t\t82\n#define CLK_INFRA_MSDC1_SELF\t\t83\n#define CLK_INFRA_MSDC2_SELF\t\t84\n#define CLK_INFRA_SSPM_26M_SELF\t\t85\n#define CLK_INFRA_SSPM_32K_SELF\t\t86\n#define CLK_INFRA_UFS_AXI\t\t87\n#define CLK_INFRA_I2C6\t\t\t88\n#define CLK_INFRA_AP_MSDC0\t\t89\n#define CLK_INFRA_MD_MSDC0\t\t90\n#define CLK_INFRA_USB\t\t\t91\n#define CLK_INFRA_DEVMPU_BCLK\t\t92\n#define CLK_INFRA_CCIF2_AP\t\t93\n#define CLK_INFRA_CCIF2_MD\t\t94\n#define CLK_INFRA_CCIF3_AP\t\t95\n#define CLK_INFRA_CCIF3_MD\t\t96\n#define CLK_INFRA_SEJ_F13M\t\t97\n#define CLK_INFRA_AES_BCLK\t\t98\n#define CLK_INFRA_I2C7\t\t\t99\n#define CLK_INFRA_I2C8\t\t\t100\n#define CLK_INFRA_FBIST2FPC\t\t101\n#define CLK_INFRA_CCIF4_AP\t\t102\n#define CLK_INFRA_CCIF4_MD\t\t103\n#define CLK_INFRA_FADSP\t\t\t104\n#define CLK_INFRA_SSUSB_XHCI\t\t105\n#define CLK_INFRA_SPI6\t\t\t106\n#define CLK_INFRA_SPI7\t\t\t107\n#define CLK_INFRA_NR_CLK\t\t108\n\n \n#define CLK_MFGCFG_BG3D\t\t\t1\n#define CLK_MFGCFG_NR_CLK\t\t2\n\n \n#define CLK_IMG_WPE_A\t\t\t1\n#define CLK_IMG_MFB\t\t\t2\n#define CLK_IMG_DIP\t\t\t3\n#define CLK_IMG_LARB6\t\t\t4\n#define CLK_IMG_LARB5\t\t\t5\n#define CLK_IMG_NR_CLK\t\t\t6\n\n \n#define CLK_IPE_LARB7\t\t\t1\n#define CLK_IPE_LARB8\t\t\t2\n#define CLK_IPE_SMI_SUBCOM\t\t3\n#define CLK_IPE_FD\t\t\t4\n#define CLK_IPE_FE\t\t\t5\n#define CLK_IPE_RSC\t\t\t6\n#define CLK_IPE_DPE\t\t\t7\n#define CLK_IPE_NR_CLK\t\t\t8\n\n \n#define CLK_MM_SMI_COMMON\t\t1\n#define CLK_MM_SMI_LARB0\t\t2\n#define CLK_MM_SMI_LARB1\t\t3\n#define CLK_MM_GALS_COMM0\t\t4\n#define CLK_MM_GALS_COMM1\t\t5\n#define CLK_MM_GALS_CCU2MM\t\t6\n#define CLK_MM_GALS_IPU12MM\t\t7\n#define CLK_MM_GALS_IMG2MM\t\t8\n#define CLK_MM_GALS_CAM2MM\t\t9\n#define CLK_MM_GALS_IPU2MM\t\t10\n#define CLK_MM_MDP_DL_TXCK\t\t11\n#define CLK_MM_IPU_DL_TXCK\t\t12\n#define CLK_MM_MDP_RDMA0\t\t13\n#define CLK_MM_MDP_RDMA1\t\t14\n#define CLK_MM_MDP_RSZ0\t\t\t15\n#define CLK_MM_MDP_RSZ1\t\t\t16\n#define CLK_MM_MDP_TDSHP\t\t17\n#define CLK_MM_MDP_WROT0\t\t18\n#define CLK_MM_FAKE_ENG\t\t\t19\n#define CLK_MM_DISP_OVL0\t\t20\n#define CLK_MM_DISP_OVL0_2L\t\t21\n#define CLK_MM_DISP_OVL1_2L\t\t22\n#define CLK_MM_DISP_RDMA0\t\t23\n#define CLK_MM_DISP_RDMA1\t\t24\n#define CLK_MM_DISP_WDMA0\t\t25\n#define CLK_MM_DISP_COLOR0\t\t26\n#define CLK_MM_DISP_CCORR0\t\t27\n#define CLK_MM_DISP_AAL0\t\t28\n#define CLK_MM_DISP_GAMMA0\t\t29\n#define CLK_MM_DISP_DITHER0\t\t30\n#define CLK_MM_DISP_SPLIT\t\t31\n#define CLK_MM_DSI0_MM_CK\t\t32\n#define CLK_MM_DSI0_IF_CK\t\t33\n#define CLK_MM_DPI_MM_CK\t\t34\n#define CLK_MM_DPI_IF_CK\t\t35\n#define CLK_MM_FAKE_ENG2\t\t36\n#define CLK_MM_MDP_DL_RX_CK\t\t37\n#define CLK_MM_IPU_DL_RX_CK\t\t38\n#define CLK_MM_26M\t\t\t39\n#define CLK_MM_MM_R2Y\t\t\t40\n#define CLK_MM_DISP_RSZ\t\t\t41\n#define CLK_MM_MDP_WDMA0\t\t42\n#define CLK_MM_MDP_AAL\t\t\t43\n#define CLK_MM_MDP_HDR\t\t\t44\n#define CLK_MM_DBI_MM_CK\t\t45\n#define CLK_MM_DBI_IF_CK\t\t46\n#define CLK_MM_MDP_WROT1\t\t47\n#define CLK_MM_DISP_POSTMASK0\t\t48\n#define CLK_MM_DISP_HRT_BW\t\t49\n#define CLK_MM_DISP_OVL_FBDC\t\t50\n#define CLK_MM_NR_CLK\t\t\t51\n\n \n#define CLK_VDEC_VDEC\t\t\t1\n#define CLK_VDEC_LARB1\t\t\t2\n#define CLK_VDEC_GCON_NR_CLK\t\t3\n\n \n#define CLK_VENC_GCON_LARB\t\t1\n#define CLK_VENC_GCON_VENC\t\t2\n#define CLK_VENC_GCON_JPGENC\t\t3\n#define CLK_VENC_GCON_GALS\t\t4\n#define CLK_VENC_GCON_NR_CLK\t\t5\n\n \n#define CLK_AUD_AFE\t\t\t1\n#define CLK_AUD_22M\t\t\t2\n#define CLK_AUD_24M\t\t\t3\n#define CLK_AUD_APLL2_TUNER\t\t4\n#define CLK_AUD_APLL_TUNER\t\t5\n#define CLK_AUD_TDM\t\t\t6\n#define CLK_AUD_ADC\t\t\t7\n#define CLK_AUD_DAC\t\t\t8\n#define CLK_AUD_DAC_PREDIS\t\t9\n#define CLK_AUD_TML\t\t\t10\n#define CLK_AUD_NLE\t\t\t11\n#define CLK_AUD_I2S1_BCLK_SW\t\t12\n#define CLK_AUD_I2S2_BCLK_SW\t\t13\n#define CLK_AUD_I2S3_BCLK_SW\t\t14\n#define CLK_AUD_I2S4_BCLK_SW\t\t15\n#define CLK_AUD_I2S5_BCLK_SW\t\t16\n#define CLK_AUD_CONN_I2S_ASRC\t\t17\n#define CLK_AUD_GENERAL1_ASRC\t\t18\n#define CLK_AUD_GENERAL2_ASRC\t\t19\n#define CLK_AUD_DAC_HIRES\t\t20\n#define CLK_AUD_PDN_ADDA6_ADC\t\t21\n#define CLK_AUD_ADC_HIRES\t\t22\n#define CLK_AUD_ADC_HIRES_TML\t\t23\n#define CLK_AUD_ADDA6_ADC_HIRES\t\t24\n#define CLK_AUD_3RD_DAC\t\t\t25\n#define CLK_AUD_3RD_DAC_PREDIS\t\t26\n#define CLK_AUD_3RD_DAC_TML\t\t27\n#define CLK_AUD_3RD_DAC_HIRES\t\t28\n#define CLK_AUD_NR_CLK\t\t\t29\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}