//oanab
//19 oct 2007
csl_bitrange br(4);
csl_unit u1{
    csl_port p1(output,br);
    csl_port clk(input);
    u1(){}
};
csl_unit u2{
     csl_port p2(input,br);
     csl_port clk(input);
     u2(){ }
};
csl_unit top{
     csl_signal data1(wire),data2(wire);
     csl_signal clk;
     u1 u1(.p1(data1),.clk(clk));
     u2 u2(.p2(data2),.clk(clk));
     top(){
     clk.set_attr(clock);
     data1.set_bitrange(br);
     data2.set_bitrange(data1.get_bitrange());
     }
};