Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 21 11:47:44 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 571 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.812        0.000                      0                 3150        0.010        0.000                      0                 3150        3.000        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100Mhz              {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0       {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk12_clk_wiz_0_1     {0.000 41.667}     83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk12_clk_wiz_0            65.812        0.000                      0                 3150        0.186        0.000                      0                 3150       41.167        0.000                       0                   573  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk12_clk_wiz_0_1          65.823        0.000                      0                 3150        0.186        0.000                      0                 3150       41.167        0.000                       0                   573  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk12_clk_wiz_0_1  clk12_clk_wiz_0         65.812        0.000                      0                 3150        0.010        0.000                      0                 3150  
clk12_clk_wiz_0    clk12_clk_wiz_0_1       65.812        0.000                      0                 3150        0.010        0.000                      0                 3150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.812ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 0.580ns (3.390%)  route 16.528ns (96.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.786    14.335    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.459 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_51/O
                         net (fo=1, routed)           1.742    16.201    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_26
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                 65.812    

Slack (MET) :             66.167ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 0.580ns (3.463%)  route 16.170ns (96.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.793    14.342    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.466 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_49/O
                         net (fo=1, routed)           1.378    15.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.011    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.011    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 66.167    

Slack (MET) :             66.485ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 0.580ns (3.540%)  route 15.804ns (96.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.061    13.611    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.735 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_83/O
                         net (fo=1, routed)           1.743    15.478    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_42
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 66.485    

Slack (MET) :             66.578ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.331ns  (logic 0.580ns (3.551%)  route 15.751ns (96.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.620    14.170    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.294 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.131    15.425    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.745    82.058    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.002    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.002    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 66.578    

Slack (MET) :             66.637ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 0.580ns (3.563%)  route 15.697ns (96.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.614    14.163    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.287 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_19/O
                         net (fo=1, routed)           1.084    15.370    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_10
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.007    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 66.637    

Slack (MET) :             66.844ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 0.580ns (3.620%)  route 15.442ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.063    13.613    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.737 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           1.379    15.116    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.703    82.016    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.176    82.320    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.960    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 66.844    

Slack (MET) :             66.948ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.915ns  (logic 0.580ns (3.644%)  route 15.335ns (96.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.040    13.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.294    15.008    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_48
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.699    82.012    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.176    82.316    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.956    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.956    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 66.948    

Slack (MET) :             67.143ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 0.580ns (3.691%)  route 15.135ns (96.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.035    13.585    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.709 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_93/O
                         net (fo=1, routed)           1.099    14.808    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_47
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.694    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.176    82.311    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.951    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.951    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 67.143    

Slack (MET) :             67.154ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 1.138ns (7.288%)  route 14.477ns (92.712%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.625    -0.915    control/clk12
    SLICE_X58Y86         FDCE                                         r  control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  control/FSM_sequential_state_reg[2]/Q
                         net (fo=115, routed)         1.970     1.574    control/state[2]
    SLICE_X73Y99         LUT5 (Prop_lut5_I0_O)        0.124     1.698 r  control/cuenta_reg[8]_i_1/O
                         net (fo=15, routed)          0.678     2.376    audio/FSMDMIC/enable_4_cycles
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  audio/FSMDMIC/sout[7]_i_3/O
                         net (fo=1, routed)           0.500     3.000    audio/FSMDMIC/sout[7]_i_3_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  audio/FSMDMIC/sout[7]_i_1/O
                         net (fo=9, routed)           0.449     3.572    audio/FSMDMIC/sout
    SLICE_X74Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.696 r  audio/FSMDMIC/ram_i_10/O
                         net (fo=10, routed)          0.781     4.478    control/sena
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.602 r  control/ram_i_1/O
                         net (fo=150, routed)        10.099    14.701    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.763    82.076    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.855    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.855    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                 67.154    

Slack (MET) :             67.185ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 0.580ns (3.699%)  route 15.099ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 82.013 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.231    13.781    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.905 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_251/O
                         net (fo=1, routed)           0.868    14.772    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_126
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.700    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.494    
                         clock uncertainty           -0.176    82.317    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.957    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.957    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 67.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X62Y100        FDCE                                         r  control/sample_from_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/sample_from_fir_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.355    control/sample_from_fir[4]
    SLICE_X63Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  control/ssample_in[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    control/ssample_in[4]_i_1_n_0
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    control/clk12
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.092    -0.496    control/ssample_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.290    control/sy_reg[7][5]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.075    -0.488    control/sample_from_fir_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.358%)  route 0.163ns (53.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.297    control/sy_reg[7][6]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.066    -0.497    control/sample_from_fir_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fir/FSMD/next_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/FSMD/out_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.566    -0.598    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/next_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  fir/FSMD/next_out_ready_reg/Q
                         net (fo=1, routed)           0.116    -0.318    fir/FSMD/next_out_ready
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.837    -0.836    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.060    -0.538    fir/FSMD/out_ready_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fir/sx3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/sx4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/sx3_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.306    fir/x3[7]
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X63Y102        FDCE (Hold_fdce_C_D)         0.075    -0.526    fir/sx4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.569    -0.595    control/clk12
    SLICE_X64Y97         FDCE                                         r  control/sample_from_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  control/sample_from_fir_reg[3]/Q
                         net (fo=1, routed)           0.142    -0.313    control/sample_from_fir[3]
    SLICE_X65Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.268 r  control/ssample_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    control/ssample_in[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.841    -0.832    control/clk12
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y98         FDCE (Hold_fdce_C_D)         0.091    -0.488    control/ssample_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fir/data_route/r_s_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/data_route/sy_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X62Y101        FDCE                                         r  fir/data_route/r_s_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  fir/data_route/r_s_reg_reg[12]/Q
                         net (fo=3, routed)           0.140    -0.297    fir/data_route/p_1_in[5]
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y101        FDCE (Hold_fdce_C_D)         0.070    -0.518    fir/data_route/sy_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 control/pointer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.564    -0.600    control/clk12
    SLICE_X65Y85         FDCE                                         r  control/pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  control/pointer_reg[4]/Q
                         net (fo=10, routed)          0.168    -0.292    control/pointer[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    control/saddra[4]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.834    -0.839    control/clk12
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.092    -0.472    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  control/sample_from_fir_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.364    control/sample_from_fir[5]
    SLICE_X65Y100        LUT5 (Prop_lut5_I1_O)        0.099    -0.265 r  control/ssample_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    control/ssample_in[5]_i_1_n_0
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.494    control/ssample_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.803%)  route 0.180ns (49.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.598    -0.566    audio/FSMDMIC/clk12
    SLICE_X75Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.245    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X76Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    audio/FSMDMIC/next_cuenta[3]
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.871    -0.802    audio/FSMDMIC/clk12
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.120    -0.430    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y0      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y13     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y12     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y23     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y36     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y24     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y6      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/EN4C/en2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y94     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_291_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y99     audio/GeneradorDePulsos/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y99     audio/GeneradorDePulsos/r_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y99     audio/GeneradorDePulsos/r_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_376_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/GeneradorDePulsos/sample_request_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y100    audio/FSMDMIC/cuenta_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y100    audio/FSMDMIC/cuenta_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y104    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y100    audio/GeneradorDePulsos/buf_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.823ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 0.580ns (3.390%)  route 16.528ns (96.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.786    14.335    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.459 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_51/O
                         net (fo=1, routed)           1.742    16.201    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_26
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.166    82.384    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.024    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.024    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                 65.823    

Slack (MET) :             66.178ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 0.580ns (3.463%)  route 16.170ns (96.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.793    14.342    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.466 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_49/O
                         net (fo=1, routed)           1.378    15.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.166    82.382    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.022    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.022    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 66.178    

Slack (MET) :             66.496ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 0.580ns (3.540%)  route 15.804ns (96.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.061    13.611    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.735 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_83/O
                         net (fo=1, routed)           1.743    15.478    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_42
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.166    82.333    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.973    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.973    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 66.496    

Slack (MET) :             66.589ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.331ns  (logic 0.580ns (3.551%)  route 15.751ns (96.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.620    14.170    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.294 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.131    15.425    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.745    82.058    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.166    82.373    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 66.589    

Slack (MET) :             66.648ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 0.580ns (3.563%)  route 15.697ns (96.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.614    14.163    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.287 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_19/O
                         net (fo=1, routed)           1.084    15.370    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_10
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.166    82.378    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.018    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 66.648    

Slack (MET) :             66.855ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 0.580ns (3.620%)  route 15.442ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.063    13.613    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.737 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           1.379    15.116    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.703    82.016    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.166    82.331    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.971    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.971    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 66.855    

Slack (MET) :             66.959ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.915ns  (logic 0.580ns (3.644%)  route 15.335ns (96.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.040    13.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.294    15.008    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_48
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.699    82.012    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.166    82.327    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.967    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.967    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 66.959    

Slack (MET) :             67.154ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 0.580ns (3.691%)  route 15.135ns (96.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.035    13.585    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.709 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_93/O
                         net (fo=1, routed)           1.099    14.808    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_47
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.694    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.166    82.322    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 67.154    

Slack (MET) :             67.165ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 1.138ns (7.288%)  route 14.477ns (92.712%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.625    -0.915    control/clk12
    SLICE_X58Y86         FDCE                                         r  control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  control/FSM_sequential_state_reg[2]/Q
                         net (fo=115, routed)         1.970     1.574    control/state[2]
    SLICE_X73Y99         LUT5 (Prop_lut5_I0_O)        0.124     1.698 r  control/cuenta_reg[8]_i_1/O
                         net (fo=15, routed)          0.678     2.376    audio/FSMDMIC/enable_4_cycles
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  audio/FSMDMIC/sout[7]_i_3/O
                         net (fo=1, routed)           0.500     3.000    audio/FSMDMIC/sout[7]_i_3_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  audio/FSMDMIC/sout[7]_i_1/O
                         net (fo=9, routed)           0.449     3.572    audio/FSMDMIC/sout
    SLICE_X74Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.696 r  audio/FSMDMIC/ram_i_10/O
                         net (fo=10, routed)          0.781     4.478    control/sena
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.602 r  control/ram_i_1/O
                         net (fo=150, routed)        10.099    14.701    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.763    82.076    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.166    82.398    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.866    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.866    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                 67.165    

Slack (MET) :             67.196ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 0.580ns (3.699%)  route 15.099ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 82.013 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.231    13.781    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.905 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_251/O
                         net (fo=1, routed)           0.868    14.772    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_126
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.700    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.494    
                         clock uncertainty           -0.166    82.328    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.968    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.968    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 67.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X62Y100        FDCE                                         r  control/sample_from_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/sample_from_fir_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.355    control/sample_from_fir[4]
    SLICE_X63Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  control/ssample_in[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    control/ssample_in[4]_i_1_n_0
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    control/clk12
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.092    -0.496    control/ssample_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.290    control/sy_reg[7][5]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.075    -0.488    control/sample_from_fir_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.358%)  route 0.163ns (53.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.297    control/sy_reg[7][6]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.066    -0.497    control/sample_from_fir_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fir/FSMD/next_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/FSMD/out_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.566    -0.598    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/next_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  fir/FSMD/next_out_ready_reg/Q
                         net (fo=1, routed)           0.116    -0.318    fir/FSMD/next_out_ready
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.837    -0.836    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.060    -0.538    fir/FSMD/out_ready_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fir/sx3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/sx4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/sx3_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.306    fir/x3[7]
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X63Y102        FDCE (Hold_fdce_C_D)         0.075    -0.526    fir/sx4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.569    -0.595    control/clk12
    SLICE_X64Y97         FDCE                                         r  control/sample_from_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  control/sample_from_fir_reg[3]/Q
                         net (fo=1, routed)           0.142    -0.313    control/sample_from_fir[3]
    SLICE_X65Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.268 r  control/ssample_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    control/ssample_in[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.841    -0.832    control/clk12
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X65Y98         FDCE (Hold_fdce_C_D)         0.091    -0.488    control/ssample_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fir/data_route/r_s_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/data_route/sy_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X62Y101        FDCE                                         r  fir/data_route/r_s_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  fir/data_route/r_s_reg_reg[12]/Q
                         net (fo=3, routed)           0.140    -0.297    fir/data_route/p_1_in[5]
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y101        FDCE (Hold_fdce_C_D)         0.070    -0.518    fir/data_route/sy_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 control/pointer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.564    -0.600    control/clk12
    SLICE_X65Y85         FDCE                                         r  control/pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  control/pointer_reg[4]/Q
                         net (fo=10, routed)          0.168    -0.292    control/pointer[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    control/saddra[4]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.834    -0.839    control/clk12
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.092    -0.472    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  control/sample_from_fir_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.364    control/sample_from_fir[5]
    SLICE_X65Y100        LUT5 (Prop_lut5_I1_O)        0.099    -0.265 r  control/ssample_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    control/ssample_in[5]_i_1_n_0
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.494    control/ssample_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.803%)  route 0.180ns (49.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.598    -0.566    audio/FSMDMIC/clk12
    SLICE_X75Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.245    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X76Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    audio/FSMDMIC/next_cuenta[3]
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.871    -0.802    audio/FSMDMIC/clk12
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.120    -0.430    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y0      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y13     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y12     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y23     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y36     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y24     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y6      ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/EN4C/en2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X56Y94     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_291_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y99     audio/GeneradorDePulsos/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y99     audio/GeneradorDePulsos/r_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X67Y99     audio/GeneradorDePulsos/r_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y84     ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_376_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X68Y99     audio/GeneradorDePulsos/sample_request_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y87     control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/clk3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X88Y99     audio/EN4C/en4_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y100    audio/FSMDMIC/cuenta_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X76Y100    audio/FSMDMIC/cuenta_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X73Y100    audio/FSMDMIC/dato1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X54Y104    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y100    audio/GeneradorDePulsos/buf_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { control/reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   control/reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  control/reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0_1
  To Clock:  clk12_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.812ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 0.580ns (3.390%)  route 16.528ns (96.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.786    14.335    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.459 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_51/O
                         net (fo=1, routed)           1.742    16.201    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_26
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                 65.812    

Slack (MET) :             66.167ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 0.580ns (3.463%)  route 16.170ns (96.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.793    14.342    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.466 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_49/O
                         net (fo=1, routed)           1.378    15.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.011    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.011    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 66.167    

Slack (MET) :             66.485ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 0.580ns (3.540%)  route 15.804ns (96.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.061    13.611    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.735 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_83/O
                         net (fo=1, routed)           1.743    15.478    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_42
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 66.485    

Slack (MET) :             66.578ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.331ns  (logic 0.580ns (3.551%)  route 15.751ns (96.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.620    14.170    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.294 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.131    15.425    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.745    82.058    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.002    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.002    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 66.578    

Slack (MET) :             66.637ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 0.580ns (3.563%)  route 15.697ns (96.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.614    14.163    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.287 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_19/O
                         net (fo=1, routed)           1.084    15.370    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_10
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.007    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 66.637    

Slack (MET) :             66.844ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 0.580ns (3.620%)  route 15.442ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.063    13.613    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.737 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           1.379    15.116    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.703    82.016    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.176    82.320    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.960    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 66.844    

Slack (MET) :             66.948ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.915ns  (logic 0.580ns (3.644%)  route 15.335ns (96.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.040    13.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.294    15.008    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_48
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.699    82.012    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.176    82.316    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.956    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.956    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 66.948    

Slack (MET) :             67.143ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 0.580ns (3.691%)  route 15.135ns (96.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.035    13.585    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.709 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_93/O
                         net (fo=1, routed)           1.099    14.808    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_47
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.694    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.176    82.311    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.951    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.951    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 67.143    

Slack (MET) :             67.154ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 1.138ns (7.288%)  route 14.477ns (92.712%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.625    -0.915    control/clk12
    SLICE_X58Y86         FDCE                                         r  control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  control/FSM_sequential_state_reg[2]/Q
                         net (fo=115, routed)         1.970     1.574    control/state[2]
    SLICE_X73Y99         LUT5 (Prop_lut5_I0_O)        0.124     1.698 r  control/cuenta_reg[8]_i_1/O
                         net (fo=15, routed)          0.678     2.376    audio/FSMDMIC/enable_4_cycles
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  audio/FSMDMIC/sout[7]_i_3/O
                         net (fo=1, routed)           0.500     3.000    audio/FSMDMIC/sout[7]_i_3_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  audio/FSMDMIC/sout[7]_i_1/O
                         net (fo=9, routed)           0.449     3.572    audio/FSMDMIC/sout
    SLICE_X74Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.696 r  audio/FSMDMIC/ram_i_10/O
                         net (fo=10, routed)          0.781     4.478    control/sena
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.602 r  control/ram_i_1/O
                         net (fo=150, routed)        10.099    14.701    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.763    82.076    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.855    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.855    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                 67.154    

Slack (MET) :             67.185ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0 rise@83.333ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 0.580ns (3.699%)  route 15.099ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 82.013 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.231    13.781    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.905 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_251/O
                         net (fo=1, routed)           0.868    14.772    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_126
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.700    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.494    
                         clock uncertainty           -0.176    82.317    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.957    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.957    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 67.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X62Y100        FDCE                                         r  control/sample_from_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/sample_from_fir_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.355    control/sample_from_fir[4]
    SLICE_X63Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  control/ssample_in[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    control/ssample_in[4]_i_1_n_0
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    control/clk12
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.092    -0.320    control/ssample_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.290    control/sy_reg[7][5]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.075    -0.312    control/sample_from_fir_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.358%)  route 0.163ns (53.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.297    control/sy_reg[7][6]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.066    -0.321    control/sample_from_fir_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fir/FSMD/next_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/FSMD/out_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.566    -0.598    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/next_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  fir/FSMD/next_out_ready_reg/Q
                         net (fo=1, routed)           0.116    -0.318    fir/FSMD/next_out_ready
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.837    -0.836    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.176    -0.422    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.060    -0.362    fir/FSMD/out_ready_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fir/sx3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/sx4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/sx3_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.306    fir/x3[7]
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X63Y102        FDCE (Hold_fdce_C_D)         0.075    -0.350    fir/sx4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.569    -0.595    control/clk12
    SLICE_X64Y97         FDCE                                         r  control/sample_from_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  control/sample_from_fir_reg[3]/Q
                         net (fo=1, routed)           0.142    -0.313    control/sample_from_fir[3]
    SLICE_X65Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.268 r  control/ssample_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    control/ssample_in[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.841    -0.832    control/clk12
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y98         FDCE (Hold_fdce_C_D)         0.091    -0.312    control/ssample_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fir/data_route/r_s_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/data_route/sy_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X62Y101        FDCE                                         r  fir/data_route/r_s_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  fir/data_route/r_s_reg_reg[12]/Q
                         net (fo=3, routed)           0.140    -0.297    fir/data_route/p_1_in[5]
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X63Y101        FDCE (Hold_fdce_C_D)         0.070    -0.342    fir/data_route/sy_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 control/pointer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.564    -0.600    control/clk12
    SLICE_X65Y85         FDCE                                         r  control/pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  control/pointer_reg[4]/Q
                         net (fo=10, routed)          0.168    -0.292    control/pointer[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    control/saddra[4]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.834    -0.839    control/clk12
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.092    -0.296    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  control/sample_from_fir_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.364    control/sample_from_fir[5]
    SLICE_X65Y100        LUT5 (Prop_lut5_I1_O)        0.099    -0.265 r  control/ssample_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    control/ssample_in[5]_i_1_n_0
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.318    control/ssample_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.803%)  route 0.180ns (49.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.598    -0.566    audio/FSMDMIC/clk12
    SLICE_X75Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.245    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X76Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    audio/FSMDMIC/next_cuenta[3]
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.871    -0.802    audio/FSMDMIC/clk12
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.176    -0.374    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.120    -0.254    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_0
  To Clock:  clk12_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       65.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.812ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 0.580ns (3.390%)  route 16.528ns (96.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.786    14.335    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.459 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_51/O
                         net (fo=1, routed)           1.742    16.201    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_26
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.756    82.069    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.013    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                 65.812    

Slack (MET) :             66.167ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.750ns  (logic 0.580ns (3.463%)  route 16.170ns (96.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.793    14.342    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.466 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_49/O
                         net (fo=1, routed)           1.378    15.844    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.754    82.067    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.011    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.011    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 66.167    

Slack (MET) :             66.485ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 0.580ns (3.540%)  route 15.804ns (96.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 82.018 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.061    13.611    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.735 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_83/O
                         net (fo=1, routed)           1.743    15.478    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_42
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.705    82.018    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.499    
                         clock uncertainty           -0.176    82.322    
    RAMB36_X1Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.962    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.962    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                 66.485    

Slack (MET) :             66.578ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.331ns  (logic 0.580ns (3.551%)  route 15.751ns (96.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.620    14.170    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.294 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           1.131    15.425    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.745    82.058    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.002    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.002    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 66.578    

Slack (MET) :             66.637ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 0.580ns (3.563%)  route 15.697ns (96.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.614    14.163    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.124    14.287 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_19/O
                         net (fo=1, routed)           1.084    15.370    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_10
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.750    82.063    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.007    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 66.637    

Slack (MET) :             66.844ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 0.580ns (3.620%)  route 15.442ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 82.016 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.063    13.613    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.737 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           1.379    15.116    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.703    82.016    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.497    
                         clock uncertainty           -0.176    82.320    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.960    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.960    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 66.844    

Slack (MET) :             66.948ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.915ns  (logic 0.580ns (3.644%)  route 15.335ns (96.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 82.012 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.040    13.590    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.714 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.294    15.008    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_48
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.699    82.012    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.493    
                         clock uncertainty           -0.176    82.316    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.956    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.956    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 66.948    

Slack (MET) :             67.143ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.715ns  (logic 0.580ns (3.691%)  route 15.135ns (96.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 82.007 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.035    13.585    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt
    SLICE_X63Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.709 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_93/O
                         net (fo=1, routed)           1.099    14.808    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_47
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.694    82.007    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.488    
                         clock uncertainty           -0.176    82.311    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.951    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.951    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 67.143    

Slack (MET) :             67.154ns  (required time - arrival time)
  Source:                 control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 1.138ns (7.288%)  route 14.477ns (92.712%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.625    -0.915    control/clk12
    SLICE_X58Y86         FDCE                                         r  control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.397 r  control/FSM_sequential_state_reg[2]/Q
                         net (fo=115, routed)         1.970     1.574    control/state[2]
    SLICE_X73Y99         LUT5 (Prop_lut5_I0_O)        0.124     1.698 r  control/cuenta_reg[8]_i_1/O
                         net (fo=15, routed)          0.678     2.376    audio/FSMDMIC/enable_4_cycles
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  audio/FSMDMIC/sout[7]_i_3/O
                         net (fo=1, routed)           0.500     3.000    audio/FSMDMIC/sout[7]_i_3_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.124 r  audio/FSMDMIC/sout[7]_i_1/O
                         net (fo=9, routed)           0.449     3.572    audio/FSMDMIC/sout
    SLICE_X74Y98         LUT2 (Prop_lut2_I0_O)        0.124     3.696 r  audio/FSMDMIC/ram_i_10/O
                         net (fo=10, routed)          0.781     4.478    control/sena
    SLICE_X66Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.602 r  control/ram_i_1/O
                         net (fo=150, routed)        10.099    14.701    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.763    82.076    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.855    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.855    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                 67.154    

Slack (MET) :             67.185ns  (required time - arrival time)
  Source:                 ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_0_1 rise@83.333ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 0.580ns (3.699%)  route 15.099ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 82.013 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.633    -0.907    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y93         FDRE                                         r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=130, routed)        14.231    13.781    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/pwropt
    SLICE_X62Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.905 r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_gate_251/O
                         net (fo=1, routed)           0.868    14.772    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_REGCEAREGCE_cooolgate_en_sig_126
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         1.700    82.013    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.494    
                         clock uncertainty           -0.176    82.317    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    81.957    ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.957    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                 67.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X62Y100        FDCE                                         r  control/sample_from_fir_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  control/sample_from_fir_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.355    control/sample_from_fir[4]
    SLICE_X63Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  control/ssample_in[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    control/ssample_in[4]_i_1_n_0
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    control/clk12
    SLICE_X63Y100        FDCE                                         r  control/ssample_in_reg[4]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X63Y100        FDCE (Hold_fdce_C_D)         0.092    -0.320    control/ssample_in_reg[4]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.290    control/sy_reg[7][5]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.075    -0.312    control/sample_from_fir_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fir/data_route/sy_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/sample_from_fir_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.358%)  route 0.163ns (53.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/data_route/sy_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.297    control/sy_reg[7][6]
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[6]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.176    -0.387    
    SLICE_X65Y101        FDCE (Hold_fdce_C_D)         0.066    -0.321    control/sample_from_fir_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fir/FSMD/next_out_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/FSMD/out_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.566    -0.598    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/next_out_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  fir/FSMD/next_out_ready_reg/Q
                         net (fo=1, routed)           0.116    -0.318    fir/FSMD/next_out_ready
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.837    -0.836    fir/FSMD/clk12
    SLICE_X60Y95         FDCE                                         r  fir/FSMD/out_ready_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.176    -0.422    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.060    -0.362    fir/FSMD/out_ready_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fir/sx3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/sx4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  fir/sx3_reg[7]/Q
                         net (fo=2, routed)           0.154    -0.306    fir/x3[7]
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/clk12
    SLICE_X63Y102        FDCE                                         r  fir/sx4_reg[7]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.176    -0.425    
    SLICE_X63Y102        FDCE (Hold_fdce_C_D)         0.075    -0.350    fir/sx4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.751%)  route 0.142ns (43.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.569    -0.595    control/clk12
    SLICE_X64Y97         FDCE                                         r  control/sample_from_fir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  control/sample_from_fir_reg[3]/Q
                         net (fo=1, routed)           0.142    -0.313    control/sample_from_fir[3]
    SLICE_X65Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.268 r  control/ssample_in[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    control/ssample_in[3]_i_1_n_0
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.841    -0.832    control/clk12
    SLICE_X65Y98         FDCE                                         r  control/ssample_in_reg[3]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.176    -0.403    
    SLICE_X65Y98         FDCE (Hold_fdce_C_D)         0.091    -0.312    control/ssample_in_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fir/data_route/r_s_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            fir/data_route/sy_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    fir/data_route/clk12
    SLICE_X62Y101        FDCE                                         r  fir/data_route/r_s_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  fir/data_route/r_s_reg_reg[12]/Q
                         net (fo=3, routed)           0.140    -0.297    fir/data_route/p_1_in[5]
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.833    -0.839    fir/data_route/clk12
    SLICE_X63Y101        FDCE                                         r  fir/data_route/sy_reg[5]/C
                         clock pessimism              0.251    -0.588    
                         clock uncertainty            0.176    -0.412    
    SLICE_X63Y101        FDCE (Hold_fdce_C_D)         0.070    -0.342    fir/data_route/sy_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 control/pointer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/saddra_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.564    -0.600    control/clk12
    SLICE_X65Y85         FDCE                                         r  control/pointer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  control/pointer_reg[4]/Q
                         net (fo=10, routed)          0.168    -0.292    control/pointer[4]
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.247 r  control/saddra[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    control/saddra[4]_i_1_n_0
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.834    -0.839    control/clk12
    SLICE_X63Y86         FDCE                                         r  control/saddra_reg[4]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.176    -0.388    
    SLICE_X63Y86         FDCE (Hold_fdce_C_D)         0.092    -0.296    control/saddra_reg[4]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 control/sample_from_fir_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            control/ssample_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.563    -0.601    control/clk12
    SLICE_X65Y101        FDCE                                         r  control/sample_from_fir_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  control/sample_from_fir_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.364    control/sample_from_fir[5]
    SLICE_X65Y100        LUT5 (Prop_lut5_I1_O)        0.099    -0.265 r  control/ssample_in[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    control/ssample_in[5]_i_1_n_0
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.835    -0.838    control/clk12
    SLICE_X65Y100        FDCE                                         r  control/ssample_in_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.176    -0.409    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.318    control/ssample_in_reg[5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 audio/FSMDMIC/cuenta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            audio/FSMDMIC/cuenta_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_0_1 rise@0.000ns - clk12_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.803%)  route 0.180ns (49.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.598    -0.566    audio/FSMDMIC/clk12
    SLICE_X75Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  audio/FSMDMIC/cuenta_reg_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.245    audio/FSMDMIC/cuenta_reg[0]
    SLICE_X76Y99         LUT6 (Prop_lut6_I4_O)        0.045    -0.200 r  audio/FSMDMIC/cuenta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    audio/FSMDMIC/next_cuenta[3]
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    control/reloj/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  control/reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    control/reloj/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  control/reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    control/reloj/inst/clk12_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  control/reloj/inst/clkout1_buf/O
                         net (fo=571, routed)         0.871    -0.802    audio/FSMDMIC/clk12
    SLICE_X76Y99         FDCE                                         r  audio/FSMDMIC/cuenta_reg_reg[3]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.176    -0.374    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.120    -0.254    audio/FSMDMIC/cuenta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.054    





